
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117418                       # Number of seconds simulated
sim_ticks                                117418313047                       # Number of ticks simulated
final_tick                               1170087331112                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67647                       # Simulator instruction rate (inst/s)
host_op_rate                                    85357                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3612203                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894696                       # Number of bytes of host memory used
host_seconds                                 32506.02                       # Real time elapsed on the host
sim_insts                                  2198939011                       # Number of instructions simulated
sim_ops                                    2774627834                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2026752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       397824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2428032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       740480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            740480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3108                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18969                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5785                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5785                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17260953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3388092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20678478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6306342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6306342                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6306342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17260953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3388092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26984820                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140958360                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23424758                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18982605                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030150                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9407014                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994252                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503828                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90160                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102157760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128929228                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23424758                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498080                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28170724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6590668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2989926                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11921987                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1638345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137833694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.142115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.556103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109662970     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649103      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021196      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961721      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117647      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602672      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212243      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761303      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13844839     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137833694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166182                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914662                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100965466                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4547216                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27736834                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110571                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4473605                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043174                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41684                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155533576                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78216                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4473605                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101820440                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1274302                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1831713                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26983166                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1450466                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153938047                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17891                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267681                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       150186                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216267746                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716985019                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716985019                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45572236                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37599                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21064                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4969791                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14852875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125191                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1606088                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151207557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140439165                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27618856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59840642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4516                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137833694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79024346     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24708815     17.93%     75.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11542976      8.37%     83.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8467332      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7533447      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988495      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960941      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458243      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149099      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137833694                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565129     68.77%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114250     13.90%     82.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142409     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117874732     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111423      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258219      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178257      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140439165                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.996317                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             821788                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419724311                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178864440                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136908697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141260953                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344873                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3618907                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          990                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222446                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4473605                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         791118                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91164                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151245141                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14852875                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248219                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21050                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2262791                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137912621                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743017                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2526544                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19587330                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176564                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.978393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137089222                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136908697                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82115798                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227508550                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.971271                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360935                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28437231                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033417                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133360089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82985972     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23568395     17.67%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385843      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446049      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336269      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560421      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321961      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989172      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766007      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133360089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766007                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281840748                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306967152                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3124666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.409584                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.409584                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.709429                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.709429                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621883395                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190695976                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145500448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140958360                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23661092                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19189709                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2018852                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9792826                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9112302                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2547656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93733                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103421001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129377555                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23661092                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11659958                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28482063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6569622                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2569343                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12080699                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1588121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138997372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110515309     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2009404      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3673971      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3328906      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2119039      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1737433      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1007527      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1050707      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13555076      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138997372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167859                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917842                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102370015                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3938591                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28116423                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47605                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4524734                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4092121                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156592777                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4524734                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103190585                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1069348                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1700305                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27325099                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1187297                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154859355                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226167                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       512434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219077742                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721115545                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721115545                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173501086                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45576635                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34168                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17084                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4261837                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14672604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7285316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83916                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1627627                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151931540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141217657                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159046                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26574623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58290388                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138997372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015974                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560827                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79838302     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24353874     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12801923      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7395852      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8190478      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3036383      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2698920      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       518086      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163554      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138997372                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         565813     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116124     14.14%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139415     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118922553     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1998500      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17084      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13031474      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7248046      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141217657                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001840                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             821352                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    422413083                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178540547                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138122061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142039009                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272405                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3361981                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120101                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4524734                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         690389                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151965708                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14672604                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7285316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1127123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2257824                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138886546                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12516610                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2331110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19764282                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19766106                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7247672                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.985302                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138247570                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138122061                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80598829                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226327203                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.979878                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101046348                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124417983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27548141                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2044247                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134472638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.695000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83292827     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23709547     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11778994      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4004900      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4931973      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1728643      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1216771      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1007849      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2801134      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134472638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101046348                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124417983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18475835                       # Number of memory references committed
system.switch_cpus1.commit.loads             11310620                       # Number of loads committed
system.switch_cpus1.commit.membars              17084                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17958437                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112091121                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566190                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2801134                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283637628                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308457161                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1960988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101046348                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124417983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101046348                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.394987                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.394987                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.716852                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.716852                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       625371456                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193349302                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145893551                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34168                       # number of misc regfile writes
system.l20.replacements                         15847                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815432                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32231                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.299618                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          870.429347                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.337822                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4206.574857                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.305252                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11296.352723                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.053127                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000631                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.256749                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.689475                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57231                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57231                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21428                       # number of Writeback hits
system.l20.Writeback_hits::total                21428                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57231                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57231                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57231                       # number of overall hits
system.l20.overall_hits::total                  57231                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15847                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15834                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15847                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15834                       # number of overall misses
system.l20.overall_misses::total                15847                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2848019                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3579646124                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3582494143                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2848019                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3579646124                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3582494143                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2848019                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3579646124                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3582494143                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73065                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73078                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21428                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21428                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73065                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73078                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73065                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73078                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.216711                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216850                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.216711                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.216850                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.216711                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.216850                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219078.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226073.394215                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226067.655897                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219078.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226073.394215                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226067.655897                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219078.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226073.394215                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226067.655897                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3274                       # number of writebacks
system.l20.writebacks::total                     3274                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15847                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15834                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15847                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15834                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15847                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2068477                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2630065910                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2632134387                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2068477                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2630065910                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2632134387                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2068477                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2630065910                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2632134387                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216711                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.216850                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.216711                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.216850                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.216711                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.216850                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159113.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166102.432108                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 166096.698870                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159113.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 166102.432108                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 166096.698870                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159113.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 166102.432108                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 166096.698870                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3122                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          426730                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19506                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.876858                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1057.961067                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997484                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1559.209868                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.824224                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13752.007357                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064573                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.095167                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000050                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.839356                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36023                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36023                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10768                       # number of Writeback hits
system.l21.Writeback_hits::total                10768                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36023                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36023                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36023                       # number of overall hits
system.l21.overall_hits::total                  36023                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3108                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3122                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3108                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3122                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3108                       # number of overall misses
system.l21.overall_misses::total                 3122                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3521025                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    867511898                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      871032923                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3521025                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    867511898                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       871032923                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3521025                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    867511898                       # number of overall miss cycles
system.l21.overall_miss_latency::total      871032923                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39131                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39145                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10768                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10768                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39131                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39145                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39131                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39145                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079426                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079755                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079426                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079755                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079426                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079755                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 251501.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279122.232304                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278998.373799                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 251501.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279122.232304                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278998.373799                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 251501.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279122.232304                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278998.373799                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2511                       # number of writebacks
system.l21.writebacks::total                     2511                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3108                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3122                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3108                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3122                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3108                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3122                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2681962                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    680876411                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    683558373                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2681962                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    680876411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    683558373                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2681962                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    680876411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    683558373                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079426                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079755                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079426                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079755                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079426                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079755                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191568.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219072.204311                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218948.870275                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191568.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219072.204311                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218948.870275                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191568.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219072.204311                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218948.870275                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996314                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011929588                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040180.620968                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996314                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11921971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11921971                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11921971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11921971                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11921971                       # number of overall hits
system.cpu0.icache.overall_hits::total       11921971                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3572850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3572850                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3572850                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3572850                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3572850                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3572850                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11921987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11921987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11921987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11921987                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11921987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11921987                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 223303.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 223303.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 223303.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 223303.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 223303.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 223303.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2956119                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2956119                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2956119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2956119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2956119                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2956119                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227393.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 227393.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 227393.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 227393.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 227393.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 227393.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73065                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584439                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73321                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.290640                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509694                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490306                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593902                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20814                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20814                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586607                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586607                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586607                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586607                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176307                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176307                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176307                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176307                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176307                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20346170048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20346170048                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20346170048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20346170048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20346170048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20346170048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762914                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762914                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762914                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762914                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018045                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010518                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010518                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115401.941205                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115401.941205                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115401.941205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115401.941205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115401.941205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115401.941205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21428                       # number of writebacks
system.cpu0.dcache.writebacks::total            21428                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103242                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103242                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103242                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73065                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73065                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73065                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73065                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7453493943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7453493943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7453493943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7453493943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7453493943                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7453493943                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102011.824307                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102011.824307                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102011.824307                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102011.824307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102011.824307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102011.824307                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997477                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009980991                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181384.429806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997477                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12080682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12080682                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12080682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12080682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12080682                       # number of overall hits
system.cpu1.icache.overall_hits::total       12080682                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4421033                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4421033                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4421033                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4421033                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4421033                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4421033                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12080699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12080699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12080699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12080699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12080699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12080699                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 260060.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 260060.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 260060.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 260060.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 260060.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 260060.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3639425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3639425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3639425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3639425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3639425                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3639425                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259958.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259958.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259958.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259958.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259958.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259958.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39131                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167907886                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39387                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4263.028055                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.745003                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.254997                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9414421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9414421                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7131599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7131599                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17084                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17084                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17084                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16546020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16546020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16546020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16546020                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118510                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118510                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118510                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118510                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118510                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118510                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12824052079                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12824052079                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12824052079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12824052079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12824052079                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12824052079                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9532931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9532931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7131599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7131599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16664530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16664530                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16664530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16664530                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012432                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108210.717062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108210.717062                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108210.717062                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108210.717062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108210.717062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108210.717062                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10768                       # number of writebacks
system.cpu1.dcache.writebacks::total            10768                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79379                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79379                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79379                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79379                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39131                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39131                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3237466046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3237466046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3237466046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3237466046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3237466046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3237466046                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82734.048350                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82734.048350                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82734.048350                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82734.048350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82734.048350                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82734.048350                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
