// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenet_lenet,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=50.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=34.108000,HLS_SYN_LAT=217515,HLS_SYN_TPT=none,HLS_SYN_MEM=168,HLS_SYN_DSP=0,HLS_SYN_FF=13325,HLS_SYN_LUT=16957,HLS_VERSION=2021_2}" *)

module lenet (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_address0,
        img_ce0,
        img_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] img_address0;
output   img_ce0;
input  [31:0] img_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] conv2_biases_address0;
reg    conv2_biases_ce0;
wire   [31:0] conv2_biases_q0;
wire   [6:0] dense1_biases_address0;
reg    dense1_biases_ce0;
wire   [31:0] dense1_biases_q0;
wire   [6:0] dense2_biases_address0;
reg    dense2_biases_ce0;
wire   [31:0] dense2_biases_q0;
wire   [3:0] dense3_biases_address0;
reg    dense3_biases_ce0;
wire   [31:0] dense3_biases_q0;
wire   [0:0] icmp_ln77_fu_593_p2;
reg   [0:0] icmp_ln77_reg_958;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln76_fu_569_p2;
wire   [4:0] select_ln76_2_fu_599_p3;
reg   [4:0] select_ln76_2_reg_965;
reg   [31:0] conv2_biases_load_reg_983;
wire    ap_CS_fsm_state8;
wire   [3:0] select_ln77_fu_690_p3;
reg   [3:0] select_ln77_reg_988;
wire   [3:0] select_ln77_1_fu_700_p3;
reg   [3:0] select_ln77_1_reg_994;
wire   [9:0] add_ln91_1_fu_739_p2;
reg   [9:0] add_ln91_1_reg_999;
reg   [6:0] i_5_reg_1004;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln164_fu_823_p2;
reg   [31:0] dense1_biases_load_reg_1024;
wire    ap_CS_fsm_state15;
reg   [6:0] i_7_reg_1029;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln180_fu_853_p2;
reg   [31:0] dense2_biases_load_reg_1049;
wire    ap_CS_fsm_state18;
reg   [3:0] i_8_reg_1054;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln196_fu_883_p2;
reg   [31:0] dense3_biases_load_reg_1067;
wire    ap_CS_fsm_state21;
reg   [9:0] input_address0;
reg    input_ce0;
reg    input_we0;
wire   [31:0] input_q0;
reg    input_ce1;
wire   [31:0] input_q1;
reg    input_ce2;
wire   [31:0] input_q2;
reg    input_ce3;
wire   [31:0] input_q3;
reg    input_ce4;
wire   [31:0] input_q4;
reg    input_ce5;
wire   [31:0] input_q5;
reg    input_ce6;
wire   [31:0] input_q6;
reg    input_ce7;
wire   [31:0] input_q7;
reg    input_ce8;
wire   [31:0] input_q8;
reg    input_ce9;
wire   [31:0] input_q9;
reg    input_ce10;
wire   [31:0] input_q10;
reg    input_ce11;
wire   [31:0] input_q11;
reg    input_ce12;
wire   [31:0] input_q12;
reg   [11:0] conv1_output_address0;
reg    conv1_output_ce0;
reg    conv1_output_we0;
reg   [31:0] conv1_output_d0;
wire   [31:0] conv1_output_q0;
reg    conv1_output_ce1;
wire   [31:0] conv1_output_q1;
reg    conv1_output_ce2;
wire   [31:0] conv1_output_q2;
reg    conv1_output_ce3;
wire   [31:0] conv1_output_q3;
reg   [9:0] pool1_output_address0;
reg    pool1_output_ce0;
reg    pool1_output_we0;
reg   [31:0] pool1_output_d0;
wire   [31:0] pool1_output_q0;
reg   [9:0] conv2_output_address0;
reg    conv2_output_ce0;
reg    conv2_output_we0;
reg   [31:0] conv2_output_d0;
wire   [31:0] conv2_output_q0;
reg    conv2_output_ce1;
wire   [31:0] conv2_output_q1;
reg    conv2_output_ce2;
wire   [31:0] conv2_output_q2;
reg    conv2_output_ce3;
wire   [31:0] conv2_output_q3;
reg   [7:0] pool2_output_address0;
reg    pool2_output_ce0;
reg    pool2_output_we0;
reg   [31:0] pool2_output_d0;
wire   [31:0] pool2_output_q0;
reg   [7:0] flattened_output_address0;
reg    flattened_output_ce0;
reg    flattened_output_we0;
reg   [31:0] flattened_output_d0;
wire   [31:0] flattened_output_q0;
reg   [6:0] dense1_output_address0;
reg    dense1_output_ce0;
reg    dense1_output_we0;
reg   [31:0] dense1_output_d0;
wire   [31:0] dense1_output_q0;
reg   [6:0] dense2_output_address0;
reg    dense2_output_ce0;
reg    dense2_output_we0;
reg   [31:0] dense2_output_d0;
wire   [31:0] dense2_output_q0;
reg   [3:0] dense3_output_address0;
reg    dense3_output_ce0;
reg    dense3_output_we0;
reg   [31:0] dense3_output_d0;
wire   [31:0] dense3_output_q0;
reg    dense3_output_ce1;
wire   [31:0] dense3_output_q1;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_ready;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_d0;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_ce0;
wire    grp_lenet_Pipeline_2_fu_354_ap_start;
wire    grp_lenet_Pipeline_2_fu_354_ap_done;
wire    grp_lenet_Pipeline_2_fu_354_ap_idle;
wire    grp_lenet_Pipeline_2_fu_354_ap_ready;
wire   [11:0] grp_lenet_Pipeline_2_fu_354_conv1_output_address0;
wire    grp_lenet_Pipeline_2_fu_354_conv1_output_ce0;
wire    grp_lenet_Pipeline_2_fu_354_conv1_output_we0;
wire   [31:0] grp_lenet_Pipeline_2_fu_354_conv1_output_d0;
wire    grp_lenet_Pipeline_3_fu_360_ap_start;
wire    grp_lenet_Pipeline_3_fu_360_ap_done;
wire    grp_lenet_Pipeline_3_fu_360_ap_idle;
wire    grp_lenet_Pipeline_3_fu_360_ap_ready;
wire   [9:0] grp_lenet_Pipeline_3_fu_360_pool1_output_address0;
wire    grp_lenet_Pipeline_3_fu_360_pool1_output_ce0;
wire    grp_lenet_Pipeline_3_fu_360_pool1_output_we0;
wire   [31:0] grp_lenet_Pipeline_3_fu_360_pool1_output_d0;
wire    grp_lenet_Pipeline_4_fu_366_ap_start;
wire    grp_lenet_Pipeline_4_fu_366_ap_done;
wire    grp_lenet_Pipeline_4_fu_366_ap_idle;
wire    grp_lenet_Pipeline_4_fu_366_ap_ready;
wire   [9:0] grp_lenet_Pipeline_4_fu_366_conv2_output_address0;
wire    grp_lenet_Pipeline_4_fu_366_conv2_output_ce0;
wire    grp_lenet_Pipeline_4_fu_366_conv2_output_we0;
wire   [31:0] grp_lenet_Pipeline_4_fu_366_conv2_output_d0;
wire    grp_lenet_Pipeline_5_fu_372_ap_start;
wire    grp_lenet_Pipeline_5_fu_372_ap_done;
wire    grp_lenet_Pipeline_5_fu_372_ap_idle;
wire    grp_lenet_Pipeline_5_fu_372_ap_ready;
wire   [7:0] grp_lenet_Pipeline_5_fu_372_pool2_output_address0;
wire    grp_lenet_Pipeline_5_fu_372_pool2_output_ce0;
wire    grp_lenet_Pipeline_5_fu_372_pool2_output_we0;
wire   [31:0] grp_lenet_Pipeline_5_fu_372_pool2_output_d0;
wire    grp_lenet_Pipeline_6_fu_378_ap_start;
wire    grp_lenet_Pipeline_6_fu_378_ap_done;
wire    grp_lenet_Pipeline_6_fu_378_ap_idle;
wire    grp_lenet_Pipeline_6_fu_378_ap_ready;
wire   [7:0] grp_lenet_Pipeline_6_fu_378_flattened_output_address0;
wire    grp_lenet_Pipeline_6_fu_378_flattened_output_ce0;
wire    grp_lenet_Pipeline_6_fu_378_flattened_output_we0;
wire   [31:0] grp_lenet_Pipeline_6_fu_378_flattened_output_d0;
wire    grp_lenet_Pipeline_7_fu_384_ap_start;
wire    grp_lenet_Pipeline_7_fu_384_ap_done;
wire    grp_lenet_Pipeline_7_fu_384_ap_idle;
wire    grp_lenet_Pipeline_7_fu_384_ap_ready;
wire   [6:0] grp_lenet_Pipeline_7_fu_384_dense1_output_address0;
wire    grp_lenet_Pipeline_7_fu_384_dense1_output_ce0;
wire    grp_lenet_Pipeline_7_fu_384_dense1_output_we0;
wire   [31:0] grp_lenet_Pipeline_7_fu_384_dense1_output_d0;
wire    grp_lenet_Pipeline_8_fu_390_ap_start;
wire    grp_lenet_Pipeline_8_fu_390_ap_done;
wire    grp_lenet_Pipeline_8_fu_390_ap_idle;
wire    grp_lenet_Pipeline_8_fu_390_ap_ready;
wire   [6:0] grp_lenet_Pipeline_8_fu_390_dense2_output_address0;
wire    grp_lenet_Pipeline_8_fu_390_dense2_output_ce0;
wire    grp_lenet_Pipeline_8_fu_390_dense2_output_we0;
wire   [31:0] grp_lenet_Pipeline_8_fu_390_dense2_output_d0;
wire    grp_lenet_Pipeline_9_fu_396_ap_start;
wire    grp_lenet_Pipeline_9_fu_396_ap_done;
wire    grp_lenet_Pipeline_9_fu_396_ap_idle;
wire    grp_lenet_Pipeline_9_fu_396_ap_ready;
wire   [3:0] grp_lenet_Pipeline_9_fu_396_dense3_output_address0;
wire    grp_lenet_Pipeline_9_fu_396_dense3_output_ce0;
wire    grp_lenet_Pipeline_9_fu_396_dense3_output_we0;
wire   [31:0] grp_lenet_Pipeline_9_fu_396_dense3_output_d0;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_ready;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce0;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address1;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce1;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address2;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce2;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address3;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce3;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address4;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce4;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address5;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce5;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address6;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce6;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address7;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce7;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address8;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce8;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address9;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce9;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address10;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce10;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address11;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce11;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address12;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce12;
wire   [11:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_d0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din1;
wire   [1:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_opcode;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_ce;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din1;
wire    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_ce;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_ready;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_d0;
wire   [11:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce0;
wire   [11:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address1;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce1;
wire   [11:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address2;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce2;
wire   [11:0] grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address3;
wire    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce3;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_ready;
wire   [7:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_d0;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce0;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address1;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce1;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address2;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce2;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address3;
wire    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce3;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_ready;
wire   [9:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_ce0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out_ap_vld;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din1;
wire   [1:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_opcode;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_ce;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din1;
wire    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_ce;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_ready;
wire   [7:0] grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_ce0;
wire   [7:0] grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_d0;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_ready;
wire   [6:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_d0;
wire   [7:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_ce0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din1;
wire   [1:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_opcode;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_ce;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din1;
wire    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_ce;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_ready;
wire   [6:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_d0;
wire   [6:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_ce0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din1;
wire   [1:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_opcode;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_ce;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din1;
wire    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_ce;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_ready;
wire   [3:0] grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_d0;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_ready;
wire   [3:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_ce0;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_we0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_d0;
wire   [6:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_ce0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din1;
wire   [1:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_opcode;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_ce;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din0;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din1;
wire    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_ce;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_done;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_idle;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_ready;
wire   [3:0] grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address0;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce0;
wire   [3:0] grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address1;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce1;
wire   [31:0] grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_maxIndex_out;
wire    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_maxIndex_out_ap_vld;
reg    grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_lenet_Pipeline_2_fu_354_ap_start_reg;
reg    grp_lenet_Pipeline_3_fu_360_ap_start_reg;
reg    grp_lenet_Pipeline_4_fu_366_ap_start_reg;
reg    grp_lenet_Pipeline_5_fu_372_ap_start_reg;
reg    grp_lenet_Pipeline_6_fu_378_ap_start_reg;
reg    grp_lenet_Pipeline_7_fu_384_ap_start_reg;
reg    grp_lenet_Pipeline_8_fu_390_ap_start_reg;
reg    grp_lenet_Pipeline_9_fu_396_ap_start_reg;
reg    grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg;
reg   [25:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg;
wire    ap_NS_fsm_state24;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln76_fu_607_p1;
wire   [63:0] zext_ln91_1_fu_761_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln164_fu_835_p1;
wire   [63:0] zext_ln180_fu_865_p1;
wire   [63:0] zext_ln196_fu_895_p1;
reg   [3:0] j_3_fu_206;
wire   [3:0] add_ln78_fu_745_p2;
reg   [3:0] i_3_fu_210;
reg   [7:0] indvar_flatten157_fu_214;
wire   [7:0] select_ln77_2_fu_618_p3;
reg   [4:0] m_fu_218;
reg   [10:0] indvar_flatten172_fu_222;
wire   [10:0] add_ln76_1_fu_575_p2;
wire    ap_CS_fsm_state26;
reg   [6:0] i_fu_270;
wire   [6:0] add_ln164_fu_829_p2;
reg   [6:0] i_4_fu_274;
wire   [6:0] add_ln180_fu_859_p2;
reg   [3:0] i_6_fu_278;
wire   [3:0] add_ln196_fu_889_p2;
wire   [31:0] select_ln32_fu_811_p3;
wire   [4:0] add_ln76_fu_587_p2;
wire   [7:0] add_ln77_1_fu_612_p2;
wire   [0:0] icmp_ln78_fu_667_p2;
wire   [0:0] xor_ln76_fu_662_p2;
wire   [3:0] select_ln76_fu_652_p3;
wire   [0:0] and_ln76_fu_673_p2;
wire   [0:0] or_ln77_fu_685_p2;
wire   [3:0] add_ln77_fu_679_p2;
wire   [2:0] trunc_ln77_fu_709_p1;
wire   [5:0] tmp_73_cast_fu_713_p3;
wire   [5:0] zext_ln91_fu_721_p1;
wire   [5:0] add_ln91_fu_725_p2;
wire   [9:0] tmp_75_cast_fu_731_p3;
wire   [9:0] select_ln76_1_v_cast_fu_659_p1;
wire   [31:0] bitcast_ln32_fu_769_p1;
wire   [7:0] tmp_s_fu_773_p4;
wire   [22:0] trunc_ln32_fu_783_p1;
wire   [0:0] icmp_ln32_3_fu_793_p2;
wire   [0:0] icmp_ln32_2_fu_787_p2;
wire   [0:0] or_ln32_fu_799_p2;
wire   [0:0] tmp_24_fu_536_p2;
wire   [0:0] and_ln32_fu_805_p2;
wire   [31:0] grp_fu_1072_p2;
reg   [31:0] grp_fu_1072_p0;
reg   [31:0] grp_fu_1072_p1;
reg    grp_fu_1072_ce;
wire   [31:0] grp_fu_1076_p2;
reg   [31:0] grp_fu_1076_p0;
reg   [31:0] grp_fu_1076_p1;
reg    grp_fu_1076_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_2_fu_354_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_3_fu_360_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_4_fu_366_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_5_fu_372_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_6_fu_378_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_7_fu_384_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_8_fu_390_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_9_fu_396_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg = 1'b0;
#0 grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg = 1'b0;
end

lenet_conv2_biases_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_biases_address0),
    .ce0(conv2_biases_ce0),
    .q0(conv2_biases_q0)
);

lenet_dense1_biases_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
dense1_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense1_biases_address0),
    .ce0(dense1_biases_ce0),
    .q0(dense1_biases_q0)
);

lenet_dense2_biases_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
dense2_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense2_biases_address0),
    .ce0(dense2_biases_ce0),
    .q0(dense2_biases_q0)
);

lenet_dense3_biases_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense3_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense3_biases_address0),
    .ce0(dense3_biases_ce0),
    .q0(dense3_biases_q0)
);

lenet_input_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
input_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_address0),
    .ce0(input_ce0),
    .we0(input_we0),
    .d0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_d0),
    .q0(input_q0),
    .address1(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address1),
    .ce1(input_ce1),
    .q1(input_q1),
    .address2(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address2),
    .ce2(input_ce2),
    .q2(input_q2),
    .address3(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address3),
    .ce3(input_ce3),
    .q3(input_q3),
    .address4(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address4),
    .ce4(input_ce4),
    .q4(input_q4),
    .address5(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address5),
    .ce5(input_ce5),
    .q5(input_q5),
    .address6(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address6),
    .ce6(input_ce6),
    .q6(input_q6),
    .address7(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address7),
    .ce7(input_ce7),
    .q7(input_q7),
    .address8(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address8),
    .ce8(input_ce8),
    .q8(input_q8),
    .address9(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address9),
    .ce9(input_ce9),
    .q9(input_q9),
    .address10(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address10),
    .ce10(input_ce10),
    .q10(input_q10),
    .address11(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address11),
    .ce11(input_ce11),
    .q11(input_q11),
    .address12(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address12),
    .ce12(input_ce12),
    .q12(input_q12)
);

lenet_conv1_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3456 ),
    .AddressWidth( 12 ))
conv1_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_output_address0),
    .ce0(conv1_output_ce0),
    .we0(conv1_output_we0),
    .d0(conv1_output_d0),
    .q0(conv1_output_q0),
    .address1(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address1),
    .ce1(conv1_output_ce1),
    .q1(conv1_output_q1),
    .address2(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address2),
    .ce2(conv1_output_ce2),
    .q2(conv1_output_q2),
    .address3(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address3),
    .ce3(conv1_output_ce3),
    .q3(conv1_output_q3)
);

lenet_pool1_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 864 ),
    .AddressWidth( 10 ))
pool1_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool1_output_address0),
    .ce0(pool1_output_ce0),
    .we0(pool1_output_we0),
    .d0(pool1_output_d0),
    .q0(pool1_output_q0)
);

lenet_conv2_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
conv2_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_output_address0),
    .ce0(conv2_output_ce0),
    .we0(conv2_output_we0),
    .d0(conv2_output_d0),
    .q0(conv2_output_q0),
    .address1(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address1),
    .ce1(conv2_output_ce1),
    .q1(conv2_output_q1),
    .address2(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address2),
    .ce2(conv2_output_ce2),
    .q2(conv2_output_q2),
    .address3(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address3),
    .ce3(conv2_output_ce3),
    .q3(conv2_output_q3)
);

lenet_pool2_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pool2_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool2_output_address0),
    .ce0(pool2_output_ce0),
    .we0(pool2_output_we0),
    .d0(pool2_output_d0),
    .q0(pool2_output_q0)
);

lenet_pool2_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
flattened_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(flattened_output_address0),
    .ce0(flattened_output_ce0),
    .we0(flattened_output_we0),
    .d0(flattened_output_d0),
    .q0(flattened_output_q0)
);

lenet_dense1_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
dense1_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense1_output_address0),
    .ce0(dense1_output_ce0),
    .we0(dense1_output_we0),
    .d0(dense1_output_d0),
    .q0(dense1_output_q0)
);

lenet_dense2_output_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
dense2_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense2_output_address0),
    .ce0(dense2_output_ce0),
    .we0(dense2_output_we0),
    .d0(dense2_output_d0),
    .q0(dense2_output_q0)
);

lenet_dense3_output_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense3_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense3_output_address0),
    .ce0(dense3_output_ce0),
    .we0(dense3_output_we0),
    .d0(dense3_output_d0),
    .q0(dense3_output_q0),
    .address1(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address1),
    .ce1(dense3_output_ce1),
    .q1(dense3_output_q1)
);

lenet_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2 grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_ready),
    .input_r_address0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_address0),
    .input_r_ce0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_ce0),
    .input_r_we0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_we0),
    .input_r_d0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_d0),
    .img_address0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_address0),
    .img_ce0(grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_ce0),
    .img_q0(img_q0)
);

lenet_lenet_Pipeline_2 grp_lenet_Pipeline_2_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_2_fu_354_ap_start),
    .ap_done(grp_lenet_Pipeline_2_fu_354_ap_done),
    .ap_idle(grp_lenet_Pipeline_2_fu_354_ap_idle),
    .ap_ready(grp_lenet_Pipeline_2_fu_354_ap_ready),
    .conv1_output_address0(grp_lenet_Pipeline_2_fu_354_conv1_output_address0),
    .conv1_output_ce0(grp_lenet_Pipeline_2_fu_354_conv1_output_ce0),
    .conv1_output_we0(grp_lenet_Pipeline_2_fu_354_conv1_output_we0),
    .conv1_output_d0(grp_lenet_Pipeline_2_fu_354_conv1_output_d0)
);

lenet_lenet_Pipeline_3 grp_lenet_Pipeline_3_fu_360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_3_fu_360_ap_start),
    .ap_done(grp_lenet_Pipeline_3_fu_360_ap_done),
    .ap_idle(grp_lenet_Pipeline_3_fu_360_ap_idle),
    .ap_ready(grp_lenet_Pipeline_3_fu_360_ap_ready),
    .pool1_output_address0(grp_lenet_Pipeline_3_fu_360_pool1_output_address0),
    .pool1_output_ce0(grp_lenet_Pipeline_3_fu_360_pool1_output_ce0),
    .pool1_output_we0(grp_lenet_Pipeline_3_fu_360_pool1_output_we0),
    .pool1_output_d0(grp_lenet_Pipeline_3_fu_360_pool1_output_d0)
);

lenet_lenet_Pipeline_4 grp_lenet_Pipeline_4_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_4_fu_366_ap_start),
    .ap_done(grp_lenet_Pipeline_4_fu_366_ap_done),
    .ap_idle(grp_lenet_Pipeline_4_fu_366_ap_idle),
    .ap_ready(grp_lenet_Pipeline_4_fu_366_ap_ready),
    .conv2_output_address0(grp_lenet_Pipeline_4_fu_366_conv2_output_address0),
    .conv2_output_ce0(grp_lenet_Pipeline_4_fu_366_conv2_output_ce0),
    .conv2_output_we0(grp_lenet_Pipeline_4_fu_366_conv2_output_we0),
    .conv2_output_d0(grp_lenet_Pipeline_4_fu_366_conv2_output_d0)
);

lenet_lenet_Pipeline_5 grp_lenet_Pipeline_5_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_5_fu_372_ap_start),
    .ap_done(grp_lenet_Pipeline_5_fu_372_ap_done),
    .ap_idle(grp_lenet_Pipeline_5_fu_372_ap_idle),
    .ap_ready(grp_lenet_Pipeline_5_fu_372_ap_ready),
    .pool2_output_address0(grp_lenet_Pipeline_5_fu_372_pool2_output_address0),
    .pool2_output_ce0(grp_lenet_Pipeline_5_fu_372_pool2_output_ce0),
    .pool2_output_we0(grp_lenet_Pipeline_5_fu_372_pool2_output_we0),
    .pool2_output_d0(grp_lenet_Pipeline_5_fu_372_pool2_output_d0)
);

lenet_lenet_Pipeline_6 grp_lenet_Pipeline_6_fu_378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_6_fu_378_ap_start),
    .ap_done(grp_lenet_Pipeline_6_fu_378_ap_done),
    .ap_idle(grp_lenet_Pipeline_6_fu_378_ap_idle),
    .ap_ready(grp_lenet_Pipeline_6_fu_378_ap_ready),
    .flattened_output_address0(grp_lenet_Pipeline_6_fu_378_flattened_output_address0),
    .flattened_output_ce0(grp_lenet_Pipeline_6_fu_378_flattened_output_ce0),
    .flattened_output_we0(grp_lenet_Pipeline_6_fu_378_flattened_output_we0),
    .flattened_output_d0(grp_lenet_Pipeline_6_fu_378_flattened_output_d0)
);

lenet_lenet_Pipeline_7 grp_lenet_Pipeline_7_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_7_fu_384_ap_start),
    .ap_done(grp_lenet_Pipeline_7_fu_384_ap_done),
    .ap_idle(grp_lenet_Pipeline_7_fu_384_ap_idle),
    .ap_ready(grp_lenet_Pipeline_7_fu_384_ap_ready),
    .dense1_output_address0(grp_lenet_Pipeline_7_fu_384_dense1_output_address0),
    .dense1_output_ce0(grp_lenet_Pipeline_7_fu_384_dense1_output_ce0),
    .dense1_output_we0(grp_lenet_Pipeline_7_fu_384_dense1_output_we0),
    .dense1_output_d0(grp_lenet_Pipeline_7_fu_384_dense1_output_d0)
);

lenet_lenet_Pipeline_8 grp_lenet_Pipeline_8_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_8_fu_390_ap_start),
    .ap_done(grp_lenet_Pipeline_8_fu_390_ap_done),
    .ap_idle(grp_lenet_Pipeline_8_fu_390_ap_idle),
    .ap_ready(grp_lenet_Pipeline_8_fu_390_ap_ready),
    .dense2_output_address0(grp_lenet_Pipeline_8_fu_390_dense2_output_address0),
    .dense2_output_ce0(grp_lenet_Pipeline_8_fu_390_dense2_output_ce0),
    .dense2_output_we0(grp_lenet_Pipeline_8_fu_390_dense2_output_we0),
    .dense2_output_d0(grp_lenet_Pipeline_8_fu_390_dense2_output_d0)
);

lenet_lenet_Pipeline_9 grp_lenet_Pipeline_9_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_9_fu_396_ap_start),
    .ap_done(grp_lenet_Pipeline_9_fu_396_ap_done),
    .ap_idle(grp_lenet_Pipeline_9_fu_396_ap_idle),
    .ap_ready(grp_lenet_Pipeline_9_fu_396_ap_ready),
    .dense3_output_address0(grp_lenet_Pipeline_9_fu_396_dense3_output_address0),
    .dense3_output_ce0(grp_lenet_Pipeline_9_fu_396_dense3_output_ce0),
    .dense3_output_we0(grp_lenet_Pipeline_9_fu_396_dense3_output_we0),
    .dense3_output_d0(grp_lenet_Pipeline_9_fu_396_dense3_output_d0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3 grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_ready),
    .input_r_address0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address0),
    .input_r_ce0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce0),
    .input_r_q0(input_q0),
    .input_r_address1(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address1),
    .input_r_ce1(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce1),
    .input_r_q1(input_q1),
    .input_r_address2(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address2),
    .input_r_ce2(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce2),
    .input_r_q2(input_q2),
    .input_r_address3(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address3),
    .input_r_ce3(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce3),
    .input_r_q3(input_q3),
    .input_r_address4(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address4),
    .input_r_ce4(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce4),
    .input_r_q4(input_q4),
    .input_r_address5(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address5),
    .input_r_ce5(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce5),
    .input_r_q5(input_q5),
    .input_r_address6(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address6),
    .input_r_ce6(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce6),
    .input_r_q6(input_q6),
    .input_r_address7(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address7),
    .input_r_ce7(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce7),
    .input_r_q7(input_q7),
    .input_r_address8(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address8),
    .input_r_ce8(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce8),
    .input_r_q8(input_q8),
    .input_r_address9(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address9),
    .input_r_ce9(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce9),
    .input_r_q9(input_q9),
    .input_r_address10(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address10),
    .input_r_ce10(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce10),
    .input_r_q10(input_q10),
    .input_r_address11(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address11),
    .input_r_ce11(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce11),
    .input_r_q11(input_q11),
    .input_r_address12(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address12),
    .input_r_ce12(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce12),
    .input_r_q12(input_q12),
    .conv1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_address0),
    .conv1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_ce0),
    .conv1_output_we0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_we0),
    .conv1_output_d0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_d0),
    .grp_fu_1072_p_din0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din0),
    .grp_fu_1072_p_din1(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din1),
    .grp_fu_1072_p_opcode(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_opcode),
    .grp_fu_1072_p_dout0(grp_fu_1072_p2),
    .grp_fu_1072_p_ce(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_ce),
    .grp_fu_1076_p_din0(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din0),
    .grp_fu_1076_p_din1(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din1),
    .grp_fu_1076_p_dout0(grp_fu_1076_p2),
    .grp_fu_1076_p_ce(grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_ce)
);

lenet_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3 grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_ready),
    .pool1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_address0),
    .pool1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_ce0),
    .pool1_output_we0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_we0),
    .pool1_output_d0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_d0),
    .conv1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address0),
    .conv1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce0),
    .conv1_output_q0(conv1_output_q0),
    .conv1_output_address1(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address1),
    .conv1_output_ce1(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce1),
    .conv1_output_q1(conv1_output_q1),
    .conv1_output_address2(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address2),
    .conv1_output_ce2(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce2),
    .conv1_output_q2(conv1_output_q2),
    .conv1_output_address3(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address3),
    .conv1_output_ce3(grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce3),
    .conv1_output_q3(conv1_output_q3)
);

lenet_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3 grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_ready),
    .pool2_output_address0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_address0),
    .pool2_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_ce0),
    .pool2_output_we0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_we0),
    .pool2_output_d0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_d0),
    .conv2_output_address0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address0),
    .conv2_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce0),
    .conv2_output_q0(conv2_output_q0),
    .conv2_output_address1(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address1),
    .conv2_output_ce1(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce1),
    .conv2_output_q1(conv2_output_q1),
    .conv2_output_address2(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address2),
    .conv2_output_ce2(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce2),
    .conv2_output_q2(conv2_output_q2),
    .conv2_output_address3(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address3),
    .conv2_output_ce3(grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce3),
    .conv2_output_q3(conv2_output_q3)
);

lenet_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6 grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_ready),
    .conv2_biases_load(conv2_biases_load_reg_983),
    .select_ln77(select_ln77_reg_988),
    .select_ln77_2(select_ln77_1_reg_994),
    .zext_ln78(select_ln77_reg_988),
    .select_ln76_1(select_ln76_2_reg_965),
    .pool1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_address0),
    .pool1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_ce0),
    .pool1_output_q0(pool1_output_q0),
    .sum_2_out(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out),
    .sum_2_out_ap_vld(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out_ap_vld),
    .grp_fu_1072_p_din0(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din0),
    .grp_fu_1072_p_din1(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din1),
    .grp_fu_1072_p_opcode(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_opcode),
    .grp_fu_1072_p_dout0(grp_fu_1072_p2),
    .grp_fu_1072_p_ce(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_ce),
    .grp_fu_1076_p_din0(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din0),
    .grp_fu_1076_p_din1(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din1),
    .grp_fu_1076_p_dout0(grp_fu_1076_p2),
    .grp_fu_1076_p_ce(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_ce)
);

lenet_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3 grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_ready),
    .pool2_output_address0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_address0),
    .pool2_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_ce0),
    .pool2_output_q0(pool2_output_q0),
    .flattened_output_address0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_address0),
    .flattened_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_ce0),
    .flattened_output_we0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_we0),
    .flattened_output_d0(grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_d0)
);

lenet_lenet_Pipeline_VITIS_LOOP_166_2 grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_ready),
    .dense1_biases_load(dense1_biases_load_reg_1024),
    .dense1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_address0),
    .dense1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_ce0),
    .dense1_output_we0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_we0),
    .dense1_output_d0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_d0),
    .zext_ln164(i_5_reg_1004),
    .flattened_output_address0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_address0),
    .flattened_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_ce0),
    .flattened_output_q0(flattened_output_q0),
    .grp_fu_1072_p_din0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din0),
    .grp_fu_1072_p_din1(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din1),
    .grp_fu_1072_p_opcode(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_opcode),
    .grp_fu_1072_p_dout0(grp_fu_1072_p2),
    .grp_fu_1072_p_ce(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_ce),
    .grp_fu_1076_p_din0(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din0),
    .grp_fu_1076_p_din1(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din1),
    .grp_fu_1076_p_dout0(grp_fu_1076_p2),
    .grp_fu_1076_p_ce(grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_ce)
);

lenet_lenet_Pipeline_VITIS_LOOP_182_2 grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_ready),
    .dense2_biases_load(dense2_biases_load_reg_1049),
    .dense2_output_address0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_address0),
    .dense2_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_ce0),
    .dense2_output_we0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_we0),
    .dense2_output_d0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_d0),
    .zext_ln180(i_7_reg_1029),
    .dense1_output_address0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_address0),
    .dense1_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_ce0),
    .dense1_output_q0(dense1_output_q0),
    .grp_fu_1072_p_din0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din0),
    .grp_fu_1072_p_din1(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din1),
    .grp_fu_1072_p_opcode(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_opcode),
    .grp_fu_1072_p_dout0(grp_fu_1072_p2),
    .grp_fu_1072_p_ce(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_ce),
    .grp_fu_1076_p_din0(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din0),
    .grp_fu_1076_p_din1(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din1),
    .grp_fu_1076_p_dout0(grp_fu_1076_p2),
    .grp_fu_1076_p_ce(grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_ce)
);

lenet_lenet_Pipeline_VITIS_LOOP_1068_3 grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_ready),
    .dense3_output_address0(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_address0),
    .dense3_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_ce0),
    .dense3_output_we0(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_we0),
    .dense3_output_d0(grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_d0),
    .dense3_output_q0(dense3_output_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_198_2 grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_ready),
    .dense3_biases_load(dense3_biases_load_reg_1067),
    .dense3_output_address0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_address0),
    .dense3_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_ce0),
    .dense3_output_we0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_we0),
    .dense3_output_d0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_d0),
    .zext_ln196(i_8_reg_1054),
    .dense2_output_address0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_address0),
    .dense2_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_ce0),
    .dense2_output_q0(dense2_output_q0),
    .grp_fu_1072_p_din0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din0),
    .grp_fu_1072_p_din1(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din1),
    .grp_fu_1072_p_opcode(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_opcode),
    .grp_fu_1072_p_dout0(grp_fu_1072_p2),
    .grp_fu_1072_p_ce(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_ce),
    .grp_fu_1076_p_din0(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din0),
    .grp_fu_1076_p_din1(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din1),
    .grp_fu_1076_p_dout0(grp_fu_1076_p2),
    .grp_fu_1076_p_ce(grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_ce)
);

lenet_lenet_Pipeline_VITIS_LOOP_1079_4 grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start),
    .ap_done(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_done),
    .ap_idle(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_idle),
    .ap_ready(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_ready),
    .dense3_output_address0(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address0),
    .dense3_output_ce0(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce0),
    .dense3_output_q0(dense3_output_q0),
    .dense3_output_address1(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address1),
    .dense3_output_ce1(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce1),
    .dense3_output_q1(dense3_output_q1),
    .maxIndex_out(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_maxIndex_out),
    .maxIndex_out_ap_vld(grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_maxIndex_out_ap_vld)
);

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U131(
    .din0(grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_24_fu_536_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1072_p0),
    .din1(grp_fu_1072_p1),
    .ce(grp_fu_1072_ce),
    .dout(grp_fu_1072_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1076_p0),
    .din1(grp_fu_1076_p1),
    .ce(grp_fu_1076_ce),
    .dout(grp_fu_1076_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_2_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_2_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_2_fu_354_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_2_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_3_fu_360_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_3_fu_360_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_3_fu_360_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_3_fu_360_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_4_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_4_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_4_fu_366_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_4_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_5_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_5_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_5_fu_372_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_5_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_6_fu_378_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_6_fu_378_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_6_fu_378_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_6_fu_378_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_7_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_7_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_7_fu_384_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_7_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_8_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_8_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_8_fu_390_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_8_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_9_fu_396_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_9_fu_396_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_9_fu_396_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_9_fu_396_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln196_fu_883_p2 == 1'd1))) begin
            grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state24) & (1'b1 == ap_CS_fsm_state23))) begin
            grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln76_fu_569_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_ready == 1'b1)) begin
            grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_3_fu_210 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_3_fu_210 <= select_ln77_1_fu_700_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln164_fu_823_p2 == 1'd1))) begin
        i_4_fu_274 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln180_fu_853_p2 == 1'd0))) begin
        i_4_fu_274 <= add_ln180_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln180_fu_853_p2 == 1'd1))) begin
        i_6_fu_278 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln196_fu_883_p2 == 1'd0))) begin
        i_6_fu_278 <= add_ln196_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_569_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_fu_270 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln164_fu_823_p2 == 1'd0))) begin
        i_fu_270 <= add_ln164_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten157_fu_214 <= 8'd0;
    end else if (((icmp_ln76_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten157_fu_214 <= select_ln77_2_fu_618_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten172_fu_222 <= 11'd0;
    end else if (((icmp_ln76_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten172_fu_222 <= add_ln76_1_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_3_fu_206 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_3_fu_206 <= add_ln78_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        m_fu_218 <= 5'd0;
    end else if (((icmp_ln76_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        m_fu_218 <= select_ln76_2_fu_599_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln91_1_reg_999 <= add_ln91_1_fu_739_p2;
        conv2_biases_load_reg_983 <= conv2_biases_q0;
        select_ln77_1_reg_994 <= select_ln77_1_fu_700_p3;
        select_ln77_reg_988 <= select_ln77_fu_690_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        dense1_biases_load_reg_1024 <= dense1_biases_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense2_biases_load_reg_1049 <= dense2_biases_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dense3_biases_load_reg_1067 <= dense3_biases_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_5_reg_1004 <= i_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_7_reg_1029 <= i_4_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_8_reg_1054 <= i_6_fu_278;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        icmp_ln77_reg_958 <= icmp_ln77_fu_593_p2;
        select_ln76_2_reg_965 <= select_ln76_2_fu_599_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_address0 = grp_lenet_Pipeline_2_fu_354_conv1_output_address0;
    end else begin
        conv1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_ce0 = grp_lenet_Pipeline_2_fu_354_conv1_output_ce0;
    end else begin
        conv1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_output_ce1 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce1;
    end else begin
        conv1_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_output_ce2 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce2;
    end else begin
        conv1_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_output_ce3 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_conv1_output_ce3;
    end else begin
        conv1_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_d0 = grp_lenet_Pipeline_2_fu_354_conv1_output_d0;
    end else begin
        conv1_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_conv1_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_output_we0 = grp_lenet_Pipeline_2_fu_354_conv1_output_we0;
    end else begin
        conv1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv2_biases_ce0 = 1'b1;
    end else begin
        conv2_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv2_output_address0 = zext_ln91_1_fu_761_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv2_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_output_address0 = grp_lenet_Pipeline_4_fu_366_conv2_output_address0;
    end else begin
        conv2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv2_output_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        conv2_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_output_ce0 = grp_lenet_Pipeline_4_fu_366_conv2_output_ce0;
    end else begin
        conv2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv2_output_ce1 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce1;
    end else begin
        conv2_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv2_output_ce2 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce2;
    end else begin
        conv2_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv2_output_ce3 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_conv2_output_ce3;
    end else begin
        conv2_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv2_output_d0 = select_ln32_fu_811_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_output_d0 = grp_lenet_Pipeline_4_fu_366_conv2_output_d0;
    end else begin
        conv2_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv2_output_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_output_we0 = grp_lenet_Pipeline_4_fu_366_conv2_output_we0;
    end else begin
        conv2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        dense1_biases_ce0 = 1'b1;
    end else begin
        dense1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense1_output_address0 = grp_lenet_Pipeline_7_fu_384_dense1_output_address0;
    end else begin
        dense1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense1_output_ce0 = grp_lenet_Pipeline_7_fu_384_dense1_output_ce0;
    end else begin
        dense1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense1_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense1_output_d0 = grp_lenet_Pipeline_7_fu_384_dense1_output_d0;
    end else begin
        dense1_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dense1_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_dense1_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense1_output_we0 = grp_lenet_Pipeline_7_fu_384_dense1_output_we0;
    end else begin
        dense1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dense2_biases_ce0 = 1'b1;
    end else begin
        dense2_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense2_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense2_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense2_output_address0 = grp_lenet_Pipeline_8_fu_390_dense2_output_address0;
    end else begin
        dense2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense2_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense2_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense2_output_ce0 = grp_lenet_Pipeline_8_fu_390_dense2_output_ce0;
    end else begin
        dense2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense2_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense2_output_d0 = grp_lenet_Pipeline_8_fu_390_dense2_output_d0;
    end else begin
        dense2_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dense2_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_dense2_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense2_output_we0 = grp_lenet_Pipeline_8_fu_390_dense2_output_we0;
    end else begin
        dense2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dense3_biases_ce0 = 1'b1;
    end else begin
        dense3_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense3_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense3_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense3_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense3_output_address0 = grp_lenet_Pipeline_9_fu_396_dense3_output_address0;
    end else begin
        dense3_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense3_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense3_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense3_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense3_output_ce0 = grp_lenet_Pipeline_9_fu_396_dense3_output_ce0;
    end else begin
        dense3_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense3_output_ce1 = grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_dense3_output_ce1;
    end else begin
        dense3_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense3_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense3_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense3_output_d0 = grp_lenet_Pipeline_9_fu_396_dense3_output_d0;
    end else begin
        dense3_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense3_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_dense3_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense3_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_dense3_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dense3_output_we0 = grp_lenet_Pipeline_9_fu_396_dense3_output_we0;
    end else begin
        dense3_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        flattened_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        flattened_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        flattened_output_address0 = grp_lenet_Pipeline_6_fu_378_flattened_output_address0;
    end else begin
        flattened_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        flattened_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_flattened_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        flattened_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        flattened_output_ce0 = grp_lenet_Pipeline_6_fu_378_flattened_output_ce0;
    end else begin
        flattened_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flattened_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        flattened_output_d0 = grp_lenet_Pipeline_6_fu_378_flattened_output_d0;
    end else begin
        flattened_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flattened_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_flattened_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        flattened_output_we0 = grp_lenet_Pipeline_6_fu_378_flattened_output_we0;
    end else begin
        flattened_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1072_ce = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1072_ce = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1072_ce = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1072_ce = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1072_ce = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_ce;
    end else begin
        grp_fu_1072_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1072_p0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1072_p0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1072_p0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1072_p0 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1072_p0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din0;
    end else begin
        grp_fu_1072_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1072_p1 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1072_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1072_p1 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1072_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1072_p1 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1072_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1072_p1 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1072_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1072_p1 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1072_p_din1;
    end else begin
        grp_fu_1072_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1076_ce = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1076_ce = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1076_ce = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1076_ce = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1076_ce = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_ce;
    end else begin
        grp_fu_1076_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1076_p0 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1076_p0 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1076_p0 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1076_p0 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1076_p0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din0;
    end else begin
        grp_fu_1076_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1076_p1 = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_grp_fu_1076_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1076_p1 = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_grp_fu_1076_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1076_p1 = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_grp_fu_1076_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1076_p1 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_grp_fu_1076_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1076_p1 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_grp_fu_1076_p_din1;
    end else begin
        grp_fu_1076_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_address0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_address0 = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_address0;
    end else begin
        input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce0 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_ce0 = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_ce0;
    end else begin
        input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce1 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce1;
    end else begin
        input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce10 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce10;
    end else begin
        input_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce11 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce11;
    end else begin
        input_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce12 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce12;
    end else begin
        input_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce2 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce2;
    end else begin
        input_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce3 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce3;
    end else begin
        input_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce4 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce4;
    end else begin
        input_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce5 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce5;
    end else begin
        input_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce6 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce6;
    end else begin
        input_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce7 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce7;
    end else begin
        input_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce8 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce8;
    end else begin
        input_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_ce9 = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_input_r_ce9;
    end else begin
        input_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_we0 = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_input_r_we0;
    end else begin
        input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pool1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool1_output_address0 = grp_lenet_Pipeline_3_fu_360_pool1_output_address0;
    end else begin
        pool1_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pool1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_pool1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool1_output_ce0 = grp_lenet_Pipeline_3_fu_360_pool1_output_ce0;
    end else begin
        pool1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool1_output_d0 = grp_lenet_Pipeline_3_fu_360_pool1_output_d0;
    end else begin
        pool1_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_pool1_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool1_output_we0 = grp_lenet_Pipeline_3_fu_360_pool1_output_we0;
    end else begin
        pool1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pool2_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        pool2_output_address0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool2_output_address0 = grp_lenet_Pipeline_5_fu_372_pool2_output_address0;
    end else begin
        pool2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pool2_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_pool2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        pool2_output_ce0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool2_output_ce0 = grp_lenet_Pipeline_5_fu_372_pool2_output_ce0;
    end else begin
        pool2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        pool2_output_d0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool2_output_d0 = grp_lenet_Pipeline_5_fu_372_pool2_output_d0;
    end else begin
        pool2_output_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        pool2_output_we0 = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_pool2_output_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pool2_output_we0 = grp_lenet_Pipeline_5_fu_372_pool2_output_we0;
    end else begin
        pool2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln76_fu_569_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln164_fu_823_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln180_fu_853_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln196_fu_883_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln164_fu_829_p2 = (i_fu_270 + 7'd1);

assign add_ln180_fu_859_p2 = (i_4_fu_274 + 7'd1);

assign add_ln196_fu_889_p2 = (i_6_fu_278 + 4'd1);

assign add_ln76_1_fu_575_p2 = (indvar_flatten172_fu_222 + 11'd1);

assign add_ln76_fu_587_p2 = (m_fu_218 + 5'd1);

assign add_ln77_1_fu_612_p2 = (indvar_flatten157_fu_214 + 8'd1);

assign add_ln77_fu_679_p2 = (select_ln76_fu_652_p3 + 4'd1);

assign add_ln78_fu_745_p2 = (select_ln77_fu_690_p3 + 4'd1);

assign add_ln91_1_fu_739_p2 = (tmp_75_cast_fu_731_p3 + select_ln76_1_v_cast_fu_659_p1);

assign add_ln91_fu_725_p2 = (tmp_73_cast_fu_713_p3 + zext_ln91_fu_721_p1);

assign and_ln32_fu_805_p2 = (tmp_24_fu_536_p2 & or_ln32_fu_799_p2);

assign and_ln76_fu_673_p2 = (xor_ln76_fu_662_p2 & icmp_ln78_fu_667_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state24 = ap_NS_fsm[32'd23];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_lenet_Pipeline_9_fu_396_ap_done == 1'b0) | (grp_lenet_Pipeline_8_fu_390_ap_done == 1'b0) | (grp_lenet_Pipeline_7_fu_384_ap_done == 1'b0) | (grp_lenet_Pipeline_6_fu_378_ap_done == 1'b0) | (grp_lenet_Pipeline_5_fu_372_ap_done == 1'b0) | (grp_lenet_Pipeline_4_fu_366_ap_done == 1'b0) | (grp_lenet_Pipeline_3_fu_360_ap_done == 1'b0) | (grp_lenet_Pipeline_2_fu_354_ap_done == 1'b0) | (grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_done == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_return = grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_maxIndex_out;

assign bitcast_ln32_fu_769_p1 = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out;

assign conv2_biases_address0 = zext_ln76_fu_607_p1;

assign dense1_biases_address0 = zext_ln164_fu_835_p1;

assign dense2_biases_address0 = zext_ln180_fu_865_p1;

assign dense3_biases_address0 = zext_ln196_fu_895_p1;

assign grp_lenet_Pipeline_2_fu_354_ap_start = grp_lenet_Pipeline_2_fu_354_ap_start_reg;

assign grp_lenet_Pipeline_3_fu_360_ap_start = grp_lenet_Pipeline_3_fu_360_ap_start_reg;

assign grp_lenet_Pipeline_4_fu_366_ap_start = grp_lenet_Pipeline_4_fu_366_ap_start_reg;

assign grp_lenet_Pipeline_5_fu_372_ap_start = grp_lenet_Pipeline_5_fu_372_ap_start_reg;

assign grp_lenet_Pipeline_6_fu_378_ap_start = grp_lenet_Pipeline_6_fu_378_ap_start_reg;

assign grp_lenet_Pipeline_7_fu_384_ap_start = grp_lenet_Pipeline_7_fu_384_ap_start_reg;

assign grp_lenet_Pipeline_8_fu_390_ap_start = grp_lenet_Pipeline_8_fu_390_ap_start_reg;

assign grp_lenet_Pipeline_9_fu_396_ap_start = grp_lenet_Pipeline_9_fu_396_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start = grp_lenet_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_102_2_VITIS_LOOP_103_3_fu_460_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start = grp_lenet_Pipeline_VITIS_LOOP_1068_3_fu_514_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start = grp_lenet_Pipeline_VITIS_LOOP_1079_4_fu_530_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start = grp_lenet_Pipeline_VITIS_LOOP_124_1_VITIS_LOOP_125_2_VITIS_LOOP_126_3_fu_466_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start = grp_lenet_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_VITIS_LOOP_150_3_fu_486_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start = grp_lenet_Pipeline_VITIS_LOOP_166_2_fu_492_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start = grp_lenet_Pipeline_VITIS_LOOP_182_2_fu_503_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start = grp_lenet_Pipeline_VITIS_LOOP_198_2_fu_519_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start = grp_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_402_ap_start_reg;

assign grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start = grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_ap_start_reg;

assign icmp_ln164_fu_823_p2 = ((i_fu_270 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_853_p2 = ((i_4_fu_274 == 7'd84) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_883_p2 = ((i_6_fu_278 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln32_2_fu_787_p2 = ((tmp_s_fu_773_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_3_fu_793_p2 = ((trunc_ln32_fu_783_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_569_p2 = ((indvar_flatten172_fu_222 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_593_p2 = ((indvar_flatten157_fu_214 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_667_p2 = ((j_3_fu_206 == 4'd8) ? 1'b1 : 1'b0);

assign img_address0 = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_address0;

assign img_ce0 = grp_lenet_Pipeline_VITIS_LOOP_246_1_VITIS_LOOP_247_2_fu_346_img_ce0;

assign or_ln32_fu_799_p2 = (icmp_ln32_3_fu_793_p2 | icmp_ln32_2_fu_787_p2);

assign or_ln77_fu_685_p2 = (icmp_ln77_reg_958 | and_ln76_fu_673_p2);

assign select_ln32_fu_811_p3 = ((and_ln32_fu_805_p2[0:0] == 1'b1) ? grp_lenet_Pipeline_VITIS_LOOP_80_4_VITIS_LOOP_81_5_VITIS_LOOP_82_6_fu_472_sum_2_out : 32'd0);

assign select_ln76_1_v_cast_fu_659_p1 = select_ln76_2_reg_965;

assign select_ln76_2_fu_599_p3 = ((icmp_ln77_fu_593_p2[0:0] == 1'b1) ? add_ln76_fu_587_p2 : m_fu_218);

assign select_ln76_fu_652_p3 = ((icmp_ln77_reg_958[0:0] == 1'b1) ? 4'd0 : i_3_fu_210);

assign select_ln77_1_fu_700_p3 = ((and_ln76_fu_673_p2[0:0] == 1'b1) ? add_ln77_fu_679_p2 : select_ln76_fu_652_p3);

assign select_ln77_2_fu_618_p3 = ((icmp_ln77_fu_593_p2[0:0] == 1'b1) ? 8'd1 : add_ln77_1_fu_612_p2);

assign select_ln77_fu_690_p3 = ((or_ln77_fu_685_p2[0:0] == 1'b1) ? 4'd0 : j_3_fu_206);

assign tmp_73_cast_fu_713_p3 = {{trunc_ln77_fu_709_p1}, {3'd0}};

assign tmp_75_cast_fu_731_p3 = {{add_ln91_fu_725_p2}, {4'd0}};

assign tmp_s_fu_773_p4 = {{bitcast_ln32_fu_769_p1[30:23]}};

assign trunc_ln32_fu_783_p1 = bitcast_ln32_fu_769_p1[22:0];

assign trunc_ln77_fu_709_p1 = select_ln77_1_fu_700_p3[2:0];

assign xor_ln76_fu_662_p2 = (icmp_ln77_reg_958 ^ 1'd1);

assign zext_ln164_fu_835_p1 = i_fu_270;

assign zext_ln180_fu_865_p1 = i_4_fu_274;

assign zext_ln196_fu_895_p1 = i_6_fu_278;

assign zext_ln76_fu_607_p1 = select_ln76_2_fu_599_p3;

assign zext_ln91_1_fu_761_p1 = add_ln91_1_reg_999;

assign zext_ln91_fu_721_p1 = select_ln77_fu_690_p3;

endmodule //lenet
