<HTML>
<HEAD>
<TITLE>Synthesis Resource Usage</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
</PRE><pre>
#Synthesis Resource Utilization Report file generated by Lattice Radiant Software (64-bit) 2024.1.1.259.1
#Generated on 09/27/24 15:05:56
#DESIGN = ariane
#DEVICE = LAV-AT-E70ES1
#PACKAGE = LFG676
#OPERATING = Commercial
#PERFORMANCEGRADE = 1
</pre>
<table id="res_usage_table">
<thead><tr>
<th></th>
<th>LUT4</th>
<th>PFU Registers</th>
<th>IO Buffers</th>
<th>EBR</th>
<th>DRAM</th>
<th>Carry Cells</th>
</tr></thead>
<tbody>
<tr data-tt-id="ariane" data-tt-parent-id="">
<td>ariane</td><td>398(2)</td><td>157(0)</td><td>386(386)</td><td>4(0)</td><td>2(0)</td><td>20(0)</td></tr>
<tr data-tt-id="i_cva6" data-tt-parent-id="ariane">
<td>i_cva6</td><td>396(0)</td><td>157(0)</td><td>0(0)</td><td>4(0)</td><td>2(0)</td><td>20(0)</td></tr>
<tr data-tt-id="i_cva6.csr_regfile_i" data-tt-parent-id="i_cva6">
<td>csr_regfile_i</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.ex_stage_i" data-tt-parent-id="i_cva6">
<td>ex_stage_i</td><td>9(0)</td><td>11(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.ex_stage_i.lsu_i" data-tt-parent-id="i_cva6.ex_stage_i">
<td>lsu_i</td><td>9(0)</td><td>11(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu" data-tt-parent-id="i_cva6.ex_stage_i.lsu_i">
<td>gen_mmu_sv32.i_cva6_mmu</td><td>9(0)</td><td>11(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_ptw" data-tt-parent-id="i_cva6.ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu">
<td>i_ptw</td><td>9(9)</td><td>11(11)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem" data-tt-parent-id="i_cva6">
<td>gen_cache_wt.i_cache_subsystem</td><td>372(0)</td><td>138(0)</td><td>0(0)</td><td>4(0)</td><td>2(0)</td><td>20(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem">
<td>i_adapter</td><td>108(9)</td><td>50(10)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_axi_shim" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_axi_shim</td><td>18(18)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_b_fifo" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_b_fifo</td><td>6(6)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_dcache_data_fifo</td><td>37(16)</td><td>20(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>21(21)</td><td>16(16)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_rd_dcache_id</td><td>19(18)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id.gen_fpga_queue.fifo_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_rr_arb_tree" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_rr_arb_tree</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_wr_dcache_id</td><td>17(16)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id.gen_fpga_queue.fifo_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem">
<td>i_cva6_icache</td><td>11(11)</td><td>12(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem">
<td>i_wt_dcache</td><td>253(0)</td><td>76(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>gen_rd_ports[0].i_wt_dcache_ctrl</td><td>29(29)</td><td>12(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].i_wt_dcache_ctrl" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>gen_rd_ports[1].i_wt_dcache_ctrl</td><td>44(44)</td><td>13(13)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[2].i_wt_dcache_ctrl" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>gen_rd_ports[2].i_wt_dcache_ctrl</td><td>11(11)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_mem</td><td>36(14)</td><td>3(1)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td><td>12(12)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_data_banks[0].i_data_sram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem">
<td>gen_data_banks[0].i_data_sram</td><td>10(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_data_banks[0].i_data_sram.gen_cut[0].i_tc_sram_wrapper" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_data_banks[0].i_data_sram">
<td>gen_cut[0].i_tc_sram_wrapper</td><td>10(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_data_banks[0].i_data_sram.gen_cut[0].i_tc_sram_wrapper.i_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_data_banks[0].i_data_sram.gen_cut[0].i_tc_sram_wrapper">
<td>i_ram</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem">
<td>gen_tag_srams[0].i_tag_sram</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram.gen_cut[0].i_tc_sram_wrapper" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram">
<td>gen_cut[0].i_tc_sram_wrapper</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram.gen_cut[0].i_tc_sram_wrapper">
<td>i_ram</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[1].i_tag_sram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem">
<td>gen_tag_srams[1].i_tag_sram</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[1].i_tag_sram.gen_cut[0].i_tc_sram_wrapper" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[1].i_tag_sram">
<td>gen_cut[0].i_tc_sram_wrapper</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[1].i_tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[1].i_tag_sram.gen_cut[0].i_tc_sram_wrapper">
<td>i_ram</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_rr_arb_tree" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem">
<td>i_rr_arb_tree</td><td>12(11)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_rr_arb_tree.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_rr_arb_tree">
<td>gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_missunit</td><td>131(122)</td><td>39(31)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.i_lfsr_inv" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit">
<td>i_lfsr_inv</td><td>5(5)</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.i_lzc_inv" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit">
<td>i_lzc_inv</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.i_lzc_reqs" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit">
<td>i_lzc_reqs</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_wbuffer</td><td>2(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_tx_id_rr" data-tt-parent-id="i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_tx_id_rr</td><td>2(2)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.i_frontend" data-tt-parent-id="i_cva6">
<td>i_frontend</td><td>8(0)</td><td>4(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.i_frontend.i_instr_queue" data-tt-parent-id="i_cva6.i_frontend">
<td>i_instr_queue</td><td>8(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data" data-tt-parent-id="i_cva6.i_frontend.i_instr_queue">
<td>gen_instr_fifo[0].i_fifo_instr_data</td><td>8(8)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.id_stage_i" data-tt-parent-id="i_cva6">
<td>id_stage_i</td><td>2(2)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.issue_stage_i" data-tt-parent-id="i_cva6">
<td>issue_stage_i</td><td>5(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_cva6.issue_stage_i.i_scoreboard" data-tt-parent-id="i_cva6.issue_stage_i">
<td>i_scoreboard</td><td>5(5)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
</tbody>
</table>

<script src="file:///C:/lscc/radiant/2024.1/data/theme/js/jquery-3.3.1.min.js"> </script>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/screen.css" rel="stylesheet" type="text/css" media="screen" />
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.css" rel="stylesheet" type="text/css" />
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.theme.default.css" rel="stylesheet" type="text/css" />
<script src="file:///C:/lscc/radiant/2024.1/data/theme/js/jquery.treetable.js"> </script>
<script>
$("#res_usage_table").treetable({ expandable: true, initialState : "expanded" });
$("#res_usage_table tbody").on("mousedown", "tr", function(){
$(".selected").not(this).removeClass("selected");
$(this).toggleClass("selected");
})
</script>

<PRE></PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

