Test case 641

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 158a74cc
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=11001100000000001000101000010101
    Iverilog=11001100011101001000101000010101
    CXXRTL=11001100011101001000101000010101
    CXXSLG=11001100011101001000101000010101
    CXXSLG_SV2V=11001100011101001000101000010101
    Xcelium=11001100011101001000101000010101
