==39524== Cachegrind, a cache and branch-prediction profiler
==39524== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39524== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39524== Command: ./sift .
==39524== 
--39524-- warning: L3 cache found, using its data for the LL simulation.
--39524-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39524-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39524== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39524== (see section Limitations in user manual)
==39524== NOTE: further instances of this message will not be shown
==39524== 
==39524== I   refs:      3,167,698,658
==39524== I1  misses:            1,822
==39524== LLi misses:            1,817
==39524== I1  miss rate:          0.00%
==39524== LLi miss rate:          0.00%
==39524== 
==39524== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39524== D1  misses:        5,799,843  (  3,517,021 rd   +   2,282,822 wr)
==39524== LLd misses:        4,722,230  (  2,643,844 rd   +   2,078,386 wr)
==39524== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39524== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39524== 
==39524== LL refs:           5,801,665  (  3,518,843 rd   +   2,282,822 wr)
==39524== LL misses:         4,724,047  (  2,645,661 rd   +   2,078,386 wr)
==39524== LL miss rate:            0.1% (        0.1%     +         0.7%  )
