

================================================================
== Vivado HLS Report for 'computeS4_4'
================================================================
* Date:           Tue May  2 19:20:53 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.662|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4873|  4873|  4873|  4873| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+------+------+------+------+---------+
        |                           |                        |   Latency   |   Interval  | Pipeline|
        |          Instance         |         Module         |  min |  max |  min |  max |   Type  |
        +---------------------------+------------------------+------+------+------+------+---------+
        |FCMac_U0                   |FCMac                   |  4872|  4872|  4872|  4872|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |   514|   514|   514|   514|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |   258|   258|   258|   258|   none  |
        |ResizeStream_U0            |ResizeStream            |    81|    81|    81|    81|   none  |
        |Relu1D_NP_U0               |Relu1D_NP               |    66|    66|    66|    66|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |   513|   513|   513|   513|   none  |
        +---------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      25|     268|
|Instance         |      120|   8192|  231412|  139734|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      120|   8192|  231437|  140004|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       11|    910|      52|      64|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+--------+--------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|   FF   |   LUT  |
    +---------------------------+------------------------+---------+-------+--------+--------+
    |FCMac_U0                   |FCMac                   |      120|   8192|  230881|  138834|
    |Relu1D_NP_U0               |Relu1D_NP               |        0|      0|      15|     180|
    |ResizeStream_U0            |ResizeStream            |        0|      0|     148|     125|
    |ResizeStream_1_U0          |ResizeStream_1          |        0|      0|     155|     135|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |        0|      0|     106|     195|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |        0|      0|     107|     265|
    +---------------------------+------------------------+---------+-------+--------+--------+
    |Total                      |                        |      120|   8192|  231412|  139734|
    +---------------------------+------------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+------+-----+---------+
    |fc1_V_V_U     |        0|  5|  76|     2|   64|      128|
    |fc2_V_V_U     |        0|  5|  76|     2|   64|      128|
    |fc3_V_V_U     |        0|  5|  76|     2|   64|      128|
    |inn_V_V_U     |        0|  5|  20|     2|    8|       16|
    |outStr_V_V_U  |        0|  5|  20|     2|    8|       16|
    +--------------+---------+---+----+------+-----+---------+
    |Total         |        0| 25| 268|    10|  208|      416|
    +--------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input1_V_V_TDATA   |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID  |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY  | out |    1|    axis    |  input1_V_V  |    pointer   |
|s4_out_V_V_TDATA   | out |   64|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TVALID  | out |    1|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TREADY  |  in |    1|    axis    |  s4_out_V_V  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  computeS4_4 | return value |
+-------------------+-----+-----+------------+--------------+--------------+

