
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.360778    0.000000    4.697972 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.248776    0.000000    4.639657 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.248776    0.000000    4.639657 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.248776    0.000000    4.639657 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.444814    0.000000    4.402811 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.254766    0.221047    4.623858 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.254766    0.000000    4.623858 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.623858   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.318749   19.431252   library setup time
                                             19.431252   data required time
---------------------------------------------------------------------------------------------
                                             19.431252   data required time
                                             -4.623858   data arrival time
---------------------------------------------------------------------------------------------
                                             14.807394   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.353190    0.165554    4.258613 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.353190    0.000000    4.258613 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.313415    0.270564    4.529177 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.313415    0.000000    4.529177 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.529177   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.331450   19.418550   library setup time
                                             19.418550   data required time
---------------------------------------------------------------------------------------------
                                             19.418550   data required time
                                             -4.529177   data arrival time
---------------------------------------------------------------------------------------------
                                             14.889374   slack (MET)



