{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695139141857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695139141873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 11:59:01 2023 " "Processing started: Tue Sep 19 11:59:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695139141873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139141873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139141873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695139142223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695139142223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16bits " "Found entity 1: RCA_16bits" {  } { { "RCA_16bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bits " "Found entity 1: mux_16bits" {  } { { "mux_16bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bits " "Found entity 1: mux_32bits" {  } { { "mux_32bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/mux_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.v 1 1 " "Found 1 design units, including 1 entities, in source file addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "addition.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/addition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32bits " "Found entity 1: CSA_32bits" {  } { { "CSA_32bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction " "Found entity 1: subtraction" {  } { { "subtraction.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/subtraction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695139150272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139150272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695139150304 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isNotEqual alu.v(7) " "Output port \"isNotEqual\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695139150304 "|alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isLessThan alu.v(7) " "Output port \"isLessThan\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695139150304 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition addition:addition0 " "Elaborating entity \"addition\" for hierarchy \"addition:addition0\"" {  } { { "alu.v" "addition0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bits addition:addition0\|CSA_32bits:CSA0 " "Elaborating entity \"CSA_32bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\"" {  } { { "addition.v" "CSA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/addition.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_16bits addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0 " "Elaborating entity \"RCA_16bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\"" {  } { { "CSA_32bits.v" "RCA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\|full_adder:FA0\"" {  } { { "RCA_16bits.v" "FA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/RCA_16bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux addition:addition0\|CSA_32bits:CSA0\|mux:mux0 " "Elaborating entity \"mux\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|mux:mux0\"" {  } { { "CSA_32bits.v" "mux0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bits addition:addition0\|CSA_32bits:CSA0\|mux_16bits:mux1 " "Elaborating entity \"mux_16bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|mux_16bits:mux1\"" {  } { { "CSA_32bits.v" "mux1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtraction subtraction:subtraction0 " "Elaborating entity \"subtraction\" for hierarchy \"subtraction:subtraction0\"" {  } { { "alu.v" "subtraction0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bits mux_32bits:mux1 " "Elaborating entity \"mux_32bits\" for hierarchy \"mux_32bits:mux1\"" {  } { { "alu.v" "mux1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139150352 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA2" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1695139150386 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/CSA_32bits.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1695139150386 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695139150954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isNotEqual GND " "Pin \"isNotEqual\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695139151109 "|alu|isNotEqual"} { "Warning" "WMLS_MLS_STUCK_PIN" "isLessThan GND " "Pin \"isLessThan\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695139151109 "|alu|isLessThan"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695139151109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695139151172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695139151864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695139151864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[1\] " "No output dependent on input pin \"ctrl_ALUopcode\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_ALUopcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[2\] " "No output dependent on input pin \"ctrl_ALUopcode\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_ALUopcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_ALUopcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[0\] " "No output dependent on input pin \"ctrl_shiftamt\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_shiftamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[1\] " "No output dependent on input pin \"ctrl_shiftamt\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_shiftamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[2\] " "No output dependent on input pin \"ctrl_shiftamt\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_shiftamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[3\] " "No output dependent on input pin \"ctrl_shiftamt\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_shiftamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[4\] " "No output dependent on input pin \"ctrl_shiftamt\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint1 - ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695139151896 "|alu|ctrl_shiftamt[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695139151896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695139151896 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695139151896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695139151896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695139151896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695139151928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 11:59:11 2023 " "Processing ended: Tue Sep 19 11:59:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695139151928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695139151928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695139151928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695139151928 ""}
