
synthesis -f "eP16_eP16_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jun 19 19:46:56 2016


Command Line:  synthesis -f eP16_eP16_lattice.synproj -gui -msgset C:/lscc/eP16VHDL/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LFXP2-5E.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-5E

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = ep32_chip.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data (searchpath added)
-p C:/lscc/eP16VHDL/eP16 (searchpath added)
-p C:/lscc/eP16VHDL (searchpath added)
VHDL library = work
VHDL design file = C:/lscc/eP16VHDL/ep16.vhd
VHDL design file = C:/lscc/eP16VHDL/ep16_chip.vhd
VHDL design file = C:/lscc/eP16VHDL/gpio16.vhd
VHDL design file = C:/lscc/eP16VHDL/ram_memory.vhd
VHDL design file = C:/lscc/eP16VHDL/uart16.vhd
NGD file = eP16_eP16.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/lscc/eP16VHDL/eP16"  />
Analyzing VHDL file c:/lscc/ep16vhdl/ep16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ep16.vhd(28): " arg1="ep16" arg2="c:/lscc/ep16vhdl/ep16.vhd" arg3="28"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ep16.vhd(44): " arg1="behavioral" arg2="c:/lscc/ep16vhdl/ep16.vhd" arg3="44"  />
Analyzing VHDL file c:/lscc/ep16vhdl/ep16_chip.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ep16_chip.vhd(33): " arg1="ep32_chip" arg2="c:/lscc/ep16vhdl/ep16_chip.vhd" arg3="33"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ep16_chip.vhd(49): " arg1="behavioral" arg2="c:/lscc/ep16vhdl/ep16_chip.vhd" arg3="49"  />
Analyzing VHDL file c:/lscc/ep16vhdl/gpio16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/gpio16.vhd(22): " arg1="gpio" arg2="c:/lscc/ep16vhdl/gpio16.vhd" arg3="22"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/gpio16.vhd(40): " arg1="behavioral" arg2="c:/lscc/ep16vhdl/gpio16.vhd" arg3="40"  />
Analyzing VHDL file c:/lscc/ep16vhdl/ram_memory.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ram_memory.vhd(14): " arg1="ram_memory" arg2="c:/lscc/ep16vhdl/ram_memory.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/ram_memory.vhd(25): " arg1="structure" arg2="c:/lscc/ep16vhdl/ram_memory.vhd" arg3="25"  />
Analyzing VHDL file c:/lscc/ep16vhdl/uart16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/uart16.vhd(26): " arg1="uart" arg2="c:/lscc/ep16vhdl/uart16.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/ep16vhdl/uart16.vhd(49): " arg1="behavioral" arg2="c:/lscc/ep16vhdl/uart16.vhd" arg3="49"  />
unit ep32_chip is not yet analyzed. VHDL-1485
c:/lscc/ep16vhdl/ep16_chip.vhd(33): executing ep32_chip(behavioral)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/ep16vhdl/ep16_chip.vhd(141): " arg1="&apos;U&apos;" arg2="cpu_ack_o" arg3="c:/lscc/ep16vhdl/ep16_chip.vhd" arg4="141"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/ep16vhdl/ep16_chip.vhd(153): " arg1="&apos;U&apos;" arg2="uart_cts" arg3="c:/lscc/ep16vhdl/ep16_chip.vhd" arg4="153"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/ep16vhdl/ep16_chip.vhd(46): " arg1="ep32_chip" arg2="behavioral" arg3="c:/lscc/ep16vhdl/ep16_chip.vhd" arg4="46"  />
Top module name (VHDL): ep32_chip
Last elaborated design is ep32_chip(behavioral)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = ep32_chip.
@Inferred core reset on ram net :s_stack

@Inferred core reset on ram net :r_stack




Core reset RAM implemented for net \cpu1/s_stack.
Core reset RAM implemented for net \cpu1/r_stack.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \cpu1/s_stack to 10 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \cpu1/r_stack to 10 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Found 4 RTL RAMs in the design.
######## Mapping RTL RAM n1316 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1313 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1431 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n1428 to 1 Distributed blocks in PSEUDO_DUAL_PORT Mode

GSR instance connected to net arst_c.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in ep32_chip_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1442 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file eP16_eP16.ngd.

################### Begin Area Report (ep32_chip)######################
Number of register bits => 264 of 3864 (6 % )
BB => 16
CCU2B => 54
DP16KB => 4
DPR16X4B => 24
FD1P3AX => 221
FD1P3AY => 8
FD1P3IX => 4
FD1S3AX => 24
FD1S3AY => 2
FD1S3IX => 5
GSR => 1
IB => 8
INV => 1
L6MUX21 => 29
OB => 2
ORCALUT4 => 864
PFUMX => 172
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : aclk_c, loads : 289
  Net : aclk_N_55, loads : 4
Clock Enable Nets
Number of Clock Enables: 33
Top 10 highest fanout Clock Enables:
  Net : cpu1/aclk_c_enable_78, loads : 23
  Net : cpu1/tload, loads : 17
  Net : cpu1/rload, loads : 17
  Net : cpu1/aload, loads : 17
  Net : uart1/aclk_c_enable_108, loads : 16
  Net : uart1/aclk_c_enable_92, loads : 16
  Net : gpio1/aclk_c_enable_138, loads : 16
  Net : cpu1/iload, loads : 16
  Net : cpu1/pload, loads : 12
  Net : uart1/aclk_c_enable_75, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cpu1/t_sel_0, loads : 100
  Net : cpu1/slot_2, loads : 51
  Net : cpu1/n8593, loads : 49
  Net : cpu1/n8653, loads : 44
  Net : cpu1/n8655, loads : 40
  Net : cpu1/aclk_c_enable_78, loads : 38
  Net : cpu1/t_sel_2, loads : 36
  Net : cpu1/memory_addr_1, loads : 34
  Net : cpu1/sp1_0, loads : 34
  Net : n1305, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets aclk_N_55]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets aclk_c]                  |  200.000 MHz|   42.935 MHz|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 99.867  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.859  secs
--------------------------------------------------------------

map -a "LatticeXP2" -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial   "eP16_eP16.ngd" -o "eP16_eP16_map.ncd" -pr "eP16_eP16.prf" -mp "eP16_eP16.mrp" -lpf "C:/lscc/eP16VHDL/eP16/eP16_eP16.lpf" -lpf "C:/lscc/eP16VHDL/eP16.lpf"             
map:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: eP16_eP16.ngd
   Picdevice="LFXP2-5E"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-5ETQFP144, Performance used: 5.

Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...

235 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    264 out of  3864 (7%)
      PFU registers:          264 out of  3564 (7%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:       646 out of  2376 (27%)
      SLICEs as Logic/ROM:    574 out of  2376 (24%)
      SLICEs as RAM:           72 out of   405 (18%)
      SLICEs as Carry:         54 out of  2376 (2%)
   Number of LUT4s:        1102 out of  4752 (23%)
      Number used as logic LUTs:        850
      Number used as distributed RAM:   144
      Number used as ripple logic:      108
      Number used as shift registers:     0
   Number of PIO sites used: 26 out of 100 (26%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  4 out of 9 (44%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net aclk_c: 209 loads, 205 rising, 4 falling (Driver: PIO aclk )
   Number of Clock Enables:  33
     Net aclk_c_enable_16: 2 loads, 2 LSLICEs
     Net aclk_c_enable_78: 8 loads, 8 LSLICEs
     Net aclk_c_enable_21: 2 loads, 2 LSLICEs
     Net aclk_c_enable_37: 2 loads, 2 LSLICEs
     Net aclk_c_enable_15: 1 loads, 1 LSLICEs
     Net aclk_c_enable_18: 1 loads, 1 LSLICEs
     Net aclk_c_enable_29: 2 loads, 2 LSLICEs
     Net aclk_c_enable_123: 8 loads, 8 LSLICEs
     Net gpio1/aclk_c_enable_138: 8 loads, 8 LSLICEs
     Net uart1/aclk_c_enable_72: 1 loads, 1 LSLICEs
     Net uart1/aclk_c_enable_69: 4 loads, 4 LSLICEs
     Net uart1/aclk_c_enable_92: 16 loads, 16 LSLICEs
     Net uart1/aclk_c_enable_93: 3 loads, 3 LSLICEs
     Net uart1/rxb_full_N_674: 1 loads, 1 LSLICEs
     Net uart1/aclk_c_enable_24: 1 loads, 1 LSLICEs
     Net uart1/aclk_c_enable_108: 8 loads, 8 LSLICEs
     Net uart1/aclk_c_enable_149: 4 loads, 4 LSLICEs
     Net uart1/aclk_c_enable_45: 1 loads, 1 LSLICEs
     Net uart1/aclk_c_enable_76: 1 loads, 1 LSLICEs
     Net uart1/aclk_c_enable_75: 6 loads, 6 LSLICEs
     Net uart1/aclk_c_enable_73: 1 loads, 1 LSLICEs
     Net cpu1/aclk_c_enable_35: 5 loads, 5 LSLICEs
     Net cpu1/pload: 10 loads, 10 LSLICEs
     Net cpu1/aclk_c_enable_157: 4 loads, 4 LSLICEs
     Net cpu1/iload: 8 loads, 8 LSLICEs
     Net cpu1/tload: 8 loads, 8 LSLICEs
     Net cpu1/aclk_c_enable_74: 1 loads, 1 LSLICEs
     Net cpu1/rload: 17 loads, 17 LSLICEs
     Net cpu1/aload: 17 loads, 17 LSLICEs
     Net cpu1/aclk_c_enable_31: 1 loads, 1 LSLICEs
     Net cpu1/aclk_c_enable_153: 6 loads, 6 LSLICEs
     Net cpu1/intload: 1 loads, 1 LSLICEs
     Net cpu1/aclk_c_enable_48: 1 loads, 1 LSLICEs
   Number of LSRs:  13
     Net n1309: 1 loads, 1 LSLICEs
     Net n1427: 1 loads, 1 LSLICEs
     Net n1536: 5 loads, 5 LSLICEs
     Net n1497: 5 loads, 5 LSLICEs
     Net n1424: 1 loads, 1 LSLICEs
     Net n1498: 5 loads, 5 LSLICEs
     Net n1537: 5 loads, 5 LSLICEs
     Net n1312: 1 loads, 1 LSLICEs
     Net uart1/n8643: 1 loads, 1 LSLICEs
     Net uart1/tx_en_N_534: 1 loads, 1 LSLICEs
     Net uart1/n6423: 1 loads, 1 LSLICEs
     Net uart1/n6714: 1 loads, 1 LSLICEs
     Net cpu1/slot_2__N_318: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cpu1/t_sel_0: 100 loads
     Net cpu1/slot_2: 52 loads
     Net VCC_net: 51 loads
     Net cpu1/n8593: 49 loads
     Net sp_0: 49 loads
     Net rp_0: 48 loads
     Net n8653: 45 loads
     Net sp_1: 44 loads
     Net rp_1: 43 loads
     Net sp_2: 42 loads
 

   Number of warnings:  0
   Number of errors:    0



INFO: Design contains pre-loadable EBR during configuration that has a requirement:
Since the GSR is disabled for the EBR, make sure write enable and chip
enable are inactive during wake-up, so that the pre-loaded initialization
values will not be corrupted during wake-up state.


Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 65 MB

Dumping design to file eP16_eP16_map.ncd.

ncd2vdb "eP16_eP16_map.ncd" ".vdbs/eP16_eP16_map.vdb"

Loading device for application ncd2vdb from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

trce -f "eP16_eP16.mt" -o "eP16_eP16.tw1" "eP16_eP16_map.ncd" "eP16_eP16.prf"
trce:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ep16_ep16_map.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.1.502
Sun Jun 19 19:47:06 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o eP16_eP16.tw1 -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16_map.ncd eP16_eP16.prf 
Design file:     ep16_ep16_map.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373664 paths, 25 nets, and 4941 connections (99.44% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.1.502
Sun Jun 19 19:47:06 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o eP16_eP16.tw1 -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16_map.ncd eP16_eP16.prf 
Design file:     ep16_ep16_map.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373616 paths, 25 nets, and 4941 connections (99.44% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

ldbanno "eP16_eP16_map.ncd" -n Verilog -o "eP16_eP16_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the eP16_eP16_map design file.


Loading design for application ldbanno from file eP16_eP16_map.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Converting design eP16_eP16_map.ncd into .ldb format.
Writing Verilog netlist to file eP16_eP16_mapvo.vo
Writing SDF timing to file eP16_eP16_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "eP16_eP16_map.ncd" -n VHDL -o "eP16_eP16_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the eP16_eP16_map design file.


Loading design for application ldbanno from file eP16_eP16_map.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Converting design eP16_eP16_map.ncd into .ldb format.
Writing VHDL netlist to file eP16_eP16_mapvho.vho
Writing SDF timing to file eP16_eP16_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "eP16_eP16.p2t" -f "eP16_eP16.p3t" -tf "eP16_eP16.pt" "eP16_eP16_map.ncd" "eP16_eP16.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "eP16_eP16_map.ncd"
Sun Jun 19 19:47:13 2016

PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/lscc/eP16VHDL/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF eP16_eP16_map.ncd eP16_eP16.dir/5_1.ncd eP16_eP16.prf
Preference file: eP16_eP16.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file eP16_eP16_map.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      26/174          14% used
                     26/100          26% bonded
   EBR                4/9            44% used
   SLICE            646/2376         27% used



chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 1449
Number of Connections: 4969

Pin Constraint Summary:
   26 out of 26 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    aclk_c (driver: aclk, clk load #: 213)

No signal is selected as DCS clock.

No signal is selected as secondary clock.

Signal arst_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
......................
Placer score = 318253.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Placer score =  311692
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "aclk_c" from comp "aclk" on CLK_PIN site "21 (PL12A)", clk load = 213

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 0 out of 4 (0%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   26 out of 174 (14.9%) PIO sites used.
   26 out of 100 (26.0%) bonded PIO sites used.
   Number of PIO comps: 26; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 0 / 20 (  0%)  | -          | -          | -          |
| 1        | 2 / 6 ( 33%)   | 3.3V       | -          | -          |
| 2        | 0 / 18 (  0%)  | -          | -          | -          |
| 3        | 0 / 4 (  0%)   | -          | -          | -          |
| 4        | 0 / 8 (  0%)   | -          | -          | -          |
| 5        | 16 / 18 ( 88%) | 3.3V       | -          | -          |
| 6        | 1 / 8 ( 12%)   | 3.3V       | -          | -          |
| 7        | 7 / 18 ( 38%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B                
# of MULT18X18B                
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B                  
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

Total placer CPU time: 20 secs 

Dumping design to file eP16_eP16.dir/5_1.ncd.

0 connections routed; 4969 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 21 secs 

Start NBR router at 19:47:34 06/19/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:47:35 06/19/16

Start NBR section for initial routing at 19:47:35 06/19/16
Level 1, iteration 1
10(0.00%) conflicts; 4071(81.93%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.182ns/0.000ns; real time: 22 secs 
Level 2, iteration 1
0(0.00%) conflict; 4078(82.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.182ns/0.000ns; real time: 22 secs 
Level 3, iteration 1
14(0.01%) conflicts; 3537(71.18%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.182ns/0.000ns; real time: 23 secs 
Level 4, iteration 1
145(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 24 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:47:37 06/19/16
Level 1, iteration 1
2(0.00%) conflicts; 214(4.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 24 secs 
Level 2, iteration 1
2(0.00%) conflicts; 214(4.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 24 secs 
Level 3, iteration 1
0(0.00%) conflict; 214(4.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 24 secs 
Level 4, iteration 1
60(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 2
24(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 3
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 25 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:47:38 06/19/16

Start NBR section for re-routing at 19:47:40 06/19/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.174ns/0.000ns; real time: 27 secs 

Start NBR section for post-routing at 19:47:40 06/19/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.174ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 29 secs 
Total REAL time: 30 secs 
Completely routed.
End of route.  4969 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file eP16_eP16.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.174
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.147
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 30 secs 
Total REAL time to completion: 30 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "eP16_eP16.pt" -o "eP16_eP16.twr" "eP16_eP16.ncd" "eP16_eP16.prf"
trce:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.1.502
Sun Jun 19 19:47:45 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o eP16_eP16.twr -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16.ncd eP16_eP16.prf 
Design file:     ep16_ep16.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373664 paths, 25 nets, and 4941 connections (99.44% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.1.502
Sun Jun 19 19:47:46 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o eP16_eP16.twr -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16.ncd eP16_eP16.prf 
Design file:     ep16_ep16.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373616 paths, 25 nets, and 4941 connections (99.44% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

iotiming  "eP16_eP16.ncd" "eP16_eP16.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application iotiming from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 7
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -f "eP16_eP16.t2b" -w "eP16_eP16.ncd" -jedec -e -s "C:/lscc/eP16VHDL/eP16.sec" -k "C:/lscc/eP16VHDL/eP16.bek" "eP16_eP16.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file eP16_eP16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.

Running DRC.
chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from eP16_eP16.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                     TAG_MEMORY  |                       NORMAL**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "eP16_eP16.jed".
