Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /cf_ad9467_vc707/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi4_0_wrapper_xst.prj"
Verilog Include Directory          : {"/cf_ad9467_vc707/pcores/" "/cf_lib/edk/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7vx485tffg1761-2
Output File Name                   : "system_axi4_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi4_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_sample_cycle_ratio>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_sync_clock_converter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_axi3_conv.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_a_axi3_conv>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter_sasd.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_addr_arbiter_sasd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_addr_arbiter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_addr_decoder>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_downsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_a_downsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_arbiter_resp.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_arbiter_resp>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_a_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi3_conv.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi3_conv>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_fifo.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_clock_converter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_register_slice>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_reg_srl_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_crossbar>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_srl_fifo.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axic_srl_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_data_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_downsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_downsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axilite_conv.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axilite_conv>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_protocol_converter.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_protocol_converter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_register_slice>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_axi_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_b_downsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_b_downsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_carry_and>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_carry_latch_and>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_carry_latch_or>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_carry_or>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_carry>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_command_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask_static.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_mask_static>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_mask.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_mask>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask_static.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_sel_mask_static>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_mask.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_sel_mask>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_sel_static>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_sel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_static.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator_static>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_comparator>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_converter_bank>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar_sasd.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_crossbar_sasd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_crossbar>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_data_fifo_bank>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_decerr_slave.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_decerr_slave>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_fifo_gen.v" into library axi_interconnect_v1_06_a
Parsing module <fifo_generator_v9_1>.
Parsing module <ict106_fifo_gen>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_mux_enc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_mux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_ndeep_srl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_nto1_mux.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_nto1_mux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_protocol_conv_bank>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_axi3_conv.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_r_axi3_conv>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_downsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_r_downsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_register_slice_bank>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_r_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_si_transactor>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_splitter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_axi3_conv.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_w_axi3_conv>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_wdata_mux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_wdata_router>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_downsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_w_downsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" into library axi_interconnect_v1_06_a
Parsing module <ict106_w_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_06_a
Parsing module <axi_interconnect>.
Analyzing Verilog file "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_axi4_0_wrapper.v" into library work
Parsing module <system_axi4_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_axi4_0_wrapper>.

Elaborating module
<axi_interconnect(C_BASEFAMILY="virtex7",C_NUM_SLAVE_SLOTS=3,C_NUM_MASTER_SLOTS=1,C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=512,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
00000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_INTERCONNECT_DATA_WIDTH=512,C_S_AXI_PROTOCOL=512'b0,C_M_AXI_PROTOCOL=512'b0,C_M_AXI_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b011111111111111111111111111111111,C_S_AXI_BASE_ID=512'b0100000000000000000000000000000000100000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000010111110101111000010000000000000010111110101111000010000000000000101111101011110000100000000,C_S_AXI_IS_ACLK_ASYNC=16'b0,C_M_AXI_ACLK_RATIO=512'b01000000
000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_M_AXI_IS_ACLK_ASYNC=16'b0,C_INTERCONNECT_ACLK_RATIO=100000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_S_AXI_SUPPORTS_READ=16'b1111111111111011,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b0111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111000,C_M_AXI_SUPPORTS_NARRO
W_BURST=16'b1111111111111110,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000,C_S_AXI_READ_ACCEPTANCE=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000
00000000000000000000000000010,C_M_AXI_WRITE_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000
000000000000000000000100,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_S_AXI_WRITE_FIFO_DEPTH=512'b010000000000000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_S_AXI_WRITE_FIFO_DELAY=16'b0,C_S_AXI_READ_FIFO_DEPTH=512'b0,C_S_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_S_AXI_READ_FIFO_DELAY=16'b0,C_M_AXI_WRITE_FIFO_DEPTH=512'b0,C_M_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_M_AXI_WRITE_FIFO_DELAY=16'b0,C_M_AXI_READ_FIFO_DEPTH=512'b0,C_M_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_M_AXI_READ_FIFO_DELAY=16'b0,C_S_AXI_AW_REGISTER=512'b0,C_S_AXI_AR_REGISTER=512'b0,C_S_AXI_W_REGISTER=512'b0,C_S_AXI_R_REGISTER=512'b0,C_S_AXI_B_REGISTER=512'b0,C_M_AXI_AW_REGISTER=512'b01000,C_M_AXI_AR_REGISTER=512'b01000,C_M_AXI_W_REGISTER=512'b01000,C_M_AXI_R_REGISTER=512'b01000,C_M_AXI_B_REGISTER=512'b01000,C_INTERCONNECT_R_REGISTER=0,C_INTERCONNECT_CONNECTIVITY_MODE=1,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=0,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=
32,C_DEBUG=0,C_S_AXI_DEBUG_SLOT=0,C_M_AXI_DEBUG_SLOT=0,C_MAX_DEBUG_THREADS=1>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" Line 1735: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" Line 1752: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" Line 1767: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" Line 1772: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module
<ict106_register_slice_bank(C_FAMILY="virtex7",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000
000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=512,C_AXI_PROTOCOL=512'b0,C_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_AXI_SUPPORTS_READ=16'b1111111111111011,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000100,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb0100111,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb0100,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb0100101,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001011,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000101,C_REG_CONFIG=32'b0)>.

Elaborating module
<ict106_register_slice_bank(C_FAMILY="virtex7",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000
0000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_AXI_DATA_MAX_WIDTH=512,C_AXI_PROTOCOL=512'b0,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b01000,C_AXI_AR_REGISTER=512'b01000,C_AXI_W_REGISTER=512'b01000,C_AXI_R_REGISTER=512'b01000,C_AXI_B_REGISTER=512'b01000)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0111,C_REG_CONFIG_AR=32'b0111,C_REG_CONFIG_B=32'b0111,C_REG_CONFIG_W=32'b01,C_REG_CONFIG_R=32'b01)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000101,C_REG_CONFIG=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001000100,C_REG_CONFIG=32'b01)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb0101,C_REG_CONFIG=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000000110,C_REG_CONFIG=32'b01)>.

Elaborating module <ict106_protocol_conv_bank(C_FAMILY="virtex7",C_NUM_SLOTS=1,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_IGNORE_RID=0,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_AXI_DATA_MAX_WIDTH=512,C_AXI_PROTOCOL=512'b0,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI3_BYPASS=32'sb0)>.

Elaborating module
<ict106_converter_bank(C_FAMILY="virtex7",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=512,C_S_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000
0000000000100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=96'b010000000000000000000000000000000100000000000000000000000000000001000000000,C_AXI_PROTOCOL=512'b0,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000010111110101111000010000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=96'b01011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_AXI_SUPPORTS_READ=16'b1111111111111011,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_A
RUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="si")>.

Elaborating module <ict106_axi_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_M_AXI_AW_REGISTER=1,C_M_AXI_AR_REGISTER=1,C_M_AXI_W_REGISTER=32'b0111,C_M_AXI_R_REGISTER=32'b01,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=1'b1,C_SINGLE_THREAD=1)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_REG_CONFIG_AW=32'b0111,C_REG_CONFIG_AR=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000100,C_REG_CONFIG=32'b0111)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_RUSER_WIDTH=1,C_REG_CONFIG_R=32'sb01)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000000,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001000011,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000000101,C_REG_CONFIG=32'sb01)>.

Elaborating module <ict106_a_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_REGISTER=1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AUSER_WIDTH=5,C_AXI_CHANNEL=0,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_SINGLE_THREAD=1,C_S_AXI_BYTES_LOG=32'sb010,C_M_AXI_BYTES_LOG=32'sb0110)>.

Elaborating module <MUXCY>.

Elaborating module <XORCY>.

Elaborating module <ict106_carry_latch_and(C_FAMILY="virtex7")>.

Elaborating module <AND2B1L>.

Elaborating module <ict106_carry_and(C_FAMILY="virtex7")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" Line 722: Result of 8-bit expression is truncated to fit in 6-bit target.

Elaborating module <ict106_comparator(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01)>.

Elaborating module <ict106_carry_or(C_FAMILY="virtex7")>.

Elaborating module <ict106_command_fifo(C_FAMILY="virtex7",C_ENABLE_S_VALID_CARRY=1,C_ENABLE_REGISTERED_OUTPUT=1,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb0101101)>.

Elaborating module <ict106_carry_latch_or(C_FAMILY="virtex7")>.

Elaborating module <OR2L>.

Elaborating module <FDRE(INIT=1'b0)>.

Elaborating module <SRLC32E(INIT=32'b0)>.

Elaborating module <ict106_w_upsizer(C_FAMILY="virtex7",C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_REGISTER=1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_WUSER_WIDTH=1,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_S_AXI_BYTES_LOG=32'sb010,C_M_AXI_BYTES_LOG=32'sb0110,C_RATIO=32'sb010000,C_RATIO_LOG=32'sb0100)>.

Elaborating module <ict106_comparator_sel_static(C_FAMILY="virtex7",C_VALUE=6'b0,C_DATA_WIDTH=32'sb0110)>.

Elaborating module <LUT6_2(INIT=64'b0101101001011010010110100110011011110000111100001111000011001100)>.

Elaborating module <LUT6_2(INIT=64'b011001100111100010101010101101011111111111100001111111111110000)>.

Elaborating module <LUT4(INIT=16'b1100110011001010)>.

Elaborating module <LUT6(INIT=64'b1010101010101100101010101010110010101010101011001010101010101100)>.

Elaborating module <FDSE(INIT=1'b1)>.

Elaborating module <ict106_comparator_sel_static(C_FAMILY="virtex7",C_VALUE=8'b0,C_DATA_WIDTH=8)>.

Elaborating module <ict106_comparator_sel(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb0110)>.

Elaborating module <LUT6(INIT=64'b1111000011110000111100001111000011001100110011000000000010101010)>.

Elaborating module <ict106_a_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_REGISTER=1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AUSER_WIDTH=5,C_AXI_CHANNEL=1,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_SINGLE_THREAD=1,C_S_AXI_BYTES_LOG=32'sb010,C_M_AXI_BYTES_LOG=32'sb0110)>.

Elaborating module <ict106_r_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_S_AXI_REGISTER=0,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_RUSER_WIDTH=1,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_S_AXI_BYTES_LOG=32'sb010,C_M_AXI_BYTES_LOG=32'sb0110,C_RATIO=32'sb010000,C_RATIO_LOG=32'sb0100)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v" Line 874: Assignment to M_AXI_RLAST_I ignored, since the identifier is never used

Elaborating module <ict106_axi_clock_converter(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb01000000000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b0,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <ict106_axi_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b0100000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_SUPPORTS_WRITE=1'b0,C_AXI_SUPPORTS_READ=1'b1,C_M_AXI_AW_REGISTER=1,C_M_AXI_AR_REGISTER=1,C_M_AXI_W_REGISTER=32'b0111,C_M_AXI_R_REGISTER=32'b01,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=1'b1,C_SINGLE_THREAD=1)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0111)>.

Elaborating module <ict106_axi_clock_converter(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb01000000000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b0,C_AXI_SUPPORTS_WRITE=1'b0,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <ict106_axi_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b01000000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b0,C_M_AXI_AW_REGISTER=1,C_M_AXI_AR_REGISTER=1,C_M_AXI_W_REGISTER=32'b0111,C_M_AXI_R_REGISTER=32'b01,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=1'b1,C_SINGLE_THREAD=1)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_REG_CONFIG_AW=32'b0111,C_REG_CONFIG_AR=32'b0)>.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_RUSER_WIDTH=1,C_REG_CONFIG_R=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01000000101,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_a_upsizer(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'sb01,C_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32'b01000000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_REGISTER=1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AUSER_WIDTH=5,C_AXI_CHANNEL=0,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_SINGLE_THREAD=1,C_S_AXI_BYTES_LOG=32'sb011,C_M_AXI_BYTES_LOG=32'sb0110)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v" Line 722: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <ict106_command_fifo(C_FAMILY="virtex7",C_ENABLE_S_VALID_CARRY=1,C_ENABLE_REGISTERED_OUTPUT=1,C_FIFO_DEPTH_LOG=5,C_FIFO_WIDTH=32'sb0101110)>.

Elaborating module <ict106_w_upsizer(C_FAMILY="virtex7",C_S_AXI_DATA_WIDTH=32'b01000000,C_M_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_REGISTER=1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_WUSER_WIDTH=1,C_PACKING_LEVEL=1,C_SUPPORT_BURSTS=32'sb01,C_S_AXI_BYTES_LOG=32'sb011,C_M_AXI_BYTES_LOG=32'sb0110,C_RATIO=32'sb01000,C_RATIO_LOG=32'sb011)>.

Elaborating module <ict106_axi_clock_converter(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb01000000000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b01011111010111100001000000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b0,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b0,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <ict106_axic_sample_cycle_ratio(C_RATIO=32'sb010)>.

Elaborating module <ict106_axic_sync_clock_converter(C_FAMILY="virtex7",C_PAYLOAD_WIDTH=32'sb01000100,C_S_ACLK_RATIO=32'sb010,C_M_ACLK_RATIO=1,C_MODE=0)>.

Elaborating module <ict106_axic_sync_clock_converter(C_FAMILY="virtex7",C_PAYLOAD_WIDTH=32'sb01001000010,C_S_ACLK_RATIO=32'sb010,C_M_ACLK_RATIO=1,C_MODE=1)>.

Elaborating module <ict106_axic_sync_clock_converter(C_FAMILY="virtex7",C_PAYLOAD_WIDTH=32'sb0100,C_M_ACLK_RATIO=32'sb010,C_S_ACLK_RATIO=1,C_MODE=0)>.

Elaborating module
<ict106_converter_bank(C_FAMILY="virtex7",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=512,C_S_AXI_DATA_WIDTH=32'b01000000000,C_M_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000
0000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_AXI_PROTOCOL=512'b0,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="mi")>.

Elaborating module <ict106_axi_clock_converter(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb01000000000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b0,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<ict106_data_fifo_bank(C_FAMILY="virtex7",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=512,C_AXI_DATA_WIDTH=96'b010000000000000000000000000000000100000000000000000000000000000001000000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_AXI_SUPPORTS_READ=16'b1111111111111011,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b01000000000000000000000000000000000000000000000000000000000
0000000000000000,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <ict106_axi_data_fifo(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module <ict106_axi_data_fifo(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module <ict106_axi_data_fifo(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b01000000000,C_AXI_WRITE_FIFO_TYPE="bram",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<fifo_generator_v9_1(C_ADD_NGC_CONSTRAINT=0,C_APPLICATION_TYPE_AXIS=0,C_APPLICATION_TYPE_RACH=32'sb0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_WACH=32'sb0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_AXI_ADDR_WIDTH=32,C_AXI_ARUSER_WIDTH=5,C_AXI_AWUSER_WIDTH=5,C_AXI_BUSER_WIDTH=1,C_AXI_DATA_WIDTH=32'sb01000000000,C_AXI_ID_WIDTH=32'sb01,C_AXI_RUSER_WIDTH=1,C_AXI_TYPE=1,C_AXI_WUSER_WIDTH=1,C_AXIS_TDATA_WIDTH=64,C_AXIS_TDEST_WIDTH=4,C_AXIS_TID_WIDTH=8,C_AXIS_TKEEP_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TYPE=0,C_COMMON_CLOCK=1,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DIN_WIDTH_AXIS=1,C_DIN_WIDTH_RACH=32'sb01000100,C_DIN_WIDTH_RDCH=32'sb01000000101,C_DIN_WIDTH_WACH=32'sb01000100,C_DIN_WIDTH_WDCH=32'sb01001000011,C_DIN_WIDTH_WRCH=6,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_ENABLE_RLOCS=0,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_WACH=0
,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,C_FAMILY="virtex7",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_AXI_ARUSER=1,C_HAS_AXI_AWUSER=1,C_HAS_AXI_BUSER=1,C_HAS_AXI_RD_CHANNEL=1,C_HAS_AXI_RUSER=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_WUSER=1,C_HAS_AXIS_TDATA=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TID=0,C_HAS_AXIS_TKEEP=0,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TUSER=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_INT_CLK=0,C_HAS_MASTER_CE=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_PROG_FLAGS_AXIS=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SLAVE_CE=0,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=0,C_IM
PLEMENTATION_TYPE_AXIS=1,C_IMPLEMENTATION_TYPE_RACH=2,C_IMPLEMENTATION_TYPE_RDCH=2,C_IMPLEMENTATION_TYPE_WACH=2,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=2,C_INIT_WR_PNTR_VAL=0,C_INTERFACE_TYPE=1,C_MEMORY_TYPE=1,C_MIF_FILE_NAME="BlankString",C_MSGON_VAL=1,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=1,C_PRELOAD_REGS=0,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=30,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=510,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=30,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=510,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=14,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_EMPTY_TYPE_AXIS=5,C_PROG_EMPTY_TYPE_RACH=5,C_PROG_EMPTY_TYPE_RDCH=5,C_PROG_EMPTY_TYPE_WACH=5,C_PROG_EMPTY_TYPE_WDCH=5,C_PROG_EMPTY_TYPE_WRCH=5,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=31,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=511,C_PROG_FULL_THRESH_ASSERT_
VAL_WACH=31,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=511,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_PROG_FULL_TYPE=0,C_PROG_FULL_TYPE_AXIS=5,C_PROG_FULL_TYPE_RACH=5,C_PROG_FULL_TYPE_RDCH=5,C_PROG_FULL_TYPE_WACH=5,C_PROG_FULL_TYPE_WDCH=5,C_PROG_FULL_TYPE_WRCH=5,C_RACH_TYPE=2,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_FREQ=1,C_RD_PNTR_WIDTH=10,C_RDCH_TYPE=2,C_REG_SLICE_MODE_AXIS=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_UNDERFLOW_LOW=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_USE_DOUT_RST=1,C_USE_ECC=0,C_USE_ECC_AXIS=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_EMBEDDED_REG=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WACH_TYPE=2,C_WDCH_TYPE=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_DEPTH_AXIS=1024,C_WR_DEPTH_RACH=32,C_WR_DEPTH_RDCH=0,C_WR_DEPTH_WACH=32,C_WR_DEPTH_WDCH=32'sb01000000
000,C_WR_DEPTH_WRCH=16,C_WR_FREQ=1,C_WR_PNTR_WIDTH=10,C_WR_PNTR_WIDTH_AXIS=10,C_WR_PNTR_WIDTH_RACH=5,C_WR_PNTR_WIDTH_RDCH=1,C_WR_PNTR_WIDTH_WACH=5,C_WR_PNTR_WIDTH_WDCH=32'sb01001,C_WR_PNTR_WIDTH_WRCH=4,C_WR_RESPONSE_LATENCY=1,C_WRCH_TYPE=2>.

Elaborating module
<ict106_data_fifo_bank(C_FAMILY="virtex7",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=512,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYP
E=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <ict106_axi_data_fifo(C_FAMILY="virtex7",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b01000000000,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<ict106_axi_crossbar(C_MAX_S=16,C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_INTERCONNECT_CONNECTIVITY_MODE=1,C_FAMILY="virtex7",C_NUM_SLAVE_SLOTS=3,C_NUM_MASTER_SLOTS=1,C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=512,C_AXI_DATA_MAX_WIDTH=512,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_S_AXI_PROTOCOL=512'b0,C_M_AXI_PROTOCOL=512'b0,C_M_AXI_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b011111111111111111111111111111111,C_S_AXI_BASE_ID=1024'b0100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
0000000000000000000000000,C_S_AXI_HIGH_ID=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_S_AXI_SUPPORTS_READ=16'b1111111111111011,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b0111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000
000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_WRITE_ISSUING=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000
0000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_INTERCONNECT_R_REGISTER=0,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_W_ISSUE_WIDTH=544'b010,C_R_ISSUE_WIDTH=544'b010,C_W_ACCEPT_WIDTH=512'b0100000000000000000000000000000000000000000000000000000000000000101,C_R_ACCEPT_WIDTH=512'b01000000000000
00000000000000000001,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.

Elaborating module
<ict106_crossbar(C_MAX_S=16,C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_FAMILY="virtex7",C_NUM_SLAVE_SLOTS=3,C_NUM_MASTER_SLOTS=1,C_AXI_ID_WIDTH=2,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=512,C_AXI_DATA_MAX_WIDTH=512,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000,C_S_AXI_PROTOCOL=512'b0,C_M_AXI_PROTOCOL=512'b0,C_M_AXI_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b011111111111111111111111111111111,C_S_AXI_BASE_ID=1024'b010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
00000000000000000,C_S_AXI_HIGH_ID=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111101,C_S_AXI_SUPPORTS_READ=16'b1111111111111011,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=5,C_AXI_ARUSER_WIDTH=5,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b0111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000
000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_WRITE_ISSUING=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000
0001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_W_ISSUE_WIDTH=544'b010,C_R_ISSUE_WIDTH=544'b010,C_W_ACCEPT_WIDTH=512'b0100000000000000000000000000000000000000000000000000000000000000101,C_R_ACCEPT_WIDTH=512'b0100000000000000000000000000000001,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.

Elaborating module
<ict106_si_transactor(C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_FAMILY="virtex7",C_SI=0,C_DIR=1,C_NUM_M=1,C_NUM_M_LOG=32'sb0,C_ACCEPTANCE=6'b010,C_ACCEPTANCE_LOG=6'b01,C_ID_WIDTH=2,C_THREAD_ID_WIDTH=32'b0,C_ADDR_WIDTH=32,C_AMESG_WIDTH=15,C_RMESG_WIDTH=515,C_BASE_ID=64'b0,C_HIGH_ID=64'b0,C_IS_INTERCONNECT=1'b0,C_SINGLE_THREAD=1'b0,C_M_PROTOCOL=512'b0,C_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_HIGH_ADDR=16384'b011111111111111111111111111111111,C_TARGET_QUAL=32'b11111111111111111111111111111111,C_M_AXI_SECURE=16'b0,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 305: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 484: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 488: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ict106_mux_enc(C_FAMILY="virtex7",C_RATIO=2,C_SEL_WIDTH=32'sb01,C_DATA_WIDTH=518)>.

Elaborating module
<ict106_si_transactor(C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_FAMILY="virtex7",C_SI=0,C_DIR=0,C_NUM_M=1,C_NUM_M_LOG=32'sb0,C_ACCEPTANCE=6'b100000,C_ACCEPTANCE_LOG=6'b0101,C_ID_WIDTH=2,C_THREAD_ID_WIDTH=32'b0,C_ADDR_WIDTH=32,C_AMESG_WIDTH=15,C_RMESG_WIDTH=3,C_BASE_ID=64'b0,C_HIGH_ID=64'b0,C_IS_INTERCONNECT=1'b0,C_SINGLE_THREAD=1'b0,C_M_PROTOCOL=512'b0,C_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_HIGH_ADDR=16384'b011111111111111111111111111111111,C_TARGET_QUAL=32'b11111111111111111111111111111111,C_M_AXI_SECURE=16'b0,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 305: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 484: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 488: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <ict106_mux_enc(C_FAMILY="virtex7",C_RATIO=2,C_SEL_WIDTH=32'sb01,C_DATA_WIDTH=6)>.

Elaborating module <ict106_splitter(C_NUM_M=2)>.

Elaborating module <ict106_wdata_router(C_FAMILY="virtex7",C_NUM_MASTER_SLOTS=2,C_SELECT_WIDTH=32'sb01,C_WMESG_WIDTH=32'sb01001000001,C_FIFO_DEPTH_LOG=6'b0101)>.

Elaborating module <ict106_axic_reg_srl_fifo(C_FAMILY="virtex7",C_FIFO_WIDTH=32'sb01,C_FIFO_DEPTH_LOG=32'sb0101,C_USE_FULL=1)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" Line 193: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <ict106_ndeep_srl(C_FAMILY="virtex7",C_A_WIDTH=32'sb0101)>.

Elaborating module <SRLC32E>.

Elaborating module
<ict106_si_transactor(C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_FAMILY="virtex7",C_SI=1,C_DIR=1,C_NUM_M=1,C_NUM_M_LOG=32'sb0,C_ACCEPTANCE=6'b010,C_ACCEPTANCE_LOG=6'b01,C_ID_WIDTH=2,C_THREAD_ID_WIDTH=32'b0,C_ADDR_WIDTH=32,C_AMESG_WIDTH=15,C_RMESG_WIDTH=515,C_BASE_ID=64'b01,C_HIGH_ID=64'b01,C_IS_INTERCONNECT=1'b0,C_SINGLE_THREAD=1'b0,C_M_PROTOCOL=512'b0,C_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_HIGH_ADDR=16384'b011111111111111111111111111111111,C_TARGET_QUAL=32'b11111111111111111111111111111111,C_M_AXI_SECURE=16'b0,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 305: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 484: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 488: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module
<ict106_si_transactor(C_MAX_M=16,C_NUM_ADDR_RANGES=16,C_FAMILY="virtex7",C_SI=2,C_DIR=0,C_NUM_M=1,C_NUM_M_LOG=32'sb0,C_ACCEPTANCE=6'b0100,C_ACCEPTANCE_LOG=6'b010,C_ID_WIDTH=2,C_THREAD_ID_WIDTH=32'b0,C_ADDR_WIDTH=32,C_AMESG_WIDTH=15,C_RMESG_WIDTH=3,C_BASE_ID=64'b010,C_HIGH_ID=64'b010,C_IS_INTERCONNECT=1'b0,C_SINGLE_THREAD=1'b0,C_M_PROTOCOL=512'b0,C_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000011000000000000000000000000000000,C_HIGH_ADDR=16384'b011111111111111111111111111111111,C_TARGET_QUAL=32'b11111111111111111111111111111111,C_M_AXI_SECURE=16'b0,C_RANGE_CHECK=0,C_ADDR_DECODE=0,C_DEBUG=0,C_MAX_DEBUG_THREADS=1>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 305: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 484: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v" Line 488: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <ict106_wdata_router(C_FAMILY="virtex7",C_NUM_MASTER_SLOTS=2,C_SELECT_WIDTH=32'sb01,C_WMESG_WIDTH=32'sb01001000001,C_FIFO_DEPTH_LOG=6'b010)>.

Elaborating module <ict106_axic_reg_srl_fifo(C_FAMILY="virtex7",C_FIFO_WIDTH=32'sb01,C_FIFO_DEPTH_LOG=32'sb010,C_USE_FULL=1)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" Line 193: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ict106_ndeep_srl(C_FAMILY="virtex7",C_A_WIDTH=32'sb010)>.

Elaborating module <ict106_addr_decoder(C_FAMILY="virtex7",C_NUM_TARGETS=3,C_NUM_TARGETS_LOG=32'sb010,C_NUM_RANGES=1,C_ADDR_WIDTH=2,C_TARGET_ENC=0,C_TARGET_HOT=1,C_REGION_ENC=0,C_BASE_ADDR=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_HIGH_ADDR=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_TARGET_QUAL=32'b11111111111111111111111111111111,C_RESOLUTION=0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v" Line 213: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <ict106_wdata_mux(C_FAMILY="virtex7",C_NUM_SLAVE_SLOTS=3,C_SELECT_WIDTH=32'sb010,C_WMESG_WIDTH=32'sb01001000001,C_FIFO_DEPTH_LOG=6'b010)>.

Elaborating module <ict106_axic_reg_srl_fifo(C_FAMILY="virtex7",C_FIFO_WIDTH=32'sb010,C_FIFO_DEPTH_LOG=32'sb010,C_USE_FULL=0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" Line 193: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ict106_mux_enc(C_FAMILY="virtex7",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=32'sb01001000001)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1274: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1276: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1279: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1281: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=1,C_AXI_DATA_WIDTH=512,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b01,C_REG_CONFIG_B=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=34,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001000100,C_REG_CONFIG=32'b0)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=5,C_REG_CONFIG=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=518,C_REG_CONFIG=32'b01)>.

Elaborating module <ict106_wdata_mux(C_FAMILY="virtex7",C_NUM_SLAVE_SLOTS=3,C_SELECT_WIDTH=32'sb010,C_WMESG_WIDTH=32'sb01001000001,C_FIFO_DEPTH_LOG=6'b0)>.

Elaborating module <ict106_axic_reg_srl_fifo(C_FAMILY="virtex7",C_FIFO_WIDTH=32'sb010,C_FIFO_DEPTH_LOG=32'sb0,C_USE_FULL=0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v" Line 193: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ict106_ndeep_srl(C_FAMILY="virtex7",C_A_WIDTH=2)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1274: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1276: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1279: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" Line 1281: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <ict106_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=1,C_AXI_DATA_WIDTH=512,C_AXI_SUPPORTS_USER_SIGNALS=1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0111,C_REG_CONFIG_B=32'b0111)>.

Elaborating module <ict106_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=518,C_REG_CONFIG=32'b0111)>.

Elaborating module <ict106_addr_arbiter(C_MAX_S=16,C_FAMILY="virtex7",C_NUM_M=2,C_NUM_S=3,C_NUM_S_LOG=32'sb010,C_MESG_WIDTH=69,C_ARB_PRIORITY=512'b0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" Line 187: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" Line 219: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v" Line 291: Result of 4-bit expression is truncated to fit in 2-bit target.

Elaborating module <ict106_mux_enc(C_FAMILY="virtex7",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=69)>.

Elaborating module <ict106_mux_enc(C_FAMILY="virtex7",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=2)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi4_0_wrapper>.
    Related source file is "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_axi4_0_wrapper.v".
    Summary:
	no macro.
Unit <system_axi4_0_wrapper> synthesized.

Synthesizing Unit <axi_interconnect>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v".
        C_BASEFAMILY = "virtex7"
        C_NUM_SLAVE_SLOTS = 3
        C_NUM_MASTER_SLOTS = 1
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_INTERCONNECT_DATA_WIDTH = 512
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_S_AXI_BASE_ID = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000010111110101111000010000000000000010111110101111000010000000000000101111101011110000100000000
        C_S_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_M_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_INTERCONNECT_ACLK_RATIO = 100000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111000
        C_M_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111110
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_S_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_M_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_M_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_M_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_M_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 0
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 1
        C_DEBUG = 0
        C_S_AXI_DEBUG_SLOT = 0
        C_M_AXI_DEBUG_SLOT = 0
        C_MAX_DEBUG_THREADS = 1
    Set property "syn_keep = 1" for signal <INTERCONNECT_ARESETN>.
    Set property "KEEP = TRUE" for signal <INTERCONNECT_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWID<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1023:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1535:1088>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<127:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<191:136>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WVALID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_BREADY<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<95:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARVALID<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_RREADY<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 1857: Output port <M_AXI_AWREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 1857: Output port <M_AXI_WID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 1857: Output port <M_AXI_ARREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2214: Output port <M_AXI_RESET_OUT_N> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2214: Output port <M_AXI_AWREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2214: Output port <M_AXI_ARREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2338: Output port <S_AXI_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2338: Output port <INTERCONNECT_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2462: Output port <M_AXI_AWREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/axi_interconnect.v" line 2462: Output port <M_AXI_ARREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_interconnect> synthesized.

Synthesizing Unit <ict106_register_slice_bank_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<511:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1023:544>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1535:1088>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<63:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<127:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<191:136>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RDATA<511:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RDATA<1023:544>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RDATA<1535:1088>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_register_slice_bank_1> synthesized.

Synthesizing Unit <ict106_axi_register_slice_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_1> synthesized.

Synthesizing Unit <ict106_axic_register_slice_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 68
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_1> synthesized.

Synthesizing Unit <ict106_axic_register_slice_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 39
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_2> synthesized.

Synthesizing Unit <ict106_axic_register_slice_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 4
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_3> synthesized.

Synthesizing Unit <ict106_axic_register_slice_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 37
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_4> synthesized.

Synthesizing Unit <ict106_axi_register_slice_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 64
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_2> synthesized.

Synthesizing Unit <ict106_axic_register_slice_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 75
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_5> synthesized.

Synthesizing Unit <ict106_axic_register_slice_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 69
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_6> synthesized.

Synthesizing Unit <ict106_register_slice_bank_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_register_slice_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
    Summary:
	no macro.
Unit <ict106_register_slice_bank_2> synthesized.

Synthesizing Unit <ict106_axi_register_slice_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000111
        C_REG_CONFIG_W = 32'b00000000000000000000000000000001
        C_REG_CONFIG_B = 32'b00000000000000000000000000000111
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000111
        C_REG_CONFIG_R = 32'b00000000000000000000000000000001
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_3> synthesized.

Synthesizing Unit <ict106_axic_register_slice_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 69
        C_REG_CONFIG = 32'b00000000000000000000000000000111
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 69-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ict106_axic_register_slice_7> synthesized.

Synthesizing Unit <ict106_axic_register_slice_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 580
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 580-bit register for signal <storage_data1>.
    Found 580-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 1163 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_register_slice_8> synthesized.

Synthesizing Unit <ict106_axic_register_slice_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 5
        C_REG_CONFIG = 32'b00000000000000000000000000000111
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 5-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ict106_axic_register_slice_9> synthesized.

Synthesizing Unit <ict106_axic_register_slice_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 518
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 518-bit register for signal <storage_data1>.
    Found 518-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 1039 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_register_slice_10> synthesized.

Synthesizing Unit <ict106_protocol_conv_bank>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_protocol_conv_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 1
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_IGNORE_RID = 0
        C_AXI_DATA_MAX_WIDTH = 512
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI3_BYPASS = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_protocol_conv_bank> synthesized.

Synthesizing Unit <ict106_converter_bank_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 96'b000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000010111110101111000010000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 96'b000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "si"
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<511:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1023:544>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1535:1088>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<63:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<127:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<191:136>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" line 552: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v" line 552: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ict106_converter_bank_1> synthesized.

Synthesizing Unit <ict106_axi_upsizer_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_AW_REGISTER = 1
        C_M_AXI_W_REGISTER = 7
        C_M_AXI_AR_REGISTER = 1
        C_S_AXI_R_REGISTER = 0
        C_M_AXI_R_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
    Set property "equivalent_register_removal = no" for signal <ARESET>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WSTRB> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_WREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_BREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_RREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BRESP> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WDATA> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WSTRB> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_AWREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_WREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_ARREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WLAST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_BREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 654: Output port <M_AXI_WUSER> of the instance <USE_WRITE.write_data_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 834: Output port <S_AXI_RUSER> of the instance <USE_READ.read_data_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ARESET>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_upsizer_1> synthesized.

Synthesizing Unit <ict106_axi_register_slice_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000111
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000111
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_4> synthesized.

Synthesizing Unit <ict106_axic_register_slice_11>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 68
        C_REG_CONFIG = 32'b00000000000000000000000000000111
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 68-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ict106_axic_register_slice_11> synthesized.

Synthesizing Unit <ict106_axi_register_slice_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 1
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_5> synthesized.

Synthesizing Unit <ict106_axic_register_slice_12>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 64
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_12> synthesized.

Synthesizing Unit <ict106_axic_register_slice_13>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 579
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_13> synthesized.

Synthesizing Unit <ict106_axic_register_slice_14>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 517
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 517-bit register for signal <storage_data1>.
    Found 517-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 1037 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_register_slice_14> synthesized.

Synthesizing Unit <ict106_a_upsizer_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AUSER_WIDTH = 5
        C_AXI_CHANNEL = 0
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
        C_S_AXI_BYTES_LOG = 2
        C_M_AXI_BYTES_LOG = 6
    Found 1-bit register for signal <cmd_push_block>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AVALID_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AID_q>.
    Found 32-bit register for signal <USE_REGISTER.M_AXI_AADDR_q>.
    Found 8-bit register for signal <USE_REGISTER.M_AXI_ALEN_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_ASIZE_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ABURST_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ALOCK_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_ACACHE_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_APROT_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AREGION_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AQOS_q>.
    Found 5-bit register for signal <USE_REGISTER.M_AXI_AUSER_q>.
    Found 1-bit register for signal <queue_id>.
    Found 6-bit adder for signal <cmd_next_word_ii> created at line 568.
    Found 7-bit adder for signal <n0187> created at line 724.
    Found 6-bit 7-to-1 multiplexer for signal <burst_mask> created at line 447.
    Found 8-bit comparator greater for signal <n0026> created at line 553
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <ict106_a_upsizer_1> synthesized.

Synthesizing Unit <ict106_carry_latch_and>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_and.v".
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <ict106_carry_latch_and> synthesized.

Synthesizing Unit <ict106_carry_and>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_and.v".
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <ict106_carry_and> synthesized.

Synthesizing Unit <ict106_comparator>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 1
    Found 3-bit comparator equal for signal <sel> created at line 133
    Summary:
	inferred   1 Comparator(s).
Unit <ict106_comparator> synthesized.

Synthesizing Unit <ict106_carry_or>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_or.v".
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <ict106_carry_or> synthesized.

Synthesizing Unit <ict106_command_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v".
        C_FAMILY = "virtex7"
        C_ENABLE_S_VALID_CARRY = 1
        C_ENABLE_REGISTERED_OUTPUT = 1
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 45
    Found 1-bit register for signal <data_Exists_I>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ict106_command_fifo_1> synthesized.

Synthesizing Unit <ict106_carry_latch_or>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_carry_latch_or.v".
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <ict106_carry_latch_or> synthesized.

Synthesizing Unit <ict106_w_upsizer_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v".
        C_FAMILY = "virtex7"
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_WUSER_WIDTH = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_S_AXI_BYTES_LOG = 2
        C_M_AXI_BYTES_LOG = 6
        C_RATIO = 16
        C_RATIO_LOG = 4
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" line 402: Output port <O> of the instance <USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" line 482: Output port <O> of the instance <USE_FPGA_WORD_COMPLETED.word_complete_rest_stall_inst> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <USE_RTL_CURR_WORD.current_word_q>.
    Found 6-bit register for signal <USE_RTL_CURR_WORD.pre_next_word_q>.
    Found 1-bit register for signal <wrap_buffer_available>.
    Found 1-bit register for signal <M_AXI_WUSER_II>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WLAST_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WUSER_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WVALID_q>.
    Found 1-bit register for signal <USE_RTL_CURR_WORD.first_word_q>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred 1155 Multiplexer(s).
Unit <ict106_w_upsizer_1> synthesized.

Synthesizing Unit <ict106_comparator_sel_static_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v".
        C_FAMILY = "virtex7"
        C_VALUE = 6'b000000
        C_DATA_WIDTH = 6
    Summary:
	no macro.
Unit <ict106_comparator_sel_static_1> synthesized.

Synthesizing Unit <ict106_comparator_sel_static_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel_static.v".
        C_FAMILY = "virtex7"
        C_VALUE = 8'b00000000
        C_DATA_WIDTH = 8
    Summary:
	no macro.
Unit <ict106_comparator_sel_static_2> synthesized.

Synthesizing Unit <ict106_comparator_sel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_comparator_sel.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 6
    Found 1-bit comparator equal for signal <a_local[0]_v_local[0]_equal_4_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[0]_v_local[0]_equal_6_o> created at line 140
    Found 1-bit comparator equal for signal <a_local[1]_v_local[1]_equal_8_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[1]_v_local[1]_equal_10_o> created at line 140
    Found 1-bit comparator equal for signal <a_local[2]_v_local[2]_equal_12_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[2]_v_local[2]_equal_14_o> created at line 140
    Found 1-bit comparator equal for signal <a_local[3]_v_local[3]_equal_16_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[3]_v_local[3]_equal_18_o> created at line 140
    Found 1-bit comparator equal for signal <a_local[4]_v_local[4]_equal_20_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[4]_v_local[4]_equal_22_o> created at line 140
    Found 1-bit comparator equal for signal <a_local[5]_v_local[5]_equal_24_o> created at line 138
    Found 1-bit comparator equal for signal <b_local[5]_v_local[5]_equal_26_o> created at line 140
    Summary:
	inferred  12 Comparator(s).
Unit <ict106_comparator_sel> synthesized.

Synthesizing Unit <ict106_a_upsizer_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AUSER_WIDTH = 5
        C_AXI_CHANNEL = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
        C_S_AXI_BYTES_LOG = 2
        C_M_AXI_BYTES_LOG = 6
    Found 1-bit register for signal <cmd_push_block>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AVALID_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AID_q>.
    Found 32-bit register for signal <USE_REGISTER.M_AXI_AADDR_q>.
    Found 8-bit register for signal <USE_REGISTER.M_AXI_ALEN_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_ASIZE_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ABURST_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ALOCK_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_ACACHE_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_APROT_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AREGION_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AQOS_q>.
    Found 5-bit register for signal <USE_REGISTER.M_AXI_AUSER_q>.
    Found 1-bit register for signal <queue_id>.
    Found 6-bit adder for signal <cmd_next_word_ii> created at line 568.
    Found 6-bit 7-to-1 multiplexer for signal <burst_mask> created at line 447.
    Found 8-bit comparator greater for signal <n0026> created at line 553
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <ict106_a_upsizer_2> synthesized.

Synthesizing Unit <ict106_r_upsizer>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_r_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_S_AXI_REGISTER = 0
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_RUSER_WIDTH = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_S_AXI_BYTES_LOG = 2
        C_M_AXI_BYTES_LOG = 6
        C_RATIO = 16
        C_RATIO_LOG = 4
    Found 6-bit register for signal <current_word_1>.
    Found 6-bit register for signal <pre_next_word_1>.
    Found 1-bit register for signal <wrap_buffer_available>.
    Found 1-bit register for signal <use_wrap_buffer>.
    Found 512-bit register for signal <M_AXI_RDATA_I>.
    Found 1-bit register for signal <rid_wrap_buffer>.
    Found 2-bit register for signal <rresp_wrap_buffer>.
    Found 1-bit register for signal <ruser_wrap_buffer>.
    Found 1-bit register for signal <first_word>.
    Found 992-bit shifter logical right for signal <n0111> created at line 868
    Found 992-bit shifter logical right for signal <n0112> created at line 869
    Summary:
	inferred 531 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ict106_r_upsizer> synthesized.

Synthesizing Unit <ict106_axi_clock_converter_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000000
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shreg_extract = no" for signal <m_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <m_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <s_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_resync>.
    Set property "IOB = FALSE" for signal <interconnect_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <m_axi_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shreg_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shreg_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_aresetn_resync>.
    Found 3-bit register for signal <interconnect_aresetn_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 1-bit register for signal <m_axi_reset_out_n_i>.
    Found 1-bit register for signal <s_axi_reset_out_n_i>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ict106_axi_clock_converter_1> synthesized.

Synthesizing Unit <ict106_axi_upsizer_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_AW_REGISTER = 1
        C_M_AXI_W_REGISTER = 7
        C_M_AXI_AR_REGISTER = 1
        C_S_AXI_R_REGISTER = 0
        C_M_AXI_R_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 0
        C_AXI_SUPPORTS_READ = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
    Set property "equivalent_register_removal = no" for signal <ARESET>.
WARNING:Xst:647 - Input <S_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWADDR> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWLEN> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWSIZE> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWBURST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWLOCK> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWCACHE> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWPROT> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWREGION> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWQOS> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WSTRB> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_WREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_AWVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_BREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_RREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BRESP> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WDATA> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WSTRB> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_AWREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_WREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_ARREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WLAST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_BREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 834: Output port <S_AXI_RUSER> of the instance <USE_READ.read_data_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M_AXI_AWREGION> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ARESET>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_upsizer_2> synthesized.

Synthesizing Unit <ict106_axi_register_slice_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000111
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_6> synthesized.

Synthesizing Unit <ict106_axi_clock_converter_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000000
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 0
        C_AXI_SUPPORTS_READ = 1
    Set property "shreg_extract = no" for signal <m_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <m_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <s_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_resync>.
    Set property "IOB = FALSE" for signal <interconnect_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <m_axi_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shreg_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shreg_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
WARNING:Xst:647 - Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <interconnect_aresetn_resync>.
    Found 3-bit register for signal <interconnect_aresetn_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 1-bit register for signal <m_axi_reset_out_n_i>.
    Found 1-bit register for signal <s_axi_reset_out_n_i>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ict106_axi_clock_converter_2> synthesized.

Synthesizing Unit <ict106_axi_upsizer_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000001000000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_AW_REGISTER = 1
        C_M_AXI_W_REGISTER = 7
        C_M_AXI_AR_REGISTER = 1
        C_S_AXI_R_REGISTER = 0
        C_M_AXI_R_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 0
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
    Set property "equivalent_register_removal = no" for signal <ARESET>.
WARNING:Xst:647 - Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RRESP> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WDATA> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WSTRB> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARADDR> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARLEN> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARSIZE> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARBURST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARLOCK> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARCACHE> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARPROT> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARREGION> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARQOS> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARUSER> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_WREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_BVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <S_AXI_RVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WLAST> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_WVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_BREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_ARVALID> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 339: Output port <M_AXI_RREADY> of the instance <si_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BRESP> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RDATA> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RRESP> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WDATA> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WSTRB> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARADDR> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLEN> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARSIZE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARBURST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARLOCK> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARCACHE> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARPROT> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARREGION> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARQOS> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_AWREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_WREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_BVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_ARREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RLAST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <S_AXI_RVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_AWVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WLAST> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_WVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_BREADY> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 445: Output port <M_AXI_ARVALID> of the instance <mi_register_slice_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_upsizer.v" line 654: Output port <M_AXI_WUSER> of the instance <USE_WRITE.write_data_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M_AXI_ARREGION> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ARESET>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_upsizer_3> synthesized.

Synthesizing Unit <ict106_axi_register_slice_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 64
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000111
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_7> synthesized.

Synthesizing Unit <ict106_axi_register_slice_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_8> synthesized.

Synthesizing Unit <ict106_axic_register_slice_15>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 517
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_15> synthesized.

Synthesizing Unit <ict106_a_upsizer_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_a_upsizer.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000001000000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AUSER_WIDTH = 5
        C_AXI_CHANNEL = 0
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_SINGLE_THREAD = 1
        C_S_AXI_BYTES_LOG = 3
        C_M_AXI_BYTES_LOG = 6
    Found 1-bit register for signal <cmd_push_block>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AVALID_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_AID_q>.
    Found 32-bit register for signal <USE_REGISTER.M_AXI_AADDR_q>.
    Found 8-bit register for signal <USE_REGISTER.M_AXI_ALEN_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_ASIZE_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ABURST_q>.
    Found 2-bit register for signal <USE_REGISTER.M_AXI_ALOCK_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_ACACHE_q>.
    Found 3-bit register for signal <USE_REGISTER.M_AXI_APROT_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AREGION_q>.
    Found 4-bit register for signal <USE_REGISTER.M_AXI_AQOS_q>.
    Found 5-bit register for signal <USE_REGISTER.M_AXI_AUSER_q>.
    Found 1-bit register for signal <queue_id>.
    Found 6-bit adder for signal <cmd_next_word_ii> created at line 568.
    Found 7-bit adder for signal <wrap_addr_aligned> created at line 724.
    Found 6-bit 5-to-1 multiplexer for signal <S_AXI_ASIZE[2]_GND_60_o_wide_mux_5_OUT> created at line 367.
    Found 8-bit 5-to-1 multiplexer for signal <S_AXI_ASIZE[2]_GND_60_o_wide_mux_7_OUT> created at line 401.
    Found 6-bit 7-to-1 multiplexer for signal <S_AXI_ASIZE[2]_mask_help_vector[6]_wide_mux_11_OUT> created at line 447.
    Found 7-bit 8-to-1 multiplexer for signal <burst_mask> created at line 473.
    Found 8-bit comparator greater for signal <n0027> created at line 553
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <ict106_a_upsizer_3> synthesized.

Synthesizing Unit <ict106_command_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_command_fifo.v".
        C_FAMILY = "virtex7"
        C_ENABLE_S_VALID_CARRY = 1
        C_ENABLE_REGISTERED_OUTPUT = 1
        C_FIFO_DEPTH_LOG = 5
        C_FIFO_WIDTH = 46
    Found 1-bit register for signal <data_Exists_I>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ict106_command_fifo_2> synthesized.

Synthesizing Unit <ict106_w_upsizer_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v".
        C_FAMILY = "virtex7"
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000000001000000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_REGISTER = 1
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_WUSER_WIDTH = 1
        C_PACKING_LEVEL = 1
        C_SUPPORT_BURSTS = 1
        C_S_AXI_BYTES_LOG = 3
        C_M_AXI_BYTES_LOG = 6
        C_RATIO = 8
        C_RATIO_LOG = 3
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" line 402: Output port <O> of the instance <USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_w_upsizer.v" line 482: Output port <O> of the instance <USE_FPGA_WORD_COMPLETED.word_complete_rest_stall_inst> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <USE_RTL_CURR_WORD.current_word_q>.
    Found 6-bit register for signal <USE_RTL_CURR_WORD.pre_next_word_q>.
    Found 1-bit register for signal <wrap_buffer_available>.
    Found 1-bit register for signal <M_AXI_WUSER_II>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WLAST_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WUSER_q>.
    Found 1-bit register for signal <USE_REGISTER.M_AXI_WVALID_q>.
    Found 1-bit register for signal <USE_RTL_CURR_WORD.first_word_q>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred 1155 Multiplexer(s).
Unit <ict106_w_upsizer_2> synthesized.

Synthesizing Unit <ict106_axi_clock_converter_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_S_AXI_ACLK_RATIO = 32'b00001011111010111100001000000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000000
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 0
    Set property "shreg_extract = no" for signal <m_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <m_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <s_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_resync>.
    Set property "IOB = FALSE" for signal <interconnect_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <m_axi_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shreg_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shreg_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
WARNING:Xst:647 - Input <S_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARREGION> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LOCAL_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <m_axi_aresetn_resync>.
    Found 3-bit register for signal <s_axi_aresetn_resync>.
    Found 3-bit register for signal <interconnect_aresetn_resync>.
    Found 3-bit register for signal <interconnect_aresetn_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 3-bit register for signal <m_axi_aresetn_pipe>.
    Found 3-bit register for signal <s_axi_aresetn_pipe>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal M_AXI_ACLK may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <ict106_axi_clock_converter_3> synthesized.

Synthesizing Unit <ict106_axic_sample_cycle_ratio>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sample_cycle_ratio.v".
        C_RATIO = 2
    Set property "shreg_extract = no" for signal <sample_cycle_r>.
    Found 1-bit register for signal <posedge_finder_first>.
    Found 1-bit register for signal <posedge_finder_second>.
    Found 1-bit register for signal <sample_cycle_r>.
    Found 1-bit register for signal <slow_aclk_div2>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ict106_axic_sample_cycle_ratio> synthesized.

Synthesizing Unit <ict106_axic_sync_clock_converter_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v".
        C_FAMILY = "virtex7"
        C_PAYLOAD_WIDTH = 68
        C_S_ACLK_RATIO = 2
        C_M_ACLK_RATIO = 1
        C_MODE = 0
WARNING:Xst:647 - Input <SAMPLE_CYCLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_sync_clock_converter.m_areset_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_tready_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.m_tvalid_r>.
    Found 68-bit register for signal <gen_sync_clock_converter.m_tpayload_r>.
    Found 2-bit register for signal <gen_sync_clock_converter.state>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_areset_r>.
    Found finite state machine <FSM_3> for signal <gen_sync_clock_converter.state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | M_ACLK (rising_edge)                           |
    | Reset              | gen_sync_clock_converter.m_areset_r (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <gen_sync_clock_converter.m_tstorage_r<1:68>> (without init value) have a constant value of 0 in block <ict106_axic_sync_clock_converter_1>.
    WARNING:Xst:2404 -  FFs/Latches <gen_sync_clock_converter.m_tready_hold<0:0>> (without init value) have a constant value of 0 in block <ict106_axic_sync_clock_converter_1>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_sync_clock_converter_1> synthesized.

Synthesizing Unit <ict106_axic_sync_clock_converter_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v".
        C_FAMILY = "virtex7"
        C_PAYLOAD_WIDTH = 578
        C_S_ACLK_RATIO = 2
        C_M_ACLK_RATIO = 1
        C_MODE = 1
WARNING:Xst:647 - Input <SAMPLE_CYCLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_sync_clock_converter.m_areset_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_tready_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.m_tvalid_r>.
    Found 578-bit register for signal <gen_sync_clock_converter.m_tpayload_r>.
    Found 578-bit register for signal <gen_sync_clock_converter.m_tstorage_r>.
    Found 2-bit register for signal <gen_sync_clock_converter.state>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_areset_r>.
    Found finite state machine <FSM_4> for signal <gen_sync_clock_converter.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | M_ACLK (rising_edge)                           |
    | Reset              | gen_sync_clock_converter.m_areset_r (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <gen_sync_clock_converter.m_tready_hold<0:0>> (without init value) have a constant value of 0 in block <ict106_axic_sync_clock_converter_2>.
    Summary:
	inferred 1160 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_sync_clock_converter_2> synthesized.

Synthesizing Unit <ict106_axic_sync_clock_converter_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_sync_clock_converter.v".
        C_FAMILY = "virtex7"
        C_PAYLOAD_WIDTH = 4
        C_S_ACLK_RATIO = 1
        C_M_ACLK_RATIO = 2
        C_MODE = 0
WARNING:Xst:647 - Input <SAMPLE_CYCLE_EARLY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_sync_clock_converter.m_areset_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_tready_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.m_tvalid_r>.
    Found 1-bit register for signal <gen_sync_clock_converter.m_tready_hold>.
    Found 4-bit register for signal <gen_sync_clock_converter.m_tpayload_r>.
    Found 2-bit register for signal <gen_sync_clock_converter.state>.
    Found 1-bit register for signal <gen_sync_clock_converter.s_areset_r>.
    Found finite state machine <FSM_5> for signal <gen_sync_clock_converter.state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | S_ACLK (rising_edge)                           |
    | Reset              | gen_sync_clock_converter.s_areset_r (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <gen_sync_clock_converter.m_tstorage_r<1:4>> (without init value) have a constant value of 0 in block <ict106_axic_sync_clock_converter_3>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_sync_clock_converter_3> synthesized.

Synthesizing Unit <ict106_converter_bank_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_converter_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_S_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "mi"
    Summary:
	no macro.
Unit <ict106_converter_bank_2> synthesized.

Synthesizing Unit <ict106_axi_clock_converter_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_clock_converter.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000000
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shreg_extract = no" for signal <m_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <m_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_resync>.
    Set property "IOB = FALSE" for signal <s_axi_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_resync>.
    Set property "IOB = FALSE" for signal <interconnect_aresetn_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_aresetn_resync>.
    Set property "shreg_extract = no" for signal <interconnect_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <m_axi_aresetn_pipe>.
    Set property "shreg_extract = no" for signal <s_axi_aresetn_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shreg_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shreg_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_aresetn_resync>.
    Found 3-bit register for signal <interconnect_aresetn_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 1-bit register for signal <m_axi_reset_out_n_i>.
    Found 1-bit register for signal <s_axi_reset_out_n_i>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ict106_axi_clock_converter_4> synthesized.

Synthesizing Unit <ict106_data_fifo_bank_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_AXI_DATA_WIDTH = 96'b000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_data_fifo_bank_1> synthesized.

Synthesizing Unit <ict106_axi_data_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axi_data_fifo_1> synthesized.

Synthesizing Unit <ict106_axi_data_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axi_data_fifo_2> synthesized.

Synthesizing Unit <ict106_axi_data_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512
        C_AXI_WRITE_FIFO_TYPE = "bram"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:37 - Detected unknown constraint/property "xilinx_generatecore". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <DOUT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXI_WID> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TDATA> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TSTRB> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TKEEP> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TID> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TDEST> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TUSER> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_WR_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_RD_DATA_COUNT> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <FULL> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <ALMOST_FULL> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <WR_ACK> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <EMPTY> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <ALMOST_EMPTY> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <VALID> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <PROG_FULL> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <PROG_EMPTY> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <S_AXIS_TREADY> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TVALID> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <M_AXIS_TLAST> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AW_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_W_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_B_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_AR_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXI_R_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_SBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_DBITERR> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_OVERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v" line 1395: Output port <AXIS_UNDERFLOW> of the instance <gen_fifo.fifo_gen_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ict106_axi_data_fifo_3> synthesized.

Synthesizing Unit <ict106_data_fifo_bank_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_data_fifo_bank.v".
        C_FAMILY = "virtex7"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 512
        C_AXI_DATA_WIDTH = 32'b00000000000000000000001000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <ict106_data_fifo_bank_2> synthesized.

Synthesizing Unit <ict106_axi_data_fifo_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_data_fifo.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axi_data_fifo_4> synthesized.

Synthesizing Unit <ict106_axi_crossbar>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_crossbar.v".
        C_MAX_S = 16
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_NUM_SLAVE_SLOTS = 3
        C_NUM_MASTER_SLOTS = 1
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 512
        C_AXI_DATA_MAX_WIDTH = 512
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111
        C_INTERCONNECT_R_REGISTER = 0
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 1
        C_W_ISSUE_WIDTH = 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_R_ISSUE_WIDTH = 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_W_ACCEPT_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000101
        C_R_ACCEPT_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
    Summary:
	no macro.
Unit <ict106_axi_crossbar> synthesized.

Synthesizing Unit <ict106_crossbar>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v".
        C_MAX_S = 16
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_NUM_SLAVE_SLOTS = 3
        C_NUM_MASTER_SLOTS = 1
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 512
        C_AXI_DATA_MAX_WIDTH = 512
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111101
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111011
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 5
        C_AXI_ARUSER_WIDTH = 5
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000100000
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_W_ISSUE_WIDTH = 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_R_ISSUE_WIDTH = 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_W_ACCEPT_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000101
        C_R_ACCEPT_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWID<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<1023:512>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WVALID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_BREADY<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<95:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARVALID<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_RREADY<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 914: Output port <DEBUG_R_BEAT_CNT> of the instance <gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 914: Output port <S_RLAST> of the instance <gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 914: Output port <DEBUG_R_BEAT_CNT> of the instance <gen_crossbar.gen_slave_slots[2].gen_si_write.si_transactor_aw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 914: Output port <S_RLAST> of the instance <gen_crossbar.gen_slave_slots[2].gen_si_write.si_transactor_aw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1077: Output port <REGION> of the instance <gen_crossbar.gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1124: Output port <REGION> of the instance <gen_crossbar.gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWID> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWADDR> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWLEN> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWSIZE> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWBURST> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWLOCK> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWCACHE> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWPROT> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWREGION> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWQOS> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWUSER> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WID> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARID> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARADDR> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARLEN> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARSIZE> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARBURST> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARLOCK> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARCACHE> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARPROT> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARREGION> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARQOS> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARUSER> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <S_AXI_AWREADY> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <S_AXI_ARREADY> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWVALID> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARVALID> of the instance <gen_crossbar.gen_master_slots[0].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1077: Output port <REGION> of the instance <gen_crossbar.gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1124: Output port <REGION> of the instance <gen_crossbar.gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWADDR> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWLEN> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWSIZE> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWBURST> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWLOCK> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWCACHE> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWPROT> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWREGION> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWQOS> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWUSER> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WDATA> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WSTRB> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WUSER> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARADDR> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARLEN> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARSIZE> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARBURST> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARLOCK> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARCACHE> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARPROT> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARREGION> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARQOS> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARUSER> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <S_AXI_AWREADY> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <S_AXI_ARREADY> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_AWVALID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WLAST> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_WVALID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_BREADY> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_ARVALID> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_crossbar.v" line 1311: Output port <M_AXI_RREADY> of the instance <gen_crossbar.gen_master_slots[1].reg_slice_mi> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <w_issuing_cnt<7>>.
    Found 1-bit register for signal <w_issuing_cnt<6>>.
    Found 1-bit register for signal <w_issuing_cnt<5>>.
    Found 1-bit register for signal <w_issuing_cnt<4>>.
    Found 1-bit register for signal <w_issuing_cnt<3>>.
    Found 1-bit register for signal <w_issuing_cnt<2>>.
    Found 1-bit register for signal <w_issuing_cnt<1>>.
    Found 1-bit register for signal <w_issuing_cnt<0>>.
    Found 1-bit register for signal <r_issuing_cnt<7>>.
    Found 1-bit register for signal <r_issuing_cnt<6>>.
    Found 1-bit register for signal <r_issuing_cnt<5>>.
    Found 1-bit register for signal <r_issuing_cnt<4>>.
    Found 1-bit register for signal <r_issuing_cnt<3>>.
    Found 1-bit register for signal <r_issuing_cnt<2>>.
    Found 1-bit register for signal <r_issuing_cnt<1>>.
    Found 1-bit register for signal <r_issuing_cnt<0>>.
    Found 1-bit register for signal <w_issuing_cnt<15>>.
    Found 1-bit register for signal <w_issuing_cnt<14>>.
    Found 1-bit register for signal <w_issuing_cnt<13>>.
    Found 1-bit register for signal <w_issuing_cnt<12>>.
    Found 1-bit register for signal <w_issuing_cnt<11>>.
    Found 1-bit register for signal <w_issuing_cnt<10>>.
    Found 1-bit register for signal <w_issuing_cnt<9>>.
    Found 1-bit register for signal <w_issuing_cnt<8>>.
    Found 1-bit register for signal <r_issuing_cnt<15>>.
    Found 1-bit register for signal <r_issuing_cnt<14>>.
    Found 1-bit register for signal <r_issuing_cnt<13>>.
    Found 1-bit register for signal <r_issuing_cnt<12>>.
    Found 1-bit register for signal <r_issuing_cnt<11>>.
    Found 1-bit register for signal <r_issuing_cnt<10>>.
    Found 1-bit register for signal <r_issuing_cnt<9>>.
    Found 1-bit register for signal <r_issuing_cnt<8>>.
    Found 1-bit register for signal <reset>.
    Found 2-bit subtractor for signal <n0550> created at line 1276.
    Found 2-bit subtractor for signal <n0552> created at line 1281.
    Found 3-bit adder for signal <w_issuing_cnt[2]_GND_78_o_add_72_OUT> created at line 1274.
    Found 3-bit adder for signal <r_issuing_cnt[2]_GND_78_o_add_75_OUT> created at line 1279.
    Found 3-bit subtractor for signal <GND_78_o_GND_78_o_sub_75_OUT<2:0>> created at line 1276.
    Found 3-bit subtractor for signal <GND_78_o_GND_78_o_sub_78_OUT<2:0>> created at line 1281.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal reset may hinder XST clustering optimizations.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ict106_crossbar> synthesized.

Synthesizing Unit <ict106_si_transactor_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v".
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_SI = 0
        C_DIR = 1
        C_NUM_M = 1
        C_NUM_M_LOG = 0
        C_ACCEPTANCE = 2
        C_ACCEPTANCE_LOG = 1
        C_ID_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_AMESG_WIDTH = 15
        C_RMESG_WIDTH = 515
        C_THREAD_ID_WIDTH = 0
        C_BASE_ID = 64'b0000000000000000000000000000000000000000000000000000000000000000
        C_HIGH_ID = 64'b0000000000000000000000000000000000000000000000000000000000000000
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_IS_INTERCONNECT = 1'b0
        C_TARGET_QUAL = 32'b11111111111111111111111111111111
        C_M_AXI_SECURE = 16'b0000000000000000
        C_SINGLE_THREAD = 0
        C_M_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
WARNING:Xst:647 - Input <S_ABURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_A_TRANS_SEQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_single_thread.active_target_enc>.
    Found 2-bit register for signal <gen_single_thread.active_target_hot>.
    Found 4-bit register for signal <gen_single_thread.active_region>.
    Found 2-bit register for signal <gen_single_thread.accept_cnt>.
    Found 2-bit adder for signal <gen_single_thread.accept_cnt[1]_GND_79_o_add_35_OUT> created at line 484.
    Found 2-bit subtractor for signal <GND_79_o_GND_79_o_sub_39_OUT<1:0>> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <ict106_si_transactor_1> synthesized.

Synthesizing Unit <ict106_mux_enc_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v".
        C_FAMILY = "virtex7"
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 518
    Summary:
	no macro.
Unit <ict106_mux_enc_1> synthesized.

Synthesizing Unit <ict106_si_transactor_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v".
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_SI = 0
        C_DIR = 0
        C_NUM_M = 1
        C_NUM_M_LOG = 0
        C_ACCEPTANCE = 32
        C_ACCEPTANCE_LOG = 5
        C_ID_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_AMESG_WIDTH = 15
        C_RMESG_WIDTH = 3
        C_THREAD_ID_WIDTH = 0
        C_BASE_ID = 64'b0000000000000000000000000000000000000000000000000000000000000000
        C_HIGH_ID = 64'b0000000000000000000000000000000000000000000000000000000000000000
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_IS_INTERCONNECT = 1'b0
        C_TARGET_QUAL = 32'b11111111111111111111111111111111
        C_M_AXI_SECURE = 16'b0000000000000000
        C_SINGLE_THREAD = 0
        C_M_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
WARNING:Xst:647 - Input <S_ABURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_A_TRANS_SEQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_single_thread.active_target_enc>.
    Found 2-bit register for signal <gen_single_thread.active_target_hot>.
    Found 4-bit register for signal <gen_single_thread.active_region>.
    Found 6-bit register for signal <gen_single_thread.accept_cnt>.
    Found 6-bit adder for signal <gen_single_thread.accept_cnt[5]_GND_81_o_add_35_OUT> created at line 484.
    Found 6-bit subtractor for signal <GND_81_o_GND_81_o_sub_39_OUT<5:0>> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <ict106_si_transactor_2> synthesized.

Synthesizing Unit <ict106_mux_enc_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v".
        C_FAMILY = "virtex7"
        C_RATIO = 2
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 6
    Summary:
	no macro.
Unit <ict106_mux_enc_2> synthesized.

Synthesizing Unit <ict106_splitter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_splitter.v".
        C_NUM_M = 2
    Found 2-bit register for signal <m_ready_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ict106_splitter> synthesized.

Synthesizing Unit <ict106_wdata_router_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v".
        C_FAMILY = "virtex7"
        C_WMESG_WIDTH = 577
        C_NUM_MASTER_SLOTS = 2
        C_SELECT_WIDTH = 1
        C_FIFO_DEPTH_LOG = 5
    Summary:
	no macro.
Unit <ict106_wdata_router_1> synthesized.

Synthesizing Unit <ict106_axic_reg_srl_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v".
        C_FAMILY = "virtex7"
        C_FIFO_WIDTH = 1
        C_MAX_CTRL_FANOUT = 33
        C_FIFO_DEPTH_LOG = 5
        C_USE_FULL = 1
    Set property "syn_keep = 1" for signal <fifoaddr>.
    Set property "syn_keep = 1" for signal <_n0063>.
    Found 1-bit register for signal <storage_data1>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <m_valid_i>.
    Found 5-bit register for signal <fifoaddr>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | areset_d1 (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_85_o_GND_85_o_sub_25_OUT> created at line 195.
    Found 6-bit adder for signal <n0081[5:0]> created at line 194.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_reg_srl_fifo_1> synthesized.

Synthesizing Unit <ict106_ndeep_srl_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v".
        C_FAMILY = "virtex7"
        C_A_WIDTH = 5
    Summary:
	no macro.
Unit <ict106_ndeep_srl_1> synthesized.

Synthesizing Unit <ict106_si_transactor_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v".
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_SI = 1
        C_DIR = 1
        C_NUM_M = 1
        C_NUM_M_LOG = 0
        C_ACCEPTANCE = 2
        C_ACCEPTANCE_LOG = 1
        C_ID_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_AMESG_WIDTH = 15
        C_RMESG_WIDTH = 515
        C_THREAD_ID_WIDTH = 0
        C_BASE_ID = 64'b0000000000000000000000000000000000000000000000000000000000000001
        C_HIGH_ID = 64'b0000000000000000000000000000000000000000000000000000000000000001
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_IS_INTERCONNECT = 1'b0
        C_TARGET_QUAL = 32'b11111111111111111111111111111111
        C_M_AXI_SECURE = 16'b0000000000000000
        C_SINGLE_THREAD = 0
        C_M_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
WARNING:Xst:647 - Input <S_ABURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_A_TRANS_SEQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_single_thread.active_target_enc>.
    Found 2-bit register for signal <gen_single_thread.active_target_hot>.
    Found 4-bit register for signal <gen_single_thread.active_region>.
    Found 2-bit register for signal <gen_single_thread.accept_cnt>.
    Found 2-bit adder for signal <gen_single_thread.accept_cnt[1]_GND_88_o_add_35_OUT> created at line 484.
    Found 2-bit subtractor for signal <GND_88_o_GND_88_o_sub_39_OUT<1:0>> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <ict106_si_transactor_3> synthesized.

Synthesizing Unit <ict106_si_transactor_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_si_transactor.v".
        C_MAX_M = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "virtex7"
        C_SI = 2
        C_DIR = 0
        C_NUM_M = 1
        C_NUM_M_LOG = 0
        C_ACCEPTANCE = 4
        C_ACCEPTANCE_LOG = 2
        C_ID_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_AMESG_WIDTH = 15
        C_RMESG_WIDTH = 3
        C_THREAD_ID_WIDTH = 0
        C_BASE_ID = 64'b0000000000000000000000000000000000000000000000000000000000000010
        C_HIGH_ID = 64'b0000000000000000000000000000000000000000000000000000000000000010
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001100000000000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111
1111111
        C_IS_INTERCONNECT = 1'b0
        C_TARGET_QUAL = 32'b11111111111111111111111111111111
        C_M_AXI_SECURE = 16'b0000000000000000
        C_SINGLE_THREAD = 0
        C_M_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_RANGE_CHECK = 0
        C_ADDR_DECODE = 0
        C_DEBUG = 0
        C_MAX_DEBUG_THREADS = 1
WARNING:Xst:647 - Input <S_ABURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_A_TRANS_SEQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_single_thread.active_target_enc>.
    Found 2-bit register for signal <gen_single_thread.active_target_hot>.
    Found 4-bit register for signal <gen_single_thread.active_region>.
    Found 3-bit register for signal <gen_single_thread.accept_cnt>.
    Found 3-bit adder for signal <gen_single_thread.accept_cnt[2]_GND_89_o_add_35_OUT> created at line 484.
    Found 3-bit subtractor for signal <GND_89_o_GND_89_o_sub_39_OUT<2:0>> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <ict106_si_transactor_4> synthesized.

Synthesizing Unit <ict106_wdata_router_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_router.v".
        C_FAMILY = "virtex7"
        C_WMESG_WIDTH = 577
        C_NUM_MASTER_SLOTS = 2
        C_SELECT_WIDTH = 1
        C_FIFO_DEPTH_LOG = 2
    Summary:
	no macro.
Unit <ict106_wdata_router_2> synthesized.

Synthesizing Unit <ict106_axic_reg_srl_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v".
        C_FAMILY = "virtex7"
        C_FIFO_WIDTH = 1
        C_MAX_CTRL_FANOUT = 33
        C_FIFO_DEPTH_LOG = 2
        C_USE_FULL = 1
    Set property "syn_keep = 1" for signal <fifoaddr>.
    Set property "syn_keep = 1" for signal <_n0063>.
    Found 1-bit register for signal <storage_data1>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <fifoaddr>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | areset_d1 (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_91_o_GND_91_o_sub_25_OUT> created at line 195.
    Found 3-bit adder for signal <n0081[2:0]> created at line 194.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_reg_srl_fifo_2> synthesized.

Synthesizing Unit <ict106_ndeep_srl_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v".
        C_FAMILY = "virtex7"
        C_A_WIDTH = 2
    Summary:
	no macro.
Unit <ict106_ndeep_srl_2> synthesized.

Synthesizing Unit <ict106_addr_decoder>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_decoder.v".
        C_MAX_M = 16
        C_FAMILY = "virtex7"
        C_NUM_TARGETS = 3
        C_NUM_TARGETS_LOG = 2
        C_NUM_RANGES = 1
        C_ADDR_WIDTH = 2
        C_TARGET_ENC = 0
        C_TARGET_HOT = 1
        C_REGION_ENC = 0
        C_BASE_ADDR =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_HIGH_ADDR =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_TARGET_QUAL = 32'b11111111111111111111111111111111
        C_RESOLUTION = 0
        C_COMPARATOR_THRESHOLD = 6
    Summary:
	inferred   1 Multiplexer(s).
Unit <ict106_addr_decoder> synthesized.

Synthesizing Unit <ict106_wdata_mux_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v".
        C_FAMILY = "virtex7"
        C_WMESG_WIDTH = 577
        C_NUM_SLAVE_SLOTS = 3
        C_SELECT_WIDTH = 2
        C_FIFO_DEPTH_LOG = 2
    Summary:
	no macro.
Unit <ict106_wdata_mux_1> synthesized.

Synthesizing Unit <ict106_axic_reg_srl_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v".
        C_FAMILY = "virtex7"
        C_FIFO_WIDTH = 2
        C_MAX_CTRL_FANOUT = 33
        C_FIFO_DEPTH_LOG = 2
        C_USE_FULL = 0
    Set property "syn_keep = 1" for signal <fifoaddr>.
    Set property "syn_keep = 1" for signal <_n0054>.
    Found 2-bit register for signal <storage_data1>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <fifoaddr>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | areset_d1 (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_95_o_GND_95_o_sub_29_OUT> created at line 195.
    Found 3-bit adder for signal <n0076[2:0]> created at line 194.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_reg_srl_fifo_3> synthesized.

Synthesizing Unit <ict106_mux_enc_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v".
        C_FAMILY = "virtex7"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 577
    Summary:
	no macro.
Unit <ict106_mux_enc_3> synthesized.

Synthesizing Unit <ict106_axi_register_slice_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 1
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000111
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000001
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_9> synthesized.

Synthesizing Unit <ict106_axic_register_slice_16>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 34
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_16> synthesized.

Synthesizing Unit <ict106_axic_register_slice_17>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 580
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ict106_axic_register_slice_17> synthesized.

Synthesizing Unit <ict106_axic_register_slice_18>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 5
        C_REG_CONFIG = 32'b00000000000000000000000000000111
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 5-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ict106_axic_register_slice_18> synthesized.

Synthesizing Unit <ict106_axic_register_slice_19>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 518
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 518-bit register for signal <storage_data1>.
    Found 518-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 1039 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_register_slice_19> synthesized.

Synthesizing Unit <ict106_wdata_mux_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_wdata_mux.v".
        C_FAMILY = "virtex7"
        C_WMESG_WIDTH = 577
        C_NUM_SLAVE_SLOTS = 3
        C_SELECT_WIDTH = 2
        C_FIFO_DEPTH_LOG = 0
    Summary:
	no macro.
Unit <ict106_wdata_mux_2> synthesized.

Synthesizing Unit <ict106_axic_reg_srl_fifo_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_reg_srl_fifo.v".
        C_FAMILY = "virtex7"
        C_FIFO_WIDTH = 2
        C_MAX_CTRL_FANOUT = 33
        C_FIFO_DEPTH_LOG = 0
        C_USE_FULL = 0
    Set property "syn_keep = 1" for signal <fifoaddr>.
    Set property "syn_keep = 1" for signal <_n0054>.
    Found 2-bit register for signal <storage_data1>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <fifoaddr>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | areset_d1 (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_103_o_GND_103_o_sub_29_OUT> created at line 195.
    Found 3-bit adder for signal <n0076[2:0]> created at line 194.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ict106_axic_reg_srl_fifo_4> synthesized.

Synthesizing Unit <ict106_ndeep_srl_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_ndeep_srl.v".
        C_FAMILY = "virtex7"
        C_A_WIDTH = 2
    Summary:
	no macro.
Unit <ict106_ndeep_srl_3> synthesized.

Synthesizing Unit <ict106_axi_register_slice_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 1
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000111
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000111
    Set property "shreg_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ict106_axi_register_slice_10> synthesized.

Synthesizing Unit <ict106_axic_register_slice_20>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 518
        C_REG_CONFIG = 32'b00000000000000000000000000000111
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 518-bit register for signal <storage_data1>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred 522 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ict106_axic_register_slice_20> synthesized.

Synthesizing Unit <ict106_addr_arbiter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_addr_arbiter.v".
        C_MAX_S = 16
        C_FAMILY = "virtex7"
        C_NUM_S = 3
        C_NUM_S_LOG = 2
        C_NUM_M = 2
        C_MESG_WIDTH = 69
        C_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <m_valid_i>.
    Found 3-bit register for signal <s_ready_i>.
    Found 3-bit register for signal <grant_hot>.
    Found 1-bit register for signal <any_grant>.
    Found 2-bit register for signal <m_grant_enc_i>.
    Found 3-bit register for signal <last_rr_hot>.
    Found 2-bit register for signal <m_target_hot_i>.
    Found 69-bit register for signal <m_mesg_i>.
    Found 3-bit register for signal <qual_reg>.
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ict106_addr_arbiter> synthesized.

Synthesizing Unit <ict106_mux_enc_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v".
        C_FAMILY = "virtex7"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 69
    Summary:
	no macro.
Unit <ict106_mux_enc_4> synthesized.

Synthesizing Unit <ict106_mux_enc_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/hdl/verilog/ict106_mux_enc.v".
        C_FAMILY = "virtex7"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 2
    Summary:
	no macro.
Unit <ict106_mux_enc_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 2
 3-bit adder                                           : 5
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 5
 6-bit adder                                           : 5
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Registers                                            : 292
 1-bit register                                        : 156
 2-bit register                                        : 43
 3-bit register                                        : 31
 32-bit register                                       : 4
 4-bit register                                        : 13
 5-bit register                                        : 8
 512-bit register                                      : 2
 517-bit register                                      : 4
 518-bit register                                      : 5
 578-bit register                                      : 2
 580-bit register                                      : 2
 6-bit register                                        : 9
 68-bit register                                       : 5
 69-bit register                                       : 4
 8-bit register                                        : 4
# Comparators                                          : 56
 1-bit comparator equal                                : 48
 3-bit comparator equal                                : 4
 8-bit comparator greater                              : 4
# Multiplexers                                         : 2450
 1-bit 2-to-1 multiplexer                              : 2351
 2-bit 2-to-1 multiplexer                              : 12
 3-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 22
 45-bit 2-to-1 multiplexer                             : 3
 46-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 26
 6-bit 5-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 4
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 16
 8-bit 5-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 992-bit shifter logical right                         : 4
# FSMs                                                 : 12
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell 'system_axi4_0_wrapper_fifo_generator_v9_1' of
   component 'system_axi4_0_wrapper_fifo_generator_v9_1' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi4_0_wrapper_fifo_generator_v9_1'...
Generating implementation netlist for
'system_axi4_0_wrapper_fifo_generator_v9_1'...
INFO:sim - Pre-processing HDL files for
   'system_axi4_0_wrapper_fifo_generator_v9_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi4_0_wrapper_fifo_generator_v9_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi4_0_wrapper_fifo_generator_v9_1'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system_axi4_0_wrapper_fifo_generator_v9_1.ngc>.
Loading core <system_axi4_0_wrapper_fifo_generator_v9_1> for timing and area information for instance <gen_fifo.fifo_gen_inst>.
WARNING:Xst:2404 -  FFs/Latches <gen_single_thread.active_target_hot<1:1>> (without init value) have a constant value of 0 in block <ict106_si_transactor_1>.
WARNING:Xst:2404 -  FFs/Latches <gen_single_thread.active_target_hot<1:1>> (without init value) have a constant value of 0 in block <ict106_si_transactor_2>.
WARNING:Xst:2404 -  FFs/Latches <gen_single_thread.active_target_hot<1:1>> (without init value) have a constant value of 0 in block <ict106_si_transactor_3>.
WARNING:Xst:2404 -  FFs/Latches <gen_single_thread.active_target_hot<1:1>> (without init value) have a constant value of 0 in block <ict106_si_transactor_4>.

Synthesizing (advanced) Unit <ict106_axic_reg_srl_fifo_1>.
Unit <ict106_axic_reg_srl_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_axic_reg_srl_fifo_2>.
Unit <ict106_axic_reg_srl_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_axic_reg_srl_fifo_3>.
Unit <ict106_axic_reg_srl_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_axic_reg_srl_fifo_4>.
Unit <ict106_axic_reg_srl_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_crossbar>.
The following registers are absorbed into counter <w_issuing_cnt_8>: 1 register on signal <w_issuing_cnt_8>.
The following registers are absorbed into counter <r_issuing_cnt_8>: 1 register on signal <r_issuing_cnt_8>.
Unit <ict106_crossbar> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_si_transactor_1>.
The following registers are absorbed into counter <gen_single_thread.accept_cnt>: 1 register on signal <gen_single_thread.accept_cnt>.
Unit <ict106_si_transactor_1> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_si_transactor_2>.
The following registers are absorbed into counter <gen_single_thread.accept_cnt>: 1 register on signal <gen_single_thread.accept_cnt>.
Unit <ict106_si_transactor_2> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_si_transactor_3>.
The following registers are absorbed into counter <gen_single_thread.accept_cnt>: 1 register on signal <gen_single_thread.accept_cnt>.
Unit <ict106_si_transactor_3> synthesized (advanced).

Synthesizing (advanced) Unit <ict106_si_transactor_4>.
The following registers are absorbed into counter <gen_single_thread.accept_cnt>: 1 register on signal <gen_single_thread.accept_cnt>.
Unit <ict106_si_transactor_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 3-bit adder                                           : 5
 3-bit subtractor                                      : 5
 6-bit adder                                           : 6
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 6
 1-bit down counter                                    : 2
 2-bit updown counter                                  : 2
 3-bit updown counter                                  : 1
 6-bit updown counter                                  : 1
# Registers                                            : 11785
 Flip-Flops                                            : 11785
# Comparators                                          : 56
 1-bit comparator equal                                : 48
 3-bit comparator equal                                : 4
 8-bit comparator greater                              : 4
# Multiplexers                                         : 2435
 1-bit 2-to-1 multiplexer                              : 2338
 2-bit 2-to-1 multiplexer                              : 12
 3-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 22
 45-bit 2-to-1 multiplexer                             : 3
 46-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 24
 6-bit 5-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 4
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 16
 8-bit 5-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 992-bit shifter logical right                         : 4
# FSMs                                                 : 12
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_issuing_cnt_9> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_10> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_11> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_12> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_13> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_14> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_15> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_9> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_10> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_11> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_13> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_14> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_12> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_15> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_3> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_4> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_5> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_7> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_3> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_issuing_cnt_6> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_4> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_5> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_6> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <w_issuing_cnt_7> (without init value) has a constant value of 0 in block <ict106_crossbar>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <storage_data2_578> in Unit <ict106_axic_register_slice_8> is equivalent to the following FF/Latch, which will be removed : <storage_data2_579> 
INFO:Xst:2261 - The FF/Latch <storage_data1_0> in Unit <ict106_axic_register_slice_20> is equivalent to the following 517 FFs/Latches, which will be removed : <storage_data1_1> <storage_data1_2> <storage_data1_3> <storage_data1_4> <storage_data1_5> <storage_data1_6> <storage_data1_7> <storage_data1_8> <storage_data1_9> <storage_data1_10> <storage_data1_11> <storage_data1_12> <storage_data1_13> <storage_data1_14> <storage_data1_15> <storage_data1_16> <storage_data1_17> <storage_data1_18> <storage_data1_19> <storage_data1_20> <storage_data1_21> <storage_data1_22> <storage_data1_23> <storage_data1_24> <storage_data1_25> <storage_data1_26> <storage_data1_27> <storage_data1_28> <storage_data1_29> <storage_data1_30> <storage_data1_31> <storage_data1_32> <storage_data1_33> <storage_data1_34> <storage_data1_35> <storage_data1_36> <storage_data1_37> <storage_data1_38> <storage_data1_39> <storage_data1_40> <storage_data1_41> <storage_data1_42> <storage_data1_43> <storage_data1_44> <storage_data1_45> <storage_data1_46>
   <storage_data1_47> <storage_data1_48> <storage_data1_49> <storage_data1_50> <storage_data1_51> <storage_data1_52> <storage_data1_53> <storage_data1_54> <storage_data1_55> <storage_data1_56> <storage_data1_57> <storage_data1_58> <storage_data1_59> <storage_data1_60> <storage_data1_61> <storage_data1_62> <storage_data1_63> <storage_data1_64> <storage_data1_65> <storage_data1_66> <storage_data1_67> <storage_data1_68> <storage_data1_69> <storage_data1_70> <storage_data1_71> <storage_data1_72> <storage_data1_73> <storage_data1_74> <storage_data1_75> <storage_data1_76> <storage_data1_77> <storage_data1_78> <storage_data1_79> <storage_data1_80> <storage_data1_81> <storage_data1_82> <storage_data1_83> <storage_data1_84> <storage_data1_85> <storage_data1_86> <storage_data1_87> <storage_data1_88> <storage_data1_89> <storage_data1_90> <storage_data1_91> <storage_data1_92> <storage_data1_93> <storage_data1_94> <storage_data1_95> <storage_data1_96> <storage_data1_97> <storage_data1_98> <storage_data1_99>
   <storage_data1_100> <storage_data1_101> <storage_data1_102> <storage_data1_103> <storage_data1_104> <storage_data1_105> <storage_data1_106> <storage_data1_107> <storage_data1_108> <storage_data1_109> <storage_data1_110> <storage_data1_111> <storage_data1_112> <storage_data1_113> <storage_data1_114> <storage_data1_115> <storage_data1_116> <storage_data1_117> <storage_data1_118> <storage_data1_119> <storage_data1_120> <storage_data1_121> <storage_data1_122> <storage_data1_123> <storage_data1_124> <storage_data1_125> <storage_data1_126> <storage_data1_127> <storage_data1_128> <storage_data1_129> <storage_data1_130> <storage_data1_131> <storage_data1_132> <storage_data1_133> <storage_data1_134> <storage_data1_135> <storage_data1_136> <storage_data1_137> <storage_data1_138> <storage_data1_139> <storage_data1_140> <storage_data1_141> <storage_data1_142> <storage_data1_143> <storage_data1_144> <storage_data1_145> <storage_data1_146> <storage_data1_147> <storage_data1_148> <storage_data1_149> <storage_data1_150>
   <storage_data1_151> <storage_data1_152> <storage_data1_153> <storage_data1_154> <storage_data1_155> <storage_data1_156> <storage_data1_157> <storage_data1_158> <storage_data1_159> <storage_data1_160> <storage_data1_161> <storage_data1_162> <storage_data1_163> <storage_data1_164> <storage_data1_165> <storage_data1_166> <storage_data1_167> <storage_data1_168> <storage_data1_169> <storage_data1_170> <storage_data1_171> <storage_data1_172> <storage_data1_173> <storage_data1_174> <storage_data1_175> <storage_data1_176> <storage_data1_177> <storage_data1_178> <storage_data1_179> <storage_data1_180> <storage_data1_181> <storage_data1_182> <storage_data1_183> <storage_data1_184> <storage_data1_185> <storage_data1_186> <storage_data1_187> <storage_data1_188> <storage_data1_189> <storage_data1_190> <storage_data1_191> <storage_data1_192> <storage_data1_193> <storage_data1_194> <storage_data1_195> <storage_data1_196> <storage_data1_197> <storage_data1_198> <storage_data1_199> <storage_data1_200> <storage_data1_201>
   <storage_data1_202> <storage_data1_203> <storage_data1_204> <storage_data1_205> <storage_data1_206> <storage_data1_207> <storage_data1_208> <storage_data1_209> <storage_data1_210> <storage_data1_211> <storage_data1_212> <storage_data1_213> <storage_data1_214> <storage_data1_215> <storage_data1_216> <storage_data1_217> <storage_data1_218> <storage_data1_219> <storage_data1_220> <storage_data1_221> <storage_data1_222> <storage_data1_223> <storage_data1_224> <storage_data1_225> <storage_data1_226> <storage_data1_227> <storage_data1_228> <storage_data1_229> <storage_data1_230> <storage_data1_231> <storage_data1_232> <storage_data1_233> <storage_data1_234> <storage_data1_235> <storage_data1_236> <storage_data1_237> <storage_data1_238> <storage_data1_239> <storage_data1_240> <storage_data1_241> <storage_data1_242> <storage_data1_243> <storage_data1_244> <storage_data1_245> <storage_data1_246> <storage_data1_247> <storage_data1_248> <storage_data1_249> <storage_data1_250> <storage_data1_251> <storage_data1_252>
   <storage_data1_253> <storage_data1_254> <storage_data1_255> <storage_data1_256> <storage_data1_257> <storage_data1_258> <storage_data1_259> <storage_data1_260> <storage_data1_261> <storage_data1_262> <storage_data1_263> <storage_data1_264> <storage_data1_265> <storage_data1_266> <storage_data1_267> <storage_data1_268> <storage_data1_269> <storage_data1_270> <storage_data1_271> <storage_data1_272> <storage_data1_273> <storage_data1_274> <storage_data1_275> <storage_data1_276> <storage_data1_277> <storage_data1_278> <storage_data1_279> <storage_data1_280> <storage_data1_281> <storage_data1_282> <storage_data1_283> <storage_data1_284> <storage_data1_285> <storage_data1_286> <storage_data1_287> <storage_data1_288> <storage_data1_289> <storage_data1_290> <storage_data1_291> <storage_data1_292> <storage_data1_293> <storage_data1_294> <storage_data1_295> <storage_data1_296> <storage_data1_297> <storage_data1_298> <storage_data1_299> <storage_data1_300> <storage_data1_301> <storage_data1_302> <storage_data1_303>
   <storage_data1_304> <storage_data1_305> <storage_data1_306> <storage_data1_307> <storage_data1_308> <storage_data1_309> <storage_data1_310> <storage_data1_311> <storage_data1_312> <storage_data1_313> <storage_data1_314> <storage_data1_315> <storage_data1_316> <storage_data1_317> <storage_data1_318> <storage_data1_319> <storage_data1_320> <storage_data1_321> <storage_data1_322> <storage_data1_323> <storage_data1_324> <storage_data1_325> <storage_data1_326> <storage_data1_327> <storage_data1_328> <storage_data1_329> <storage_data1_330> <storage_data1_331> <storage_data1_332> <storage_data1_333> <storage_data1_334> <storage_data1_335> <storage_data1_336> <storage_data1_337> <storage_data1_338> <storage_data1_339> <storage_data1_340> <storage_data1_341> <storage_data1_342> <storage_data1_343> <storage_data1_344> <storage_data1_345> <storage_data1_346> <storage_data1_347> <storage_data1_348> <storage_data1_349> <storage_data1_350> <storage_data1_351> <storage_data1_352> <storage_data1_353> <storage_data1_354>
   <storage_data1_355> <storage_data1_356> <storage_data1_357> <storage_data1_358> <storage_data1_359> <storage_data1_360> <storage_data1_361> <storage_data1_362> <storage_data1_363> <storage_data1_364> <storage_data1_365> <storage_data1_366> <storage_data1_367> <storage_data1_368> <storage_data1_369> <storage_data1_370> <storage_data1_371> <storage_data1_372> <storage_data1_373> <storage_data1_374> <storage_data1_375> <storage_data1_376> <storage_data1_377> <storage_data1_378> <storage_data1_379> <storage_data1_380> <storage_data1_381> <storage_data1_382> <storage_data1_383> <storage_data1_384> <storage_data1_385> <storage_data1_386> <storage_data1_387> <storage_data1_388> <storage_data1_389> <storage_data1_390> <storage_data1_391> <storage_data1_392> <storage_data1_393> <storage_data1_394> <storage_data1_395> <storage_data1_396> <storage_data1_397> <storage_data1_398> <storage_data1_399> <storage_data1_400> <storage_data1_401> <storage_data1_402> <storage_data1_403> <storage_data1_404> <storage_data1_405>
   <storage_data1_406> <storage_data1_407> <storage_data1_408> <storage_data1_409> <storage_data1_410> <storage_data1_411> <storage_data1_412> <storage_data1_413> <storage_data1_414> <storage_data1_415> <storage_data1_416> <storage_data1_417> <storage_data1_418> <storage_data1_419> <storage_data1_420> <storage_data1_421> <storage_data1_422> <storage_data1_423> <storage_data1_424> <storage_data1_425> <storage_data1_426> <storage_data1_427> <storage_data1_428> <storage_data1_429> <storage_data1_430> <storage_data1_431> <storage_data1_432> <storage_data1_433> <storage_data1_434> <storage_data1_435> <storage_data1_436> <storage_data1_437> <storage_data1_438> <storage_data1_439> <storage_data1_440> <storage_data1_441> <storage_data1_442> <storage_data1_443> <storage_data1_444> <storage_data1_445> <storage_data1_446> <storage_data1_447> <storage_data1_448> <storage_data1_449> <storage_data1_450> <storage_data1_451> <storage_data1_452> <storage_data1_453> <storage_data1_454> <storage_data1_455> <storage_data1_456>
   <storage_data1_457> <storage_data1_458> <storage_data1_459> <storage_data1_460> <storage_data1_461> <storage_data1_462> <storage_data1_463> <storage_data1_464> <storage_data1_465> <storage_data1_466> <storage_data1_467> <storage_data1_468> <storage_data1_469> <storage_data1_470> <storage_data1_471> <storage_data1_472> <storage_data1_473> <storage_data1_474> <storage_data1_475> <storage_data1_476> <storage_data1_477> <storage_data1_478> <storage_data1_479> <storage_data1_480> <storage_data1_481> <storage_data1_482> <storage_data1_483> <storage_data1_484> <storage_data1_485> <storage_data1_486> <storage_data1_487> <storage_data1_488> <storage_data1_489> <storage_data1_490> <storage_data1_491> <storage_data1_492> <storage_data1_493> <storage_data1_494> <storage_data1_495> <storage_data1_496> <storage_data1_497> <storage_data1_498> <storage_data1_499> <storage_data1_500> <storage_data1_501> <storage_data1_502> <storage_data1_503> <storage_data1_504> <storage_data1_505> <storage_data1_506> <storage_data1_507>
   <storage_data1_508> <storage_data1_509> <storage_data1_510> <storage_data1_511> <storage_data1_512> <storage_data1_513> <storage_data1_514> <storage_data1_515> <storage_data1_516> <storage_data1_517>
WARNING:Xst:2677 - Node <si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/ruser_wrap_buffer_0> of sequential type is unconnected in block <axi_interconnect>.
WARNING:Xst:2677 - Node <si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/rid_wrap_buffer_0> of sequential type is unconnected in block <axi_interconnect>.
WARNING:Xst:2677 - Node <si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/ruser_wrap_buffer_0> of sequential type is unconnected in block <axi_interconnect>.
WARNING:Xst:1710 - FF/Latch <gen_sync_clock_converter.m_tstorage_r_0> (without init value) has a constant value of 0 in block <ict106_axic_sync_clock_converter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_sync_clock_converter.m_tpayload_r_0> (without init value) has a constant value of 0 in block <ict106_axic_sync_clock_converter_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data2_578> (without init value) has a constant value of 0 in block <ict106_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_578> (without init value) has a constant value of 0 in block <ict106_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_579> (without init value) has a constant value of 0 in block <ict106_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_0> (without init value) has a constant value of 0 in block <ict106_axic_register_slice_20>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_3> on signal <gen_sync_clock_converter.state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 10    | 00
 01    | 01
 00    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_4> on signal <gen_sync_clock_converter.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
 00    | 00
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_5> on signal <gen_sync_clock_converter.state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 10    | 00
 01    | 01
 00    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_9> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_6> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_7> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_8> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_10> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 10    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <gen_sync_clock_converter.m_tvalid_r> in Unit <ict106_axic_sync_clock_converter_2> is equivalent to the following FF/Latch, which will be removed : <gen_sync_clock_converter.state_FSM_FFd2> 

Optimizing unit <system_axi4_0_wrapper> ...

Optimizing unit <axi_interconnect> ...

Optimizing unit <ict106_axi_clock_converter_1> ...

Optimizing unit <ict106_axi_clock_converter_2> ...

Optimizing unit <ict106_axi_clock_converter_3> ...

Optimizing unit <ict106_axic_sync_clock_converter_1> ...

Optimizing unit <ict106_axic_sync_clock_converter_2> ...

Optimizing unit <ict106_axic_sync_clock_converter_3> ...

Optimizing unit <ict106_axic_register_slice_11> ...

Optimizing unit <ict106_w_upsizer_1> ...

Optimizing unit <ict106_comparator_sel> ...

Optimizing unit <ict106_axic_register_slice_14> ...

Optimizing unit <ict106_a_upsizer_1> ...

Optimizing unit <ict106_command_fifo_1> ...

Optimizing unit <ict106_w_upsizer_2> ...

Optimizing unit <ict106_a_upsizer_3> ...

Optimizing unit <ict106_command_fifo_2> ...

Optimizing unit <ict106_axic_register_slice_7> ...

Optimizing unit <ict106_axic_register_slice_8> ...

Optimizing unit <ict106_axic_register_slice_9> ...

Optimizing unit <ict106_axic_register_slice_10> ...

Optimizing unit <ict106_axi_clock_converter_4> ...

Optimizing unit <ict106_crossbar> ...

Optimizing unit <ict106_axic_register_slice_18> ...

Optimizing unit <ict106_axic_register_slice_19> ...

Optimizing unit <ict106_si_transactor_1> ...

Optimizing unit <ict106_si_transactor_2> ...

Optimizing unit <ict106_splitter> ...

Optimizing unit <ict106_axic_reg_srl_fifo_1> ...

Optimizing unit <ict106_si_transactor_3> ...

Optimizing unit <ict106_si_transactor_4> ...

Optimizing unit <ict106_axic_reg_srl_fifo_2> ...

Optimizing unit <ict106_wdata_mux_1> ...

Optimizing unit <ict106_axic_reg_srl_fifo_3> ...

Optimizing unit <ict106_wdata_mux_2> ...

Optimizing unit <ict106_axic_reg_srl_fifo_4> ...

Optimizing unit <ict106_axic_register_slice_20> ...

Optimizing unit <ict106_addr_arbiter> ...
WARNING:Xst:1303 - From in and out of unit axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals M_AXI_ACLK and axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals M_AXI_ACLK and axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst, both signals S_AXI_ACLK and axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1710 - FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_8> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_8> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/m_valid_i> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1> (without init value) has a constant value of 1 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_53> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_52> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_51> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_50> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_46> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_53> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_52> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_51> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_50> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/last_rr_hot_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_9> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_10> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/queue_id_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AID_q_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/queue_id_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/queue_id_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AID_q_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/queue_id_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AID_q_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_10> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_9> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_68> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_21> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_67> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AID_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_pipe_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_pipe_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_pipe_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_pipe_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_pipe_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_pipe_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_12> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_11> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_10> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_9> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_12> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_11> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_10> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_9> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_12> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_11> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_10> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_9> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_12> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_11> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_10> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_9> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_12> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_11> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_10> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_9> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WUSER_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WUSER_II_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data1_516> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data2_516> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WUSER_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WUSER_II_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_out_n_i> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_4> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_3> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/s_ready_i> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/areset_d_0> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/areset_d_1> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/areset_d_1> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/areset_d_0> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_2> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_2> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_2> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_1> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_1> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_1> is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:2677 - Node <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1> of sequential type is unconnected in block <system_axi4_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1> (without init value) has a constant value of 1 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0> (without init value) has a constant value of 1 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_1> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_grant_enc_i_0> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit system_axi4_0_wrapper Conflict on KEEP property on signal axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr<1> and axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr<0> axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr<0> signal will be lost.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0> in Unit <system_axi4_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_0> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_0> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_0> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1> in Unit <system_axi4_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_1> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_1> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_1> <axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i> 
INFO:Xst:2261 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.state_FSM_FFd1> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r> in Unit <system_axi4_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_areset_r> <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_areset_r> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0> 
INFO:Xst:2261 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_areset_r> in Unit <system_axi4_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_areset_r> <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_areset_r> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1> in Unit <system_axi4_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1> 
INFO:Xst:2261 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/areset_d_0> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/areset_d_1> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1> in Unit <system_axi4_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/areset_d_1> 
INFO:Xst:3203 - The FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.state_FSM_FFd2> in Unit <system_axi4_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_axi4_0_wrapper, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_25 has been replicated 1 time(s)
FlipFlop axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_25 has been replicated 1 time(s)
FlipFlop axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_25 has been replicated 1 time(s)
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11110
 Flip-Flops                                            : 11110

=========================================================================
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <system_axi4_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi4_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9258
#      GND                         : 3
#      INV                         : 55
#      LUT1                        : 5
#      LUT2                        : 306
#      LUT3                        : 2424
#      LUT4                        : 857
#      LUT5                        : 1070
#      LUT6                        : 3877
#      LUT6_2                      : 56
#      MUXCY                       : 418
#      MUXF7                       : 4
#      VCC                         : 3
#      XORCY                       : 180
# FlipFlops/Latches                : 11742
#      FD                          : 97
#      FDC                         : 20
#      FDCE                        : 34
#      FDE                         : 7849
#      FDP                         : 13
#      FDR                         : 104
#      FDRE                        : 3597
#      FDS                         : 15
#      FDSE                        : 13
# RAMS                             : 9
#      RAMB18E1                    : 1
#      RAMB36E1                    : 8
# Shift Registers                  : 187
#      SRLC32E                     : 187
# Others                           : 36
#      AND2B1L                     : 32
#      OR2L                        : 4

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:           11742  out of  607200     1%  
 Number of Slice LUTs:                 8837  out of  303600     2%  
    Number used as Logic:              8650  out of  303600     2%  
    Number used as Memory:              187  out of  130800     0%  
       Number used as SRL:              187

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13145
   Number with an unused Flip Flop:    1403  out of  13145    10%  
   Number with an unused LUT:          4308  out of  13145    32%  
   Number of fully used LUT-FF pairs:  7434  out of  13145    56%  
   Number of unique control sets:        89

IO Utilization: 
 Number of IOs:                       13880
 Number of bonded IOBs:                   0  out of    700     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of   1030     0%  
    Number using Block RAM only:          9

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)                                                                                             | Load  |
--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK| NONE(axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/mi_register_slice_inst/reset)             | 1426  |
axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK| NONE(axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/reset)             | 1808  |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK| NONE(axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/rid_wrap_buffer_0)| 3215  |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2)                       | 3150  |
axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_68)                  | 2339  |
--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                                                                                                                       | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 16    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.766ns (Maximum Frequency: 361.513MHz)
   Minimum input arrival time before clock: 1.904ns
   Maximum output required time after clock: 2.748ns
   Maximum combinational path delay: 0.582ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK'
  Clock period: 2.766ns (frequency: 361.513MHz)
  Total number of paths / destination ports: 96817 / 2988
-------------------------------------------------------------------------
Delay:               2.766ns (Levels of Logic = 5)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst (FF)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK rising
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst to axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.236   0.529  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.wr_cmd_packed_wrap)
     LUT3:I0->O            2   0.043   0.355  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/store_in_wrap_buffer_enabled1_1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/store_in_wrap_buffer_enabled1)
     LUT5:I4->O            8   0.043   0.389  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/pop_si_data1_1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/pop_si_data1)
     LUT5:I4->O            8   0.043   0.389  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<56>11 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<56>1)
     LUT3:I2->O            8   0.043   0.389  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<56>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_qualifier<56>)
     LUT6:I5->O            1   0.306   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WDATA_cmb<455>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    ----------------------------------------
    Total                      2.766ns (0.714ns logic, 2.052ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK'
  Clock period: 2.747ns (frequency: 364.040MHz)
  Total number of paths / destination ports: 58142 / 3752
-------------------------------------------------------------------------
Delay:               2.747ns (Levels of Logic = 26)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst (FF)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK rising
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst to axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.608  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/length_counter_1<0>)
     LUT5:I0->O            1   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>1 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<1>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[1].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<2>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<3>)
     MUXCY:CI->O           2   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/last_beat)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_i)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_ii)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<1>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[1].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<2>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<3>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<4>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[4].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<5>)
     MUXCY:CI->O           2   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[5].compare_inst/USE_FPGA.and_inst (S_AXI_RLAST<1>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_last_word)
     MUXCY:CI->O           3   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest)
     MUXCY:CI->O           3   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_ready)
     MUXCY:CI->O           9   0.150   0.384  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_pop)
     LUT6_2:I3->O6         1   0.317   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_sel<0>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<1>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<5>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<6>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<7>)
     XORCY:CI->O           1   0.262   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].xorcy_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_counter_i<7>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
    ----------------------------------------
    Total                      2.747ns (1.754ns logic, 0.992ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Clock period: 2.747ns (frequency: 364.040MHz)
  Total number of paths / destination ports: 154216 / 6716
-------------------------------------------------------------------------
Delay:               2.747ns (Levels of Logic = 26)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst (FF)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst to axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.608  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/length_counter_1<0>)
     LUT5:I0->O            1   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/sel<0>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<1>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[1].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<2>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/carry_local<3>)
     MUXCY:CI->O           2   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/last_beat)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_i)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_ii)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<1>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[1].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<2>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<3>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<4>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[4].compare_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/carry_local<5>)
     MUXCY:CI->O           2   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[5].compare_inst/USE_FPGA.and_inst (DEBUG_SR_SC_RDATACONTROL<2>)
     MUXCY:CI->O           1   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_last_word)
     MUXCY:CI->O           3   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest)
     MUXCY:CI->O           3   0.013   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_ready)
     MUXCY:CI->O           9   0.150   0.384  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_pop)
     LUT6_2:I3->O6         1   0.317   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_sel<0>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<1>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<5>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<6>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<7>)
     XORCY:CI->O           1   0.262   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].xorcy_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_counter_i<7>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
    ----------------------------------------
    Total                      2.747ns (1.754ns logic, 0.992ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 2.682ns (frequency: 372.849MHz)
  Total number of paths / destination ports: 19034 / 4650
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 5)
  Source:            axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_0 (FF)
  Destination:       axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2 (FF)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_0 to axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.236   0.450  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_0 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_0)
     LUT2:I0->O            1   0.043   0.405  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.splitter_aw_si/m_valid_i<0>1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/n0442<0>)
     LUT6:I4->O            8   0.043   0.642  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/next_rr_hot<0> (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/next_rr_hot<0>)
     LUT6:I1->O            6   0.043   0.378  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/Reset_OR_DriverANDClockEnable3 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/Reset_OR_DriverANDClockEnable3)
     LUT6:I5->O            2   0.043   0.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0225_inv1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0225_inv)
     LUT4:I3->O            1   0.043   0.000  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2_rstpot (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2_rstpot)
     FDR:D                    -0.000          axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2
    ----------------------------------------
    Total                      2.682ns (0.451ns logic, 2.231ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.651ns (frequency: 605.674MHz)
  Total number of paths / destination ports: 5677 / 3444
-------------------------------------------------------------------------
Delay:               1.651ns (Levels of Logic = 1)
  Source:            axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i (FF)
  Destination:       axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_577 (FF)
  Source Clock:      axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i to axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_577
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.236   0.652  axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i (axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i)
     LUT6:I0->O          578   0.043   0.559  axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s21 (axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s2)
     FDE:CE                    0.161          axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0
    ----------------------------------------
    Total                      1.651ns (0.440ns logic, 1.211ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 1332 / 666
-------------------------------------------------------------------------
Offset:              1.780ns (Levels of Logic = 12)
  Source:            S_AXI_RREADY<1> (PAD)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst (FF)
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK rising

  Data Path: S_AXI_RREADY<1> to axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.sel_m_axi_rready1 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.sel_m_axi_rready)
     MUXCY:S->O            3   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_next_wrap_ready)
     MUXCY:CI->O           9   0.150   0.384  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_next_wrap_pop)
     LUT6_2:I2->O6         1   0.317   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_sel<0>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<1>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<5>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<6>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].and_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<7>)
     XORCY:CI->O           1   0.262   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].xorcy_inst (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_counter_i<7>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
    ----------------------------------------
    Total                      1.780ns (1.395ns logic, 0.384ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 9201 / 1968
-------------------------------------------------------------------------
Offset:              1.800ns (Levels of Logic = 3)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:O (PAD)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst (FF)
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:O to axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    AND2B1L:O              1   0.000   0.522  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer)
     LUT6:I2->O           64   0.043   0.486  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer_pop_si_data_AND_167_o1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer_pop_si_data_AND_167_o)
     LUT2:I1->O           10   0.043   0.455  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<63>1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<63>)
     LUT6:I4->O            1   0.251   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WDATA_cmb<511>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    ----------------------------------------
    Total                      1.800ns (0.337ns logic, 1.463ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 54 / 41
-------------------------------------------------------------------------
Offset:              1.904ns (Levels of Logic = 5)
  Source:            S_AXI_BREADY<0> (PAD)
  Destination:       axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2 (FF)
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<0> to axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            2   0.043   0.410  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_rready_i<0>1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/st_tmp_bready<0>)
     LUT6:I4->O            3   0.043   0.362  axi4_0/crossbar_samd/gen_samd.crossbar_samd/mi_awmaxissuing<0>1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/mi_awmaxissuing<0>)
     LUT6:I5->O            6   0.043   0.378  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/Reset_OR_DriverANDClockEnable3 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/Reset_OR_DriverANDClockEnable3)
     LUT6:I5->O            2   0.043   0.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0225_inv1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0225_inv)
     LUT4:I3->O            1   0.043   0.000  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2_rstpot (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2_rstpot)
     FDR:D                    -0.000          axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot_2
    ----------------------------------------
    Total                      1.904ns (0.398ns logic, 1.506ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 7876 / 1306
-------------------------------------------------------------------------
Offset:              1.881ns (Levels of Logic = 3)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:O (PAD)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst (FF)
  Destination Clock: axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:O to axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    AND2B1L:O              1   0.000   0.603  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer)
     LUT6:I1->O           64   0.043   0.486  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer_pop_si_data_AND_938_o1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/use_wrap_buffer_pop_si_data_AND_938_o)
     LUT2:I1->O           10   0.043   0.455  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<63>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wrap_qualifier<63>)
     LUT6:I4->O            1   0.251   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WDATA_cmb<511>)
     FDRE:D                   -0.000          axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst
    ----------------------------------------
    Total                      1.881ns (0.337ns logic, 1.544ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 2663 / 2663
-------------------------------------------------------------------------
Offset:              0.946ns (Levels of Logic = 1)
  Source:            M_AXI_WREADY<0> (PAD)
  Destination:       axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_577 (FF)
  Destination Clock: axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_WREADY<0> to axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_577
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O          578   0.043   0.559  axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s11 (axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.161          axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0
    ----------------------------------------
    Total                      0.946ns (0.387ns logic, 0.559ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 603 / 24
-------------------------------------------------------------------------
Offset:              2.390ns (Levels of Logic = 16)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst:DI (PAD)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 to axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.236   0.500  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23)
     LUT2:I0->O           12   0.043   0.466  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/access_is_fix<1>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/access_is_fix)
     LUT6:I4->O            2   0.043   0.410  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/Mmux_mi_word_intra_len31 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/mi_word_intra_len<2>)
     LUT2:I0->O            1   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/Mxor_USE_FPGA_ADJUSTED_LEN.last_word_for_mask_sel<2>_xo<0>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_sel<2>)
     MUXCY:S->O            1   0.238   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<2>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<3>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<4>)
     MUXCY:CI->O           1   0.014   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<5>)
     XORCY:CI->O           0   0.262   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].xorcy_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask<5>)
    AND2B1L:DI                 0.000          axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      2.390ns (1.013ns logic, 1.377ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 3992 / 54
-------------------------------------------------------------------------
Offset:              2.748ns (Levels of Logic = 4)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word (FF)
  Destination:       S_AXI_RDATA<543> (PAD)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word to S_AXI_RDATA<543>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             20   0.236   0.628  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word)
     LUT5:I1->O          256   0.043   0.784  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/current_word_adjusted<5>1 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/current_word_adjusted<5>)
     LUT6:I0->O            1   0.043   0.522  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I97 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I96)
     LUT6:I2->O            1   0.043   0.405  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I910 (axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I99)
     LUT3:I1->O            0   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I911 (S_AXI_RDATA<520>)
    ----------------------------------------
    Total                      2.748ns (0.408ns logic, 2.340ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 11697 / 3802
-------------------------------------------------------------------------
Offset:              2.748ns (Levels of Logic = 4)
  Source:            axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word (FF)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             20   0.236   0.628  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/first_word)
     LUT5:I1->O          256   0.043   0.784  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/current_word_adjusted<5>1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/current_word_adjusted<5>)
     LUT6:I0->O            1   0.043   0.522  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I97 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I96)
     LUT6:I2->O            1   0.043   0.405  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I910 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I99)
     LUT3:I1->O            0   0.043   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/Mmux_S_AXI_RDATA_I911 (DEBUG_SR_SC_RDATA<17>)
    ----------------------------------------
    Total                      2.748ns (0.408ns logic, 2.340ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 2821 / 2821
-------------------------------------------------------------------------
Offset:              1.656ns (Levels of Logic = 2)
  Source:            axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:SRI (PAD)
  Source Clock:      axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i to axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:SRI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.236   0.561  axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i (axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i)
     LUT4:I0->O            4   0.043   0.422  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<0>11 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/n0527<0>)
     LUT4:I2->O            3   0.043   0.351  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I)
    AND2B1L:SRI                0.000          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_stall_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      1.656ns (0.322ns logic, 1.334ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 8538 / 3836
-------------------------------------------------------------------------
Offset:              1.742ns (Levels of Logic = 2)
  Source:            axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1 (FF)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:SRI (PAD)
  Source Clock:      axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1 to axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:SRI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q           1163   0.236   0.647  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1)
     LUT4:I2->O            4   0.043   0.422  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<0>11 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/n0527<0>)
     LUT4:I2->O            3   0.043   0.351  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I)
    AND2B1L:SRI                0.000          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_stall_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      1.742ns (0.322ns logic, 1.420ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 156 / 156
-------------------------------------------------------------------------
Delay:               0.582ns (Levels of Logic = 1)
  Source:            S_AXI_WVALID<0> (PAD)
  Destination:       axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:DI (PAD)

  Data Path: S_AXI_WVALID<0> to axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_stall_inst/USE_FPGA.and2b1l_inst:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXCY:S->O            2   0.238   0.344  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst/USE_FPGA.and_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_valid)
    AND2B1L:DI                 0.000          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_stall_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      0.582ns (0.238ns logic, 0.344ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    1.651|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.730|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.577|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.509|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.682|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.760|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK|    2.719|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK|    1.298|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.890|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.939|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    2.747|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.249|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK|    2.747|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    1.936|         |         |         |
axi4_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK|    2.766|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 303.00 secs
Total CPU time to Xst completion: 279.84 secs
 
--> 


Total memory usage is 704360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  523 (   0 filtered)
Number of infos    :  388 (   0 filtered)

