`module 1ns / 1ps
module Test_Adder ();
	wire[31:0] sum;
	reg[31:0] src1;
	reg[31:0] src2;
	
	Adder adder1(src1, src2, sum);
	
	initial begin
		
		// 0 + 0 = 0
		src1 = 32'h00000000;
		src2 = 32'h00000000;
		
		#10
		src1 = 32'h00000001;
		src2 = 32'h00000002;
		
		#10
		src1 = 32'h00000001;
		src2 = 32'h00000002;
		
		
	end
endmodule