Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 22 17:31:19 2018
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file aes7_wrapper_timing_summary_routed.rpt -pb aes7_wrapper_timing_summary_routed.pb -rpx aes7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: A (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: B (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.353        0.000                      0                 1510        0.046        0.000                      0                 1510        9.020        0.000                       0                   739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
clk_fpga_0   {0.000 10.000}         20.000          50.000          
clk_fpga_1   {0.000 1984.495}       3968.990        0.252           
sys_clk_pin  {0.000 5000.000}       10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.353        0.000                      0                 1495        0.046        0.000                      0                 1495        9.020        0.000                       0                   724  
sys_clk_pin      9994.583        0.000                      0                   15        0.263        0.000                      0                   15     4999.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.353ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 2.751ns (43.024%)  route 3.643ns (56.976%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.941 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.941    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y43                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     8.275 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                                       net (fo=1, routed)           0.780     9.055    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.329     9.384 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                                       net (fo=1, routed)           0.000     9.384    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.075    22.737    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         22.737    
                                       arrival time                          -9.384    
  ---------------------------------------------------------------------------------
                                       slack                                 13.353    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.334ns (36.838%)  route 4.002ns (63.162%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580     7.857 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                                       net (fo=1, routed)           1.139     8.996    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.330     9.326 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                                       net (fo=1, routed)           0.000     9.326    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.075    22.737    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         22.737    
                                       arrival time                          -9.326    
  ---------------------------------------------------------------------------------
                                       slack                                 13.411    

Slack (MET) :             13.445ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.707ns (43.254%)  route 3.551ns (56.746%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.941 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.941    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y43                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     8.254 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                                       net (fo=1, routed)           0.688     8.942    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.306     9.248 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                                       net (fo=1, routed)           0.000     9.248    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.031    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         22.693    
                                       arrival time                          -9.248    
  ---------------------------------------------------------------------------------
                                       slack                                 13.445    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.637ns (41.990%)  route 3.643ns (58.010%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     8.161 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                                       net (fo=1, routed)           0.780     8.941    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    Routing       SLICE_X9Y44                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/I0
    Routing       SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.329     9.270 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                                       net (fo=1, routed)           0.000     9.270    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    Routing       SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.075    22.737    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         22.737    
                                       arrival time                          -9.270    
  ---------------------------------------------------------------------------------
                                       slack                                 13.467    

Slack (MET) :             13.492ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.370ns (38.152%)  route 3.842ns (61.848%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.640     7.917 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                                       net (fo=1, routed)           0.979     8.896    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.306     9.202 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                                       net (fo=1, routed)           0.000     9.202    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.032    22.694    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         22.694    
                                       arrival time                          -9.202    
  ---------------------------------------------------------------------------------
                                       slack                                 13.492    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.629ns (43.494%)  route 3.415ns (56.506%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.941 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.941    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y43                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     8.180 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                                       net (fo=1, routed)           0.552     8.732    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.302     9.034 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                                       net (fo=1, routed)           0.000     9.034    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.031    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         22.693    
                                       arrival time                          -9.034    
  ---------------------------------------------------------------------------------
                                       slack                                 13.658    

Slack (MET) :             13.681ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.515ns (41.765%)  route 3.507ns (58.235%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     8.066 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                                       net (fo=1, routed)           0.644     8.710    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    Routing       SLICE_X9Y44                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/I0
    Routing       SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.302     9.012 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                                       net (fo=1, routed)           0.000     9.012    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    Routing       SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.031    22.693    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         22.693    
                                       arrival time                          -9.012    
  ---------------------------------------------------------------------------------
                                       slack                                 13.681    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.602ns (42.913%)  route 3.461ns (57.087%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.941 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.941    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y43                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     8.163 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                                       net (fo=1, routed)           0.598     8.761    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.292     9.053 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                                       net (fo=1, routed)           0.000     9.053    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.075    22.737    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         22.737    
                                       arrival time                          -9.053    
  ---------------------------------------------------------------------------------
                                       slack                                 13.684    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 2.181ns (36.165%)  route 3.850ns (63.835%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.888     6.842    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.170 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                                       net (fo=1, routed)           0.000     7.170    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[0]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.424     7.594 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                                       net (fo=1, routed)           1.094     8.688    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    Routing       SLICE_X9Y45                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/I0
    Routing       SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.333     9.021 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                                       net (fo=1, routed)           0.000     9.021    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    Routing       SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y45          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.075    22.737    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         22.737    
                                       arrival time                          -9.021    
  ---------------------------------------------------------------------------------
                                       slack                                 13.716    

Slack (MET) :             13.797ns  (required time - arrival time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 2.495ns (42.262%)  route 3.409ns (57.738%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.682     2.990    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
                  SLICE_X9Y48          FDSE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.419     3.409 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                                       net (fo=22, routed)          0.893     4.302    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    Routing       SLICE_X10Y48                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/I0
    Routing       SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.625 f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                                       net (fo=4, routed)           0.975     5.600    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    Routing       SLICE_X12Y46                                                      f  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I2
    Routing       SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.354     5.954 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          0.995     6.949    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.328     7.277 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.277    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.827 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     7.827    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     8.049 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                                       net (fo=1, routed)           0.546     8.595    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    Routing       SLICE_X9Y44                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/I0
    Routing       SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.299     8.894 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                                       net (fo=1, routed)           0.000     8.894    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    Routing       SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         1.507    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                                       clock pessimism              0.264    22.964    
                                       clock uncertainty           -0.302    22.662    
                  SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.029    22.691    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         22.691    
                                       arrival time                          -8.894    
  ---------------------------------------------------------------------------------
                                       slack                                 13.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X4Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                                       net (fo=1, routed)           0.191     1.280    aes7_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    Routing       PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.893     1.263    aes7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
                  PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                                       clock pessimism             -0.029     1.234    
                  PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                                    0.000     1.234    aes7_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.234    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.046    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X4Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                                       net (fo=1, routed)           0.194     1.267    aes7_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    Routing       PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.893     1.263    aes7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
                  PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                                       clock pessimism             -0.029     1.234    
                  PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                                   -0.053     1.181    aes7_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.181    
                                       arrival time                           1.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.290%)  route 0.233ns (58.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X4Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                                       net (fo=1, routed)           0.233     1.322    aes7_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    Routing       PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.893     1.263    aes7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
                  PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                                       clock pessimism             -0.029     1.234    
                  PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                                    0.000     1.234    aes7_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.234    
                                       arrival time                           1.322    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X3Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                                       net (fo=1, routed)           0.106     1.158    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    Routing       SLICE_X4Y42          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.852     1.222    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y42          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                                       clock pessimism             -0.281     0.941    
                  SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.129     1.069    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.070    
                                       arrival time                           1.158    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X3Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                                       net (fo=1, routed)           0.169     1.235    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    Routing       SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.850     1.220    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                                       clock pessimism             -0.262     0.958    
                  SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.183     1.141    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.141    
                                       arrival time                           1.235    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.583     0.924    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
                  SLICE_X3Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                                       net (fo=1, routed)           0.099     1.164    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    Routing       SLICE_X4Y39          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                  SLICE_X4Y39          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                                       clock pessimism             -0.281     0.940    
                  SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.115     1.055    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.055    
                                       arrival time                           1.164    
  ---------------------------------------------------------------------------------
                                       slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X3Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                                       net (fo=1, routed)           0.099     1.165    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    Routing       SLICE_X4Y41          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.852     1.222    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y41          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                                       clock pessimism             -0.281     0.941    
                  SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.115     1.056    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.056    
                                       arrival time                           1.165    
  ---------------------------------------------------------------------------------
                                       slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.585     0.926    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X5Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                                       net (fo=1, routed)           0.172     1.239    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    Routing       SLICE_X4Y44          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y44          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                                       clock pessimism             -0.281     0.942    
                  SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.183     1.125    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.125    
                                       arrival time                           1.239    
  ---------------------------------------------------------------------------------
                                       slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X3Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                                       net (fo=1, routed)           0.100     1.166    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    Routing       SLICE_X4Y41          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.852     1.222    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y41          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                                       clock pessimism             -0.281     0.941    
                  SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.109     1.049    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.050    
                                       arrival time                           1.166    
  ---------------------------------------------------------------------------------
                                       slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X5Y40          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                                       net (fo=1, routed)           0.118     1.184    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    Routing       SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=724, routed)         0.850     1.220    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X0Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                                       clock pessimism             -0.262     0.958    
                  SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.109     1.067    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.067    
                                       arrival time                           1.184    
  ---------------------------------------------------------------------------------
                                       slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y41   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y41   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y41   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y41   aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y48    aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     9994.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9994.583ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.047ns (40.600%)  route 2.995ns (59.400%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 10003.091 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[3]/Q
                                       net (fo=3, routed)           1.001     5.072    aes7_i/pwm_0/U0/count_reg[3]
    Routing       SLICE_X43Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_17/I0
    Routing       SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.152     5.224 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.971     6.195    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.326     6.521 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000     6.521    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.071 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.071    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X41Y37                                                      r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     7.321 r  aes7_i/pwm_0/U0/en0_carry__0/CO[2]
                                       net (fo=3, routed)           1.023     8.344    aes7_i/pwm_0/U0/en0
    Routing       SLICE_X43Y35                                                      r  aes7_i/pwm_0/U0/l_i_1/I2
    Routing       SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.313     8.657 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000     8.657    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.669 10003.090    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism              0.156 10003.245    
                                       clock uncertainty           -0.035 10003.210    
                  SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.029 10003.239    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.239    
                                       arrival time                          -8.657    
  ---------------------------------------------------------------------------------
                                       slack                               9994.583    

Slack (MET) :             9994.602ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 2.073ns (40.904%)  route 2.995ns (59.096%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 10003.091 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[3]/Q
                                       net (fo=3, routed)           1.001     5.072    aes7_i/pwm_0/U0/count_reg[3]
    Routing       SLICE_X43Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_17/I0
    Routing       SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.152     5.224 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.971     6.195    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.326     6.521 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000     6.521    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.071 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.071    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X41Y37                                                      r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     7.321 r  aes7_i/pwm_0/U0/en0_carry__0/CO[2]
                                       net (fo=3, routed)           1.023     8.344    aes7_i/pwm_0/U0/en0
    Routing       SLICE_X43Y35                                                      r  aes7_i/pwm_0/U0/r_i_1/I2
    Routing       SLICE_X43Y35         LUT3 (Prop_lut3_I2_O)        0.339     8.683 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000     8.683    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.669 10003.090    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism              0.156 10003.245    
                                       clock uncertainty           -0.035 10003.210    
                  SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.075 10003.285    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.285    
                                       arrival time                          -8.683    
  ---------------------------------------------------------------------------------
                                       slack                               9994.602    

Slack (MET) :             9996.226ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.734ns (46.787%)  route 1.972ns (53.213%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 10003.255 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[3]/Q
                                       net (fo=3, routed)           1.001     5.072    aes7_i/pwm_0/U0/count_reg[3]
    Routing       SLICE_X43Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_17/I0
    Routing       SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.152     5.224 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.971     6.195    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.326     6.521 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000     6.521    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X41Y36                                                      r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     7.071 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.071    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X41Y37                                                      r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     7.321 r  aes7_i/pwm_0/U0/en0_carry__0/CO[2]
                                       net (fo=3, routed)           0.000     7.321    aes7_i/pwm_0/U0/en0
    Routing       SLICE_X41Y37         FDRE                                         r  aes7_i/pwm_0/U0/en_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.833 10003.254    aes7_i/pwm_0/U0/clk
                  SLICE_X41Y37         FDRE                                         r  aes7_i/pwm_0/U0/en_reg/C
                                       clock pessimism              0.311 10003.564    
                                       clock uncertainty           -0.035 10003.529    
                  SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.017 10003.546    aes7_i/pwm_0/U0/en_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.547    
                                       arrival time                          -7.321    
  ---------------------------------------------------------------------------------
                                       slack                               9996.226    

Slack (MET) :             9997.434ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.426ns (59.297%)  route 0.979ns (40.703%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 10003.117 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     5.686 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.686    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     6.020 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[1]
                                       net (fo=1, routed)           0.000     6.020    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_6
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.696 10003.117    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/C
                                       clock pessimism              0.311 10003.428    
                                       clock uncertainty           -0.035 10003.393    
                  SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062 10003.454    aes7_i/pwm_0/U0/count_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                      10003.454    
                                       arrival time                          -6.020    
  ---------------------------------------------------------------------------------
                                       slack                               9997.434    

Slack (MET) :             9997.455ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.405ns (58.939%)  route 0.979ns (41.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 10003.117 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     5.686 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.686    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     5.999 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[3]
                                       net (fo=1, routed)           0.000     5.999    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_4
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.696 10003.117    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/C
                                       clock pessimism              0.311 10003.428    
                                       clock uncertainty           -0.035 10003.393    
                  SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062 10003.454    aes7_i/pwm_0/U0/count_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                      10003.454    
                                       arrival time                          -5.999    
  ---------------------------------------------------------------------------------
                                       slack                               9997.455    

Slack (MET) :             9997.529ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.331ns (57.623%)  route 0.979ns (42.377%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 10003.117 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     5.686 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.686    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     5.925 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[2]
                                       net (fo=1, routed)           0.000     5.925    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_5
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.696 10003.117    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
                                       clock pessimism              0.311 10003.428    
                                       clock uncertainty           -0.035 10003.393    
                  SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062 10003.454    aes7_i/pwm_0/U0/count_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                      10003.454    
                                       arrival time                          -5.925    
  ---------------------------------------------------------------------------------
                                       slack                               9997.529    

Slack (MET) :             9997.545ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.315ns (57.328%)  route 0.979ns (42.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 10003.117 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     5.686 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.686    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.223     5.909 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[0]
                                       net (fo=1, routed)           0.000     5.909    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_7
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.696 10003.117    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
                                       clock pessimism              0.311 10003.428    
                                       clock uncertainty           -0.035 10003.393    
                  SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.062 10003.454    aes7_i/pwm_0/U0/count_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                      10003.454    
                                       arrival time                          -5.909    
  ---------------------------------------------------------------------------------
                                       slack                               9997.545    

Slack (MET) :             9997.686ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.312ns (57.272%)  route 0.979ns (42.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 10003.255 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     5.906 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[1]
                                       net (fo=1, routed)           0.000     5.906    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_6
    Routing       SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.833 10003.254    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/C
                                       clock pessimism              0.311 10003.564    
                                       clock uncertainty           -0.035 10003.529    
                  SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.062 10003.591    aes7_i/pwm_0/U0/count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                      10003.592    
                                       arrival time                          -5.906    
  ---------------------------------------------------------------------------------
                                       slack                               9997.686    

Slack (MET) :             9997.707ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.291ns (56.876%)  route 0.979ns (43.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 10003.255 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     5.885 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[3]
                                       net (fo=1, routed)           0.000     5.885    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_4
    Routing       SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.833 10003.254    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/C
                                       clock pessimism              0.311 10003.564    
                                       clock uncertainty           -0.035 10003.529    
                  SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.062 10003.591    aes7_i/pwm_0/U0/count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                      10003.592    
                                       arrival time                          -5.885    
  ---------------------------------------------------------------------------------
                                       slack                               9997.707    

Slack (MET) :             9997.780ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.217ns (55.423%)  route 0.979ns (44.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 10003.255 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.123     3.615    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.979     5.050    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.522     5.572 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     5.572    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     5.811 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[2]
                                       net (fo=1, routed)           0.000     5.811    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_5
    Routing       SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.833 10003.254    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[6]/C
                                       clock pessimism              0.311 10003.564    
                                       clock uncertainty           -0.035 10003.529    
                  SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.062 10003.591    aes7_i/pwm_0/U0/count_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                      10003.592    
                                       arrival time                          -5.811    
  ---------------------------------------------------------------------------------
                                       slack                               9997.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.329ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.826     1.086    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.227 r  aes7_i/pwm_0/U0/l_reg/Q
                                       net (fo=2, routed)           0.168     1.395    aes7_i/pwm_0/U0/l
    Routing       SLICE_X43Y35                                                      r  aes7_i/pwm_0/U0/l_i_1/I0
    Routing       SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.440 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000     1.440    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.967     1.415    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism             -0.329     1.086    
                  SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091     1.177    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.177    
                                       arrival time                           1.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.348ns (73.140%)  route 0.128ns (26.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.305ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.853     1.112    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  aes7_i/pwm_0/U0/count_reg[10]/Q
                                       net (fo=3, routed)           0.128     1.381    aes7_i/pwm_0/U0/count_reg[10]
    Routing       SLICE_X41Y37                                                      r  aes7_i/pwm_0/U0/en0_carry__0_i_4/I3
    Routing       SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.426 r  aes7_i/pwm_0/U0/en0_carry__0_i_4/O
                                       net (fo=1, routed)           0.000     1.426    aes7_i/pwm_0/U0/en0_carry__0_i_4_n_0
    Routing       SLICE_X41Y37                                                      r  aes7_i/pwm_0/U0/en0_carry__0/S[1]
    Routing       SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                                    0.162     1.588 r  aes7_i/pwm_0/U0/en0_carry__0/CO[2]
                                       net (fo=3, routed)           0.000     1.588    aes7_i/pwm_0/U0/en0
    Routing       SLICE_X41Y37         FDRE                                         r  aes7_i/pwm_0/U0/en_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.074     1.522    aes7_i/pwm_0/U0/clk
                  SLICE_X41Y37         FDRE                                         r  aes7_i/pwm_0/U0/en_reg/C
                                       clock pessimism             -0.305     1.217    
                  SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     1.308    aes7_i/pwm_0/U0/en_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.308    
                                       arrival time                           1.588    
  ---------------------------------------------------------------------------------
                                       slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.326ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.853     1.112    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  aes7_i/pwm_0/U0/count_reg[10]/Q
                                       net (fo=3, routed)           0.134     1.387    aes7_i/pwm_0/U0/count_reg[10]
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/S[2]
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.111     1.498 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[2]
                                       net (fo=1, routed)           0.000     1.498    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_5
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.991     1.438    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
                                       clock pessimism             -0.326     1.112    
                  SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.105     1.217    aes7_i/pwm_0/U0/count_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         -1.217    
                                       arrival time                           1.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.329ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.826     1.086    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     1.214 r  aes7_i/pwm_0/U0/r_reg/Q
                                       net (fo=2, routed)           0.161     1.375    aes7_i/pwm_0/U0/r
    Routing       SLICE_X43Y35                                                      r  aes7_i/pwm_0/U0/r_i_1/I0
    Routing       SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.102     1.477 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000     1.477    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.967     1.415    aes7_i/pwm_0/U0/clk
                  SLICE_X43Y35         FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism             -0.329     1.086    
                  SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.107     1.193    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.193    
                                       arrival time                           1.477    
  ---------------------------------------------------------------------------------
                                       slack                                  0.284    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.326ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.853     1.112    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  aes7_i/pwm_0/U0/count_reg[10]/Q
                                       net (fo=3, routed)           0.134     1.387    aes7_i/pwm_0/U0/count_reg[10]
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/S[2]
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                                    0.144     1.531 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[3]
                                       net (fo=1, routed)           0.000     1.531    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_4
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.991     1.438    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/C
                                       clock pessimism             -0.326     1.112    
                  SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.105     1.217    aes7_i/pwm_0/U0/count_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -1.217    
                                       arrival time                           1.531    
  ---------------------------------------------------------------------------------
                                       slack                                  0.314    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.913     1.173    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  aes7_i/pwm_0/U0/count_reg[3]/Q
                                       net (fo=3, routed)           0.195     1.509    aes7_i/pwm_0/U0/count_reg[3]
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[3]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     1.617 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[3]
                                       net (fo=1, routed)           0.000     1.617    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_4
    Routing       SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.061     1.509    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
                                       clock pessimism             -0.336     1.173    
                  SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.278    aes7_i/pwm_0/U0/count_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.278    
                                       arrival time                           1.617    
  ---------------------------------------------------------------------------------
                                       slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.913     1.173    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.314 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           0.196     1.509    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X40Y36                                                      f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.554 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     1.554    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X40Y36                                                      r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     1.624 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[0]
                                       net (fo=1, routed)           0.000     1.624    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_7
    Routing       SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.061     1.509    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y36         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
                                       clock pessimism             -0.336     1.173    
                  SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.278    aes7_i/pwm_0/U0/count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.278    
                                       arrival time                           1.624    
  ---------------------------------------------------------------------------------
                                       slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.275%)  route 0.203ns (44.725%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.326ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.853     1.112    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  aes7_i/pwm_0/U0/count_reg[9]/Q
                                       net (fo=3, routed)           0.203     1.457    aes7_i/pwm_0/U0/count_reg[9]
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/S[1]
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.110     1.567 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[1]
                                       net (fo=1, routed)           0.000     1.567    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_6
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.991     1.438    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/C
                                       clock pessimism             -0.326     1.112    
                  SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.105     1.217    aes7_i/pwm_0/U0/count_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.217    
                                       arrival time                           1.567    
  ---------------------------------------------------------------------------------
                                       slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.336ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.926     1.186    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  aes7_i/pwm_0/U0/count_reg[4]/Q
                                       net (fo=3, routed)           0.199     1.526    aes7_i/pwm_0/U0/count_reg[4]
    Routing       SLICE_X40Y37                                                      r  aes7_i/pwm_0/U0/count_reg[4]_i_1/S[0]
    Routing       SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.115     1.641 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[0]
                                       net (fo=1, routed)           0.000     1.641    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_7
    Routing       SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.074     1.522    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y37         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/C
                                       clock pessimism             -0.336     1.186    
                  SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.105     1.291    aes7_i/pwm_0/U0/count_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.291    
                                       arrival time                           1.641    
  ---------------------------------------------------------------------------------
                                       slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.326ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.853     1.112    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.253 r  aes7_i/pwm_0/U0/count_reg[8]/Q
                                       net (fo=3, routed)           0.199     1.453    aes7_i/pwm_0/U0/count_reg[8]
    Routing       SLICE_X40Y38                                                      r  aes7_i/pwm_0/U0/count_reg[8]_i_1/S[0]
    Routing       SLICE_X40Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.115     1.568 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[0]
                                       net (fo=1, routed)           0.000     1.568    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_7
    Routing       SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          0.991     1.438    aes7_i/pwm_0/U0/clk
                  SLICE_X40Y38         FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
                                       clock pessimism             -0.326     1.112    
                  SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.105     1.217    aes7_i/pwm_0/U0/count_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         -1.217    
                                       arrival time                           1.568    
  ---------------------------------------------------------------------------------
                                       slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { pwmfreq }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X41Y37  aes7_i/pwm_0/U0/en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X43Y35  aes7_i/pwm_0/U0/l_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X43Y35  aes7_i/pwm_0/U0/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y36  aes7_i/pwm_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y36  aes7_i/pwm_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y36  aes7_i/pwm_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y36  aes7_i/pwm_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y36  aes7_i/pwm_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X41Y37  aes7_i/pwm_0/U0/en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y37  aes7_i/pwm_0/U0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X40Y38  aes7_i/pwm_0/U0/count_reg[8]/C



