# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../twos_c_system.srcs/sources_1/new/twos_c_system.vhd" \
"../../../../twos_c_system.srcs/sources_1/new/twos_c_test.vhd" \

# Do not sort compile order
nosort
