===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.9588 seconds

  ----Wall Time----  ----Name----
    5.0761 ( 13.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    4.3086 ( 11.1%)    Parse modules
    0.7368 (  1.9%)    Verify circuit
   22.1833 ( 56.9%)  'firrtl.circuit' Pipeline
    0.6987 (  1.8%)    LowerFIRRTLAnnotations
    0.0578 (  0.1%)    LowerIntrinsics
    0.0577 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4916 (  6.4%)    'firrtl.module' Pipeline
    0.8087 (  2.1%)      DropName
    1.6829 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0728 (  0.2%)    'firrtl.module' Pipeline
    0.0728 (  0.2%)      LowerCHIRRTLPass
    0.1144 (  0.3%)    InferWidths
    0.6882 (  1.8%)    MemToRegOfVec
    0.9374 (  2.4%)    InferResets
    0.0554 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0974 (  0.2%)    WireDFT
    0.6048 (  1.6%)    'firrtl.module' Pipeline
    0.6048 (  1.6%)      FlattenMemory
    0.8767 (  2.3%)    LowerFIRRTLTypes
    0.9314 (  2.4%)    'firrtl.module' Pipeline
    0.8982 (  2.3%)      ExpandWhens
    0.0331 (  0.1%)      SFCCompat
    0.8316 (  2.1%)    Inliner
    1.0243 (  2.6%)    'firrtl.module' Pipeline
    1.0243 (  2.6%)      RandomizeRegisterInit
    0.5372 (  1.4%)    CheckCombCycles
    0.0570 (  0.1%)      (A) circt::firrtl::InstanceGraph
    8.2008 ( 21.0%)    'firrtl.module' Pipeline
    7.7538 ( 19.9%)      Canonicalizer
    0.4470 (  1.1%)      InferReadWrite
    0.1786 (  0.5%)    PrefixModules
    0.0653 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.2543 (  3.2%)    IMConstProp
    0.0627 (  0.2%)    AddSeqMemPorts
    0.0627 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4925 (  1.3%)    CreateSiFiveMetadata
    0.0306 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6260 (  1.6%)    SymbolDCE
    0.0651 (  0.2%)    BlackBoxReader
    0.0651 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3916 (  1.0%)    'firrtl.module' Pipeline
    0.3916 (  1.0%)      DropName
    0.5978 (  1.5%)  InnerSymbolDCE
    6.3353 ( 16.3%)  'firrtl.circuit' Pipeline
    5.2983 ( 13.6%)    'firrtl.module' Pipeline
    5.2982 ( 13.6%)      Canonicalizer
    0.6521 (  1.7%)    IMDeadCodeElim
    0.0666 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0367 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2141 (  0.5%)    LowerXMR
    0.0261 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6884 (  1.8%)  LowerFIRRTLToHW
    0.0239 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    1.0840 (  2.8%)  'hw.module' Pipeline
    0.1604 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2831 (  0.7%)    Canonicalizer
    0.1652 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4752 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9051 (  2.3%)  'hw.module' Pipeline
    0.2574 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3257 (  0.8%)    Canonicalizer
    0.1388 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1830 (  0.5%)    HWCleanup
    0.2139 (  0.5%)  'hw.module' Pipeline
    0.0212 (  0.1%)    HWLegalizeModules
    0.1927 (  0.5%)    PrettifyVerilog
    0.1866 (  0.5%)  StripDebugInfoWithPred
    1.6107 (  4.1%)  ExportVerilog
    0.4672 (  1.2%)  'builtin.module' Pipeline
    0.4323 (  1.1%)    'hw.module' Pipeline
    0.4323 (  1.1%)      PrepareForEmission
   -0.4632 ( -1.2%)  Rest
   38.9588 (100.0%)  Total

{
  totalTime: 38.998,
  maxMemory: 619716608
}
