-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/IEEE_8021513_RX_src_data_words_in_payload.vhd
-- Created: 2024-10-06 17:05:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_RX_src_data_words_in_payload
-- Source Path: HDLRx/full_rx/rx_payload_full/data_words_in_payload
-- Hierarchy Level: 2
-- Model version: 1.129
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_RX_src_data_words_in_payload IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        psdu_size                         :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix1 [24]
        msg_duration                      :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix1 [16]
        payload_words                     :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25
        );
END IEEE_8021513_RX_src_data_words_in_payload;


ARCHITECTURE rtl OF IEEE_8021513_RX_src_data_words_in_payload IS

  -- Signals
  SIGNAL Data_Type_Conversion_out1_23     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_22     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_21     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_20     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_19     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_18     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_17     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_16     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_15     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_14     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_13     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_12     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_11     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_10     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_9      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_8      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_7      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_6      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_5      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_4      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_3      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_2      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_1      : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_15    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_14    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_13    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_12    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_11    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_10    : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_9     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_8     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_7     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_6     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_5     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_4     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_3     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_2     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion1_out1_1     : std_logic;  -- ufix1
  SIGNAL Data_Type_Conversion_out1_0      : std_logic;  -- ufix1
  SIGNAL y                                : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Data_Type_Conversion1_out1_0     : std_logic;  -- ufix1
  SIGNAL y_1                              : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Subtract_sub_cast                : signed(24 DOWNTO 0);  -- sfix25
  SIGNAL Subtract_sub_cast_1              : signed(24 DOWNTO 0);  -- sfix25
  SIGNAL Subtract_out1                    : signed(24 DOWNTO 0);  -- sfix25
  SIGNAL Delay_out1                       : signed(24 DOWNTO 0);  -- sfix25

BEGIN
  -- Remove excess words as indicated in msg_duration

  Data_Type_Conversion_out1_23 <= psdu_size(23);

  Data_Type_Conversion_out1_22 <= psdu_size(22);

  Data_Type_Conversion_out1_21 <= psdu_size(21);

  Data_Type_Conversion_out1_20 <= psdu_size(20);

  Data_Type_Conversion_out1_19 <= psdu_size(19);

  Data_Type_Conversion_out1_18 <= psdu_size(18);

  Data_Type_Conversion_out1_17 <= psdu_size(17);

  Data_Type_Conversion_out1_16 <= psdu_size(16);

  Data_Type_Conversion_out1_15 <= psdu_size(15);

  Data_Type_Conversion_out1_14 <= psdu_size(14);

  Data_Type_Conversion_out1_13 <= psdu_size(13);

  Data_Type_Conversion_out1_12 <= psdu_size(12);

  Data_Type_Conversion_out1_11 <= psdu_size(11);

  Data_Type_Conversion_out1_10 <= psdu_size(10);

  Data_Type_Conversion_out1_9 <= psdu_size(9);

  Data_Type_Conversion_out1_8 <= psdu_size(8);

  Data_Type_Conversion_out1_7 <= psdu_size(7);

  Data_Type_Conversion_out1_6 <= psdu_size(6);

  Data_Type_Conversion_out1_5 <= psdu_size(5);

  Data_Type_Conversion_out1_4 <= psdu_size(4);

  Data_Type_Conversion_out1_3 <= psdu_size(3);

  Data_Type_Conversion_out1_2 <= psdu_size(2);

  Data_Type_Conversion_out1_1 <= psdu_size(1);

  Data_Type_Conversion1_out1_15 <= msg_duration(15);

  Data_Type_Conversion1_out1_14 <= msg_duration(14);

  Data_Type_Conversion1_out1_13 <= msg_duration(13);

  Data_Type_Conversion1_out1_12 <= msg_duration(12);

  Data_Type_Conversion1_out1_11 <= msg_duration(11);

  Data_Type_Conversion1_out1_10 <= msg_duration(10);

  Data_Type_Conversion1_out1_9 <= msg_duration(9);

  Data_Type_Conversion1_out1_8 <= msg_duration(8);

  Data_Type_Conversion1_out1_7 <= msg_duration(7);

  Data_Type_Conversion1_out1_6 <= msg_duration(6);

  Data_Type_Conversion1_out1_5 <= msg_duration(5);

  Data_Type_Conversion1_out1_4 <= msg_duration(4);

  Data_Type_Conversion1_out1_3 <= msg_duration(3);

  Data_Type_Conversion1_out1_2 <= msg_duration(2);

  Data_Type_Conversion1_out1_1 <= msg_duration(1);

  Data_Type_Conversion_out1_0 <= psdu_size(0);

  y <= unsigned'(Data_Type_Conversion_out1_23 & Data_Type_Conversion_out1_22 & Data_Type_Conversion_out1_21 & Data_Type_Conversion_out1_20 & Data_Type_Conversion_out1_19 & Data_Type_Conversion_out1_18 & Data_Type_Conversion_out1_17 & Data_Type_Conversion_out1_16 & Data_Type_Conversion_out1_15 & Data_Type_Conversion_out1_14 & Data_Type_Conversion_out1_13 & Data_Type_Conversion_out1_12 & Data_Type_Conversion_out1_11 & Data_Type_Conversion_out1_10 & Data_Type_Conversion_out1_9 & Data_Type_Conversion_out1_8 & Data_Type_Conversion_out1_7 & Data_Type_Conversion_out1_6 & Data_Type_Conversion_out1_5 & Data_Type_Conversion_out1_4 & Data_Type_Conversion_out1_3 & Data_Type_Conversion_out1_2 & Data_Type_Conversion_out1_1 & Data_Type_Conversion_out1_0);

  Data_Type_Conversion1_out1_0 <= msg_duration(0);

  y_1 <= unsigned'(Data_Type_Conversion1_out1_15 & Data_Type_Conversion1_out1_14 & Data_Type_Conversion1_out1_13 & Data_Type_Conversion1_out1_12 & Data_Type_Conversion1_out1_11 & Data_Type_Conversion1_out1_10 & Data_Type_Conversion1_out1_9 & Data_Type_Conversion1_out1_8 & Data_Type_Conversion1_out1_7 & Data_Type_Conversion1_out1_6 & Data_Type_Conversion1_out1_5 & Data_Type_Conversion1_out1_4 & Data_Type_Conversion1_out1_3 & Data_Type_Conversion1_out1_2 & Data_Type_Conversion1_out1_1 & Data_Type_Conversion1_out1_0);

  Subtract_sub_cast <= signed(resize(y, 25));
  Subtract_sub_cast_1 <= signed(resize(y_1, 25));
  Subtract_out1 <= Subtract_sub_cast - Subtract_sub_cast_1;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= to_signed(16#0000000#, 25);
      ELSIF enb = '1' THEN
        Delay_out1 <= Subtract_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  payload_words <= std_logic_vector(Delay_out1);

END rtl;

