

================================================================
== Vivado HLS Report for 'secure_enclave_key_store_ghash_iteration'
================================================================
* Date:           Sun Jan  8 14:28:35 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_key_store
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.98|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         1|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_i)
* FSM state operations: 

 <State 1>: 3.98ns
ST_1: x_prev_V_read [1/1] 1.04ns
:0  %x_prev_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %x_prev_V)

ST_1: d_V_read [1/1] 1.04ns
:1  %d_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %d_V)

ST_1: h_V_read [1/1] 1.04ns
:2  %h_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %h_V)

ST_1: r_V_3 [1/1] 1.37ns
:3  %r_V_3 = xor i128 %d_V_read, %x_prev_V_read

ST_1: stg_7 [1/1] 1.57ns
:4  br label %1


 <State 2>: 2.74ns
ST_2: agg_result_V_i [1/1] 0.00ns
:0  %agg_result_V_i = phi i128 [ 0, %0 ], [ %agg_result_V_0_r_V_i, %._crit_edge.i ]

ST_2: lhs_V [1/1] 0.00ns
:1  %lhs_V = phi i128 [ 0, %0 ], [ %lhs_V_r_V_i, %._crit_edge.i ]

ST_2: rhs_V [1/1] 0.00ns
:2  %rhs_V = phi i128 [ %r_V_3, %0 ], [ %r_V_2, %._crit_edge.i ]

ST_2: i_assign [1/1] 0.00ns
:3  %i_assign = phi i8 [ 0, %0 ], [ %i, %._crit_edge.i ]

ST_2: i_assign_cast1 [1/1] 0.00ns
:4  %i_assign_cast1 = zext i8 %i_assign to i32

ST_2: exitcond_i [1/1] 2.00ns
:5  %exitcond_i = icmp eq i8 %i_assign, -128

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_2: i [1/1] 1.72ns
:7  %i = add i8 %i_assign, 1

ST_2: stg_16 [1/1] 0.00ns
:8  br i1 %exitcond_i, label %gf_mult.exit, label %._crit_edge.i

ST_2: tmp [1/1] 0.00ns
._crit_edge.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %h_V_read, i32 %i_assign_cast1)

ST_2: z_V [1/1] 1.37ns
._crit_edge.i:1  %z_V = xor i128 %lhs_V, %rhs_V

ST_2: agg_result_V_0_r_V_i [1/1] 1.37ns
._crit_edge.i:2  %agg_result_V_0_r_V_i = select i1 %tmp, i128 %z_V, i128 %agg_result_V_i

ST_2: lhs_V_r_V_i [1/1] 1.37ns
._crit_edge.i:3  %lhs_V_r_V_i = select i1 %tmp, i128 %z_V, i128 %lhs_V

ST_2: r_V_1 [1/1] 0.00ns
._crit_edge.i:4  %r_V_1 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V, i32 1, i32 127)

ST_2: r_V_2 [1/1] 0.00ns
._crit_edge.i:5  %r_V_2 = zext i127 %r_V_1 to i128

ST_2: stg_23 [1/1] 0.00ns
._crit_edge.i:6  br label %1

ST_2: stg_24 [1/1] 0.00ns
gf_mult.exit:0  ret i128 %agg_result_V_i



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
