<stg><name>conv3</name>


<trans_list>

<trans id="639" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="2" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="9" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="17" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="53" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="54" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="56" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="57" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="57" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="59" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="66" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul26"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val

]]></Node>
<StgValue><ssdm name="conv3_biases_0_0_val_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %store_ln31 = store i2 0, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %store_ln31 = store i8 0, i8 %phi_mul26

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln31 = br void %VITIS_LOOP_32_2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_2:0 %phi_mul26_load = load i8 %phi_mul26

]]></Node>
<StgValue><ssdm name="phi_mul26_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_2:1 %tj_1 = load i2 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_32_2:2 %zext_ln31 = zext i8 %phi_mul26_load

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_2:3 %add_ln31_1 = add i8 %phi_mul26_load, i8 85

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_32_2:4 %icmp_ln31 = icmp_eq  i2 %tj_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_32_2:5 %add_ln31 = add i2 %tj_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_2:6 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_81_11.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_32_2.split:2 %empty = add i9 %zext_ln31, i9 510

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_2.split:3 %p_cast3 = sext i9 %empty

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_2.split:4 %br_ln32 = br void %VITIS_LOOP_45_3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_81_11.preheader:0 %yr = alloca i32 1

]]></Node>
<StgValue><ssdm name="yr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_81_11.preheader:1 %store_ln83 = store i8 0, i8 %yr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_81_11.preheader:2 %br_ln83 = br void %VITIS_LOOP_81_11

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_45_3:0 %ti = phi i2 %add_ln32, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i2 0, void %VITIS_LOOP_32_2.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_45_3:1 %phi_mul24 = phi i8 %add_ln32_1, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i8 0, void %VITIS_LOOP_32_2.split

]]></Node>
<StgValue><ssdm name="phi_mul24"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_45_3:2 %zext_ln32 = zext i8 %phi_mul24

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_45_3:3 %add_ln32_1 = add i8 %phi_mul24, i8 85

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_45_3:4 %icmp_ln32 = icmp_eq  i2 %ti, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_45_3:5 %add_ln32 = add i2 %ti, i2 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_45_3:6 %br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_45_3.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_45_3.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_3.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_45_3.split:2 %br_ln105 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:0 %store_ln31 = store i2 %add_ln31, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:1 %store_ln31 = store i8 %add_ln31_1, i8 %phi_mul26

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:2 %br_ln31 = br void %VITIS_LOOP_32_2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty_69 = phi i18 0, void %VITIS_LOOP_45_3.split, i18 %empty_70, void %memset.loop.i.split

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i:1 %exitcond393 = icmp_eq  i18 %empty_69, i18 253472

]]></Node>
<StgValue><ssdm name="exitcond393"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memset.loop.i:2 %empty_70 = add i18 %empty_69, i18 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond393, void %memset.loop.i.split, void %VITIS_LOOP_107_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 253472, i64 253472, i64 253472

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="18">
<![CDATA[
memset.loop.i.split:1 %p_cast38 = zext i18 %empty_69

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i18 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_107_1.i:0 %add_ln112_1 = add i9 %zext_ln32, i9 510

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_107_1.i:1 %sext_ln112 = sext i9 %add_ln112_1

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_107_1.i:2 %br_ln107 = br void %VITIS_LOOP_108_2.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_108_2.i:0 %nin = phi i6 %add_ln107, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_1.i

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
VITIS_LOOP_108_2.i:1 %phi_mul = phi i12 %add_ln107_1, void %for.inc25.i, i12 0, void %VITIS_LOOP_107_1.i

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_108_2.i:2 %add_ln107_1 = add i12 %phi_mul, i12 89

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_108_2.i:3 %trunc_ln107 = trunc i6 %nin

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_108_2.i:4 %icmp_ln107 = icmp_eq  i6 %nin, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_108_2.i:5 %add_ln107 = add i6 %nin, i6 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_108_2.i:6 %br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_2.i.split, void %VITIS_LOOP_49_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_108_2.i.split:0 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_2.i.split:1 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="2">
<![CDATA[
VITIS_LOOP_108_2.i.split:2 %zext_ln116 = zext i2 %trunc_ln107

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
VITIS_LOOP_108_2.i.split:3 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln107, i8 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_108_2.i.split:4 %zext_ln116_1 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_108_2.i.split:5 %sub_ln116 = sub i11 %zext_ln116_1, i11 %zext_ln116

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_108_2.i.split:6 %sext_ln107 = sext i11 %sub_ln116

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_108_2.i.split:7 %trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nin, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_108_2.i.split:8 %br_ln108 = br void %VITIS_LOOP_109_3.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_5.preheader:0 %br_ln48 = br void %VITIS_LOOP_49_5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_109_3.i:0 %by = phi i7 %add_ln108, void %for.inc22.i, i7 0, void %VITIS_LOOP_108_2.i.split

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_109_3.i:1 %zext_ln116_2 = zext i7 %by

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_109_3.i:2 %add_ln116 = add i12 %phi_mul, i12 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_109_3.i:3 %zext_ln108 = zext i12 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_109_3.i:4 %mul_ln108 = mul i18 %zext_ln108, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_109_3.i:5 %zext_ln108_1 = zext i7 %by

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_109_3.i:6 %icmp_ln108 = icmp_eq  i7 %by, i7 89

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_109_3.i:7 %add_ln108 = add i7 %by, i7 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_109_3.i:8 %br_ln108 = br i1 %icmp_ln108, void %VITIS_LOOP_109_3.i.split, void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_109_3.i.split:0 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_109_3.i.split:1 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_109_3.i.split:2 %empty_71 = add i10 %p_cast3, i10 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_109_3.i.split:3 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_109_3.i.split:4 %icmp_ln41 = icmp_sgt  i10 %empty_71, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_109_3.i.split:5 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_109_3.i.split:6 %select_ln40 = select i1 %tmp_5, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_109_3.i.split:7 %or_ln40 = or i1 %tmp_3, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_109_3.i.split:8 %yClamped = select i1 %or_ln40, i10 %select_ln40, i10 %empty_71

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_109_3.i.split:9 %sext_ln116 = sext i10 %yClamped

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_109_3.i.split:10 %add_ln116_1 = add i12 %sext_ln107, i12 %sext_ln116

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_109_3.i.split:11 %sext_ln116_1 = sext i12 %add_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="12">
<![CDATA[
VITIS_LOOP_109_3.i.split:12 %trunc_ln116 = trunc i12 %add_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
VITIS_LOOP_109_3.i.split:13 %p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln116, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_109_3.i.split:14 %sub_ln116_1 = sub i18 %p_shl1, i18 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="sub_ln116_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_109_3.i.split:15 %br_ln109 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.i:0 %br_ln107 = br void %VITIS_LOOP_108_2.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i7 %add_ln109, void %for.inc.i.split, i7 0, void %VITIS_LOOP_109_3.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="7">
<![CDATA[
for.inc.i:1 %zext_ln116_3 = zext i7 %bx

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i:2 %add_ln116_2 = add i18 %mul_ln108, i18 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i:3 %zext_ln116_4 = zext i18 %add_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="7">
<![CDATA[
for.inc.i:5 %zext_ln109 = zext i7 %bx

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:6 %icmp_ln109 = icmp_eq  i7 %bx, i7 89

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:7 %add_ln109 = add i7 %bx, i7 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln109 = br i1 %icmp_ln109, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:2 %add_ln112 = add i10 %sext_ln112, i10 %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:3 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:4 %icmp_ln41_1 = icmp_sgt  i10 %add_ln112, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:5 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:6 %select_ln40_2 = select i1 %tmp_10, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:7 %or_ln40_1 = or i1 %tmp_7, i1 %icmp_ln41_1

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:8 %xClamped = select i1 %or_ln40_1, i10 %select_ln40_2, i10 %add_ln112

]]></Node>
<StgValue><ssdm name="xClamped"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="10">
<![CDATA[
for.inc.i.split:9 %sext_ln116_2 = sext i10 %xClamped

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.i.split:10 %add_ln116_3 = add i18 %sub_ln116_1, i18 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="18">
<![CDATA[
for.inc.i.split:11 %zext_ln116_5 = zext i18 %add_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:15 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:17 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:21 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:22 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:23 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:24 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:25 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:27 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln108 = br void %VITIS_LOOP_109_3.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln109"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:21 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:22 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:23 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:24 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:25 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="18">
<![CDATA[
for.inc.i.split:27 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc.i.split:28 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63, i3 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
for.inc.i.split:29 %store_ln116 = store i32 %tmp, i18 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:30 %br_ln109 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_5:0 %ty = phi i7 %add_ln48, void %for.inc61, i7 0, void %VITIS_LOOP_49_5.preheader

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_5:1 %phi_mul20 = phi i13 %add_ln48_1, void %for.inc61, i13 0, void %VITIS_LOOP_49_5.preheader

]]></Node>
<StgValue><ssdm name="phi_mul20"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_49_5:2 %add_ln48_1 = add i13 %phi_mul20, i13 85

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_49_5:3 %icmp_ln48 = icmp_eq  i7 %ty, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_49_5:4 %add_ln48 = add i7 %ty, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_49_5:5 %br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_130_3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_49_5.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_49_5.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_5.split:2 %br_ln49 = br void %VITIS_LOOP_52_6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i.preheader:0 %br_ln129 = br void %VITIS_LOOP_130_3.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_52_6:0 %tx = phi i7 %add_ln49, void %for.inc58, i7 0, void %VITIS_LOOP_49_5.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="7">
<![CDATA[
VITIS_LOOP_52_6:1 %tx_cast = zext i7 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_52_6:2 %empty_72 = add i13 %phi_mul20, i13 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_52_6:3 %p_cast41 = zext i13 %empty_72

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_52_6:4 %output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast41

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_52_6:5 %icmp_ln49 = icmp_eq  i7 %tx, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_52_6:6 %add_ln49 = add i7 %tx, i7 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_52_6:7 %br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_52_6.split:2 %output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln48 = br void %VITIS_LOOP_49_5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_52_6.split:0 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_52_6.split:1 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_52_6.split:2 %output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_52_6.split:3 %br_ln52 = br void %VITIS_LOOP_53_7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_7:0 %ky = phi i3 %add_ln52, void %for.inc55, i3 0, void %VITIS_LOOP_52_6.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_7:1 %add51_7_lcssa_lcssa28 = phi i32 %add51_7_lcssa27, void %for.inc55, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split

]]></Node>
<StgValue><ssdm name="add51_7_lcssa_lcssa28"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_53_7:2 %zext_ln52 = zext i3 %ky

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_53_7:3 %zext_ln52_1 = zext i3 %ky

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_53_7:4 %icmp_ln52 = icmp_eq  i3 %ky, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_53_7:5 %add_ln52 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_7:6 %br_ln52 = br i1 %icmp_ln52, void %VITIS_LOOP_53_7.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_53_7.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_53_7.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_53_7.split:2 %empty_73 = add i7 %zext_ln52_1, i7 %ty

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_7.split:3 %zext_ln53 = zext i7 %empty_73

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_53_7.split:4 %br_ln53 = br void %VITIS_LOOP_61_8

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc58:0 %store_ln63 = store i32 %add51_7_lcssa_lcssa28, i13 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln49 = br void %VITIS_LOOP_52_6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_61_8:0 %kx = phi i3 %add_ln53, void %for.inc52, i3 0, void %VITIS_LOOP_53_7.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_61_8:1 %add51_7_lcssa27 = phi i32 %add51_725, void %for.inc52, i32 %add51_7_lcssa_lcssa28, void %VITIS_LOOP_53_7.split

]]></Node>
<StgValue><ssdm name="add51_7_lcssa27"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_61_8:2 %zext_ln53_1 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_61_8:3 %zext_ln53_2 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_61_8:4 %icmp_ln53 = icmp_eq  i3 %kx, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_61_8:5 %add_ln53 = add i3 %kx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_61_8:6 %br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_61_8.split:0 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_61_8.split:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_61_8.split:2 %add_ln57 = add i7 %zext_ln53_2, i7 %tx

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="7">
<![CDATA[
VITIS_LOOP_61_8.split:3 %zext_ln61 = zext i7 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_61_8.split:4 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln52 = br void %VITIS_LOOP_53_7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc:0 %nin_1 = phi i6 %add_ln61, void %for.inc.split, i6 0, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="nin_1"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %add51_725 = phi i32 %add51_7, void %for.inc.split, i32 %add51_7_lcssa27, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="add51_725"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="6">
<![CDATA[
for.inc:3 %zext_ln63_1 = zext i6 %nin_1

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:4 %mul_ln63 = mul i12 %zext_ln63_1, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:5 %add_ln63 = add i12 %mul_ln63, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="12">
<![CDATA[
for.inc:6 %zext_ln63_2 = zext i12 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:7 %mul_ln63_1 = mul i18 %zext_ln63_2, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="6">
<![CDATA[
for.inc:23 %trunc_ln61 = trunc i6 %nin_1

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc:24 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %nin_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="267" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:7 %mul_ln63_1 = mul i18 %zext_ln63_2, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="268" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:7 %mul_ln63_1 = mul i18 %zext_ln63_2, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:8 %add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="6">
<![CDATA[
for.inc:2 %zext_ln63 = zext i6 %nin_1

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc:8 %add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="18">
<![CDATA[
for.inc:9 %zext_ln63_3 = zext i18 %add_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:10 %input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_3"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc:11 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %nin_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8">
<![CDATA[
for.inc:12 %zext_ln63_4 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:13 %add_ln63_2 = add i9 %zext_ln63_4, i9 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:14 %tmp_11_cast = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc:15 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_11_cast, i3 %ky

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="9">
<![CDATA[
for.inc:16 %zext_ln63_5 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:17 %tmp_13_cast = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="3" op_3_bw="2">
<![CDATA[
for.inc:18 %p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i3.i2, i5 %tmp_13_cast, i3 %ky, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:19 %add_ln63_3 = add i10 %p_shl2, i10 %zext_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:20 %add_ln63_4 = add i10 %add_ln63_3, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="10">
<![CDATA[
for.inc:21 %zext_ln63_6 = zext i10 %add_ln63_4

]]></Node>
<StgValue><ssdm name="zext_ln63_6"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:22 %conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_6

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:25 %br_ln61 = br i1 %tmp_11, void %for.inc.split, void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:2 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i18 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:183 %add_ln61 = add i6 %nin_1, i6 8

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
for.inc52:0 %br_ln53 = br void %VITIS_LOOP_61_8

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="291" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:2 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i18 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:7 %or_ln61 = or i5 %trunc_ln61, i5 1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:8 %zext_ln63_7 = zext i5 %or_ln61

]]></Node>
<StgValue><ssdm name="zext_ln63_7"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:9 %mul_ln63_2 = mul i12 %zext_ln63_7, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:10 %add_ln63_5 = add i12 %mul_ln63_2, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:11 %zext_ln63_8 = zext i12 %add_ln63_5

]]></Node>
<StgValue><ssdm name="zext_ln63_8"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:12 %mul_ln63_3 = mul i18 %zext_ln63_8, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:16 %shl_ln63 = shl i5 %or_ln61, i5 2

]]></Node>
<StgValue><ssdm name="shl_ln63"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:17 %or_ln63 = or i5 %shl_ln63, i5 %or_ln61

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %or_ln61, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
for.inc.split:19 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %tmp_12, i5 %or_ln63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:20 %zext_ln63_10 = zext i7 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln63_10"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:21 %add_ln63_7 = add i8 %zext_ln63_10, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:3 %bitcast_ln63 = bitcast i32 %conv3_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:12 %mul_ln63_3 = mul i18 %zext_ln63_8, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="308" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:12 %mul_ln63_3 = mul i18 %zext_ln63_8, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:13 %add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="311" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:13 %add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:14 %zext_ln63_9 = zext i18 %add_ln63_6

]]></Node>
<StgValue><ssdm name="zext_ln63_9"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_4"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:22 %zext_ln63_11 = zext i8 %add_ln63_7

]]></Node>
<StgValue><ssdm name="zext_ln63_11"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:23 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_7, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:24 %add_ln63_8 = add i10 %p_shl, i10 %zext_ln63_11

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:25 %add_ln63_9 = add i10 %add_ln63_8, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:26 %zext_ln63_12 = zext i10 %add_ln63_9

]]></Node>
<StgValue><ssdm name="zext_ln63_12"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_12

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:28 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:30 %input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="323" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add1 = fadd i32 %add51_725, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:28 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:30 %input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:33 %or_ln61_1 = or i5 %trunc_ln61, i5 2

]]></Node>
<StgValue><ssdm name="or_ln61_1"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:35 %zext_ln63_14 = zext i5 %or_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln63_14"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:36 %mul_ln63_4 = mul i12 %zext_ln63_14, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:37 %add_ln63_10 = add i12 %mul_ln63_4, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:38 %zext_ln63_15 = zext i12 %add_ln63_10

]]></Node>
<StgValue><ssdm name="zext_ln63_15"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:39 %mul_ln63_5 = mul i18 %zext_ln63_15, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="332" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add1 = fadd i32 %add51_725, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:29 %bitcast_ln63_1 = bitcast i32 %conv3_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:39 %mul_ln63_5 = mul i18 %zext_ln63_15, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="336" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add1 = fadd i32 %add51_725, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:39 %mul_ln63_5 = mul i18 %zext_ln63_15, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:40 %add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="340" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add1 = fadd i32 %add51_725, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:34 %zext_ln63_13 = zext i5 %or_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln63_13"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:40 %add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:41 %zext_ln63_16 = zext i18 %add_ln63_11

]]></Node>
<StgValue><ssdm name="zext_ln63_16"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_5"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:43 %tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:44 %zext_ln63_17 = zext i7 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln63_17"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:45 %add_ln63_12 = add i8 %zext_ln63_17, i8 %zext_ln63_13

]]></Node>
<StgValue><ssdm name="add_ln63_12"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:46 %add_ln63_13 = add i8 %add_ln63_12, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_13"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:47 %zext_ln63_18 = zext i8 %add_ln63_13

]]></Node>
<StgValue><ssdm name="zext_ln63_18"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:48 %p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_13, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:49 %add_ln63_14 = add i10 %p_shl3, i10 %zext_ln63_18

]]></Node>
<StgValue><ssdm name="add_ln63_14"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:50 %add_ln63_15 = add i10 %add_ln63_14, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_15"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:51 %zext_ln63_19 = zext i10 %add_ln63_15

]]></Node>
<StgValue><ssdm name="zext_ln63_19"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:52 %conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_19

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:53 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:55 %input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="358" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add51_1 = fadd i32 %add1, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:53 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:55 %input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:58 %or_ln61_2 = or i5 %trunc_ln61, i5 3

]]></Node>
<StgValue><ssdm name="or_ln61_2"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:60 %zext_ln63_21 = zext i5 %or_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln63_21"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:61 %mul_ln63_6 = mul i12 %zext_ln63_21, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:62 %add_ln63_16 = add i12 %mul_ln63_6, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_16"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:63 %zext_ln63_22 = zext i12 %add_ln63_16

]]></Node>
<StgValue><ssdm name="zext_ln63_22"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:64 %mul_ln63_7 = mul i18 %zext_ln63_22, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="367" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add51_1 = fadd i32 %add1, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:54 %bitcast_ln63_2 = bitcast i32 %conv3_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln63_2"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:64 %mul_ln63_7 = mul i18 %zext_ln63_22, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="371" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add51_1 = fadd i32 %add1, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:64 %mul_ln63_7 = mul i18 %zext_ln63_22, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:65 %add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="375" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add51_1 = fadd i32 %add1, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:59 %zext_ln63_20 = zext i5 %or_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln63_20"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:65 %add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_17"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:66 %zext_ln63_23 = zext i18 %add_ln63_17

]]></Node>
<StgValue><ssdm name="zext_ln63_23"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:67 %input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_23

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_6"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:68 %tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:69 %zext_ln63_24 = zext i7 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln63_24"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:70 %add_ln63_18 = add i8 %zext_ln63_24, i8 %zext_ln63_20

]]></Node>
<StgValue><ssdm name="add_ln63_18"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:71 %add_ln63_19 = add i8 %add_ln63_18, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_19"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:72 %zext_ln63_25 = zext i8 %add_ln63_19

]]></Node>
<StgValue><ssdm name="zext_ln63_25"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:73 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_19, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:74 %add_ln63_20 = add i10 %p_shl5, i10 %zext_ln63_25

]]></Node>
<StgValue><ssdm name="add_ln63_20"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:75 %add_ln63_21 = add i10 %add_ln63_20, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_21"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:76 %zext_ln63_26 = zext i10 %add_ln63_21

]]></Node>
<StgValue><ssdm name="zext_ln63_26"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:77 %conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_26

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_3"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:78 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:80 %input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="393" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add51_2 = fadd i32 %add51_1, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:78 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:80 %input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:83 %or_ln61_3 = or i5 %trunc_ln61, i5 4

]]></Node>
<StgValue><ssdm name="or_ln61_3"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:85 %zext_ln63_28 = zext i5 %or_ln61_3

]]></Node>
<StgValue><ssdm name="zext_ln63_28"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:86 %mul_ln63_8 = mul i12 %zext_ln63_28, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:87 %add_ln63_22 = add i12 %mul_ln63_8, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_22"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:88 %zext_ln63_29 = zext i12 %add_ln63_22

]]></Node>
<StgValue><ssdm name="zext_ln63_29"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:89 %mul_ln63_9 = mul i18 %zext_ln63_29, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="402" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add51_2 = fadd i32 %add51_1, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:79 %bitcast_ln63_3 = bitcast i32 %conv3_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln63_3"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:81 %mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:89 %mul_ln63_9 = mul i18 %zext_ln63_29, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="406" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add51_2 = fadd i32 %add51_1, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:81 %mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:89 %mul_ln63_9 = mul i18 %zext_ln63_29, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:90 %add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="410" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %add51_2 = fadd i32 %add51_1, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:81 %mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:84 %zext_ln63_27 = zext i5 %or_ln61_3

]]></Node>
<StgValue><ssdm name="zext_ln63_27"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:90 %add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_23"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:91 %zext_ln63_30 = zext i18 %add_ln63_23

]]></Node>
<StgValue><ssdm name="zext_ln63_30"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:92 %input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_30

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_7"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:93 %tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:94 %zext_ln63_31 = zext i7 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln63_31"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:95 %add_ln63_24 = add i8 %zext_ln63_31, i8 %zext_ln63_27

]]></Node>
<StgValue><ssdm name="add_ln63_24"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:96 %add_ln63_25 = add i8 %add_ln63_24, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_25"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:97 %zext_ln63_32 = zext i8 %add_ln63_25

]]></Node>
<StgValue><ssdm name="zext_ln63_32"/></StgValue>
</operation>

<operation id="421" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:98 %p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_25, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="422" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:99 %add_ln63_26 = add i10 %p_shl7, i10 %zext_ln63_32

]]></Node>
<StgValue><ssdm name="add_ln63_26"/></StgValue>
</operation>

<operation id="423" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:100 %add_ln63_27 = add i10 %add_ln63_26, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_27"/></StgValue>
</operation>

<operation id="424" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:101 %zext_ln63_33 = zext i10 %add_ln63_27

]]></Node>
<StgValue><ssdm name="zext_ln63_33"/></StgValue>
</operation>

<operation id="425" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:102 %conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_33

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_4"/></StgValue>
</operation>

<operation id="426" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:103 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:105 %input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="428" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:82 %add51_3 = fadd i32 %add51_2, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:103 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:105 %input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:108 %or_ln61_4 = or i5 %trunc_ln61, i5 5

]]></Node>
<StgValue><ssdm name="or_ln61_4"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:110 %zext_ln63_35 = zext i5 %or_ln61_4

]]></Node>
<StgValue><ssdm name="zext_ln63_35"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:111 %mul_ln63_10 = mul i12 %zext_ln63_35, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:112 %add_ln63_28 = add i12 %mul_ln63_10, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_28"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:113 %zext_ln63_36 = zext i12 %add_ln63_28

]]></Node>
<StgValue><ssdm name="zext_ln63_36"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:114 %mul_ln63_11 = mul i18 %zext_ln63_36, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="437" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:82 %add51_3 = fadd i32 %add51_2, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:104 %bitcast_ln63_4 = bitcast i32 %conv3_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln63_4"/></StgValue>
</operation>

<operation id="439" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:106 %mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="440" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:114 %mul_ln63_11 = mul i18 %zext_ln63_36, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="441" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:82 %add51_3 = fadd i32 %add51_2, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:106 %mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:114 %mul_ln63_11 = mul i18 %zext_ln63_36, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:115 %add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_29"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="445" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:82 %add51_3 = fadd i32 %add51_2, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:106 %mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:109 %zext_ln63_34 = zext i5 %or_ln61_4

]]></Node>
<StgValue><ssdm name="zext_ln63_34"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:115 %add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_29"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:116 %zext_ln63_37 = zext i18 %add_ln63_29

]]></Node>
<StgValue><ssdm name="zext_ln63_37"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:117 %input_fm_buffer_addr_8 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_37

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_8"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:118 %tmp_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:119 %zext_ln63_38 = zext i7 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln63_38"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:120 %add_ln63_30 = add i8 %zext_ln63_38, i8 %zext_ln63_34

]]></Node>
<StgValue><ssdm name="add_ln63_30"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:121 %add_ln63_31 = add i8 %add_ln63_30, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_31"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:122 %zext_ln63_39 = zext i8 %add_ln63_31

]]></Node>
<StgValue><ssdm name="zext_ln63_39"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:123 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_31, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:124 %add_ln63_32 = add i10 %p_shl8, i10 %zext_ln63_39

]]></Node>
<StgValue><ssdm name="add_ln63_32"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:125 %add_ln63_33 = add i10 %add_ln63_32, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_33"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:126 %zext_ln63_40 = zext i10 %add_ln63_33

]]></Node>
<StgValue><ssdm name="zext_ln63_40"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:127 %conv3_weights_addr_5 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_40

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_5"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:128 %conv3_weights_load_5 = load i10 %conv3_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv3_weights_load_5"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:130 %input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="463" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:107 %add51_4 = fadd i32 %add51_3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:128 %conv3_weights_load_5 = load i10 %conv3_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv3_weights_load_5"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:130 %input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:133 %or_ln61_5 = or i5 %trunc_ln61, i5 6

]]></Node>
<StgValue><ssdm name="or_ln61_5"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:134 %zext_ln63_41 = zext i5 %or_ln61_5

]]></Node>
<StgValue><ssdm name="zext_ln63_41"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:135 %zext_ln63_42 = zext i5 %or_ln61_5

]]></Node>
<StgValue><ssdm name="zext_ln63_42"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:136 %mul_ln63_12 = mul i12 %zext_ln63_42, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_12"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:137 %add_ln63_34 = add i12 %mul_ln63_12, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_34"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:138 %zext_ln63_43 = zext i12 %add_ln63_34

]]></Node>
<StgValue><ssdm name="zext_ln63_43"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:139 %mul_ln63_13 = mul i18 %zext_ln63_43, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:143 %tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:144 %zext_ln63_45 = zext i7 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln63_45"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:145 %add_ln63_36 = add i8 %zext_ln63_45, i8 %zext_ln63_41

]]></Node>
<StgValue><ssdm name="add_ln63_36"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:146 %add_ln63_37 = add i8 %add_ln63_36, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_37"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:147 %zext_ln63_46 = zext i8 %add_ln63_37

]]></Node>
<StgValue><ssdm name="zext_ln63_46"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:148 %p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_37, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:149 %add_ln63_38 = add i10 %p_shl6, i10 %zext_ln63_46

]]></Node>
<StgValue><ssdm name="add_ln63_38"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:150 %add_ln63_39 = add i10 %add_ln63_38, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_39"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:158 %or_ln61_6 = or i5 %trunc_ln61, i5 7

]]></Node>
<StgValue><ssdm name="or_ln61_6"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:159 %zext_ln63_48 = zext i5 %or_ln61_6

]]></Node>
<StgValue><ssdm name="zext_ln63_48"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="5">
<![CDATA[
for.inc.split:160 %zext_ln63_49 = zext i5 %or_ln61_6

]]></Node>
<StgValue><ssdm name="zext_ln63_49"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:161 %mul_ln63_14 = mul i12 %zext_ln63_49, i12 89

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:162 %add_ln63_40 = add i12 %mul_ln63_14, i12 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln63_40"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="12">
<![CDATA[
for.inc.split:163 %zext_ln63_50 = zext i12 %add_ln63_40

]]></Node>
<StgValue><ssdm name="zext_ln63_50"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:164 %mul_ln63_15 = mul i18 %zext_ln63_50, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:168 %tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_6, i2 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:169 %zext_ln63_52 = zext i7 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln63_52"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:170 %add_ln63_42 = add i8 %zext_ln63_52, i8 %zext_ln63_48

]]></Node>
<StgValue><ssdm name="add_ln63_42"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:171 %add_ln63_43 = add i8 %add_ln63_42, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln63_43"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:172 %zext_ln63_53 = zext i8 %add_ln63_43

]]></Node>
<StgValue><ssdm name="zext_ln63_53"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.split:173 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_43, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:174 %add_ln63_44 = add i10 %p_shl4, i10 %zext_ln63_53

]]></Node>
<StgValue><ssdm name="add_ln63_44"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:175 %add_ln63_45 = add i10 %add_ln63_44, i10 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln63_45"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="496" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:107 %add51_4 = fadd i32 %add51_3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:129 %bitcast_ln63_5 = bitcast i32 %conv3_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln63_5"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:131 %mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="499" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:139 %mul_ln63_13 = mul i18 %zext_ln63_43, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="500" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:164 %mul_ln63_15 = mul i18 %zext_ln63_50, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="501" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:107 %add51_4 = fadd i32 %add51_3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>

<operation id="502" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:131 %mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="503" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:139 %mul_ln63_13 = mul i18 %zext_ln63_43, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:140 %add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_35"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:164 %mul_ln63_15 = mul i18 %zext_ln63_50, i18 89

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:165 %add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="507" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:107 %add51_4 = fadd i32 %add51_3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:131 %mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:140 %add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_35"/></StgValue>
</operation>

<operation id="510" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:141 %zext_ln63_44 = zext i18 %add_ln63_35

]]></Node>
<StgValue><ssdm name="zext_ln63_44"/></StgValue>
</operation>

<operation id="511" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:142 %input_fm_buffer_addr_9 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_44

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_9"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:151 %zext_ln63_47 = zext i10 %add_ln63_39

]]></Node>
<StgValue><ssdm name="zext_ln63_47"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:152 %conv3_weights_addr_6 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_47

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_6"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:153 %conv3_weights_load_6 = load i10 %conv3_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv3_weights_load_6"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:155 %input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:165 %add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln63_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="517" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:132 %add51_5 = fadd i32 %add51_4, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:153 %conv3_weights_load_6 = load i10 %conv3_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv3_weights_load_6"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:155 %input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="520" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:132 %add51_5 = fadd i32 %add51_4, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:154 %bitcast_ln63_6 = bitcast i32 %conv3_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln63_6"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:156 %mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="523" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:132 %add51_5 = fadd i32 %add51_4, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:156 %mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="525" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:132 %add51_5 = fadd i32 %add51_4, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>

<operation id="526" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:156 %mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>

<operation id="527" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split:166 %zext_ln63_51 = zext i18 %add_ln63_41

]]></Node>
<StgValue><ssdm name="zext_ln63_51"/></StgValue>
</operation>

<operation id="528" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:167 %input_fm_buffer_addr_10 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_51

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_10"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:176 %zext_ln63_54 = zext i10 %add_ln63_45

]]></Node>
<StgValue><ssdm name="zext_ln63_54"/></StgValue>
</operation>

<operation id="530" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:177 %conv3_weights_addr_7 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_54

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_7"/></StgValue>
</operation>

<operation id="531" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:178 %conv3_weights_load_7 = load i10 %conv3_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv3_weights_load_7"/></StgValue>
</operation>

<operation id="532" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:180 %input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="533" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:157 %add51_6 = fadd i32 %add51_5, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>

<operation id="534" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:178 %conv3_weights_load_7 = load i10 %conv3_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv3_weights_load_7"/></StgValue>
</operation>

<operation id="535" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="18">
<![CDATA[
for.inc.split:180 %input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="536" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:157 %add51_6 = fadd i32 %add51_5, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:179 %bitcast_ln63_7 = bitcast i32 %conv3_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln63_7"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:181 %mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="539" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:157 %add51_6 = fadd i32 %add51_5, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:181 %mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="541" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:157 %add51_6 = fadd i32 %add51_5, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:181 %mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="543" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:182 %add51_7 = fadd i32 %add51_6, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="544" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:182 %add51_7 = fadd i32 %add51_6, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="545" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:182 %add51_7 = fadd i32 %add51_6, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="546" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="547" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="548" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:182 %add51_7 = fadd i32 %add51_6, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>

<operation id="549" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:184 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="550" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i:0 %ty_1 = phi i7 %add_ln129, void %for.inc20.i, i7 0, void %VITIS_LOOP_130_3.i.preheader

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="551" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i:1 %phi_mul22 = phi i13 %add_ln129_1, void %for.inc20.i, i13 0, void %VITIS_LOOP_130_3.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul22"/></StgValue>
</operation>

<operation id="552" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_130_3.i:2 %add_ln129_1 = add i13 %phi_mul22, i13 85

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_130_3.i:3 %zext_ln129 = zext i7 %ty_1

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="554" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_130_3.i:4 %icmp_ln129 = icmp_eq  i7 %ty_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_130_3.i:5 %add_ln129 = add i7 %ty_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="556" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i:6 %br_ln129 = br i1 %icmp_ln129, void %VITIS_LOOP_130_3.i.split, void %memset.loop.i35.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="557" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_130_3.i.split:0 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="558" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i.split:1 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="559" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_130_3.i.split:2 %empty_74 = add i8 %zext_ln129, i8 %phi_mul26_load

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="560" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_130_3.i.split:3 %zext_ln132 = zext i8 %empty_74

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="561" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_130_3.i.split:4 %tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_74, i8 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="562" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_130_3.i.split:5 %sub_ln132 = sub i16 %tmp_8, i16 %zext_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="563" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_130_3.i.split:6 %br_ln130 = br void %for.inc.i33

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="564" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i35.preheader:0 %br_ln0 = br void %memset.loop.i35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="565" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i33:0 %tx_1 = phi i7 %add_ln130, void %for.inc.i33.split, i7 0, void %VITIS_LOOP_130_3.i.split

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="566" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="7">
<![CDATA[
for.inc.i33:1 %zext_ln132_1 = zext i7 %tx_1

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="567" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i33:2 %add_ln132_1 = add i13 %phi_mul22, i13 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="568" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i33:3 %zext_ln132_2 = zext i13 %add_ln132_1

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="569" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i33:4 %output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i33:5 %zext_ln130 = zext i7 %tx_1

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="571" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i33:6 %icmp_ln130 = icmp_eq  i7 %tx_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="572" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i33:7 %add_ln130 = add i7 %tx_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="573" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i33:8 %br_ln130 = br i1 %icmp_ln130, void %for.inc.i33.split, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="574" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i33.split:2 %output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="575" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i33.split:3 %add_ln132 = add i8 %zext_ln130, i8 %phi_mul24

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="576" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i33.split:4 %zext_ln132_3 = zext i8 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="577" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i33.split:5 %add_ln132_2 = add i16 %sub_ln132, i16 %zext_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="578" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:0 %br_ln129 = br void %VITIS_LOOP_130_3.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="579" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i33.split:0 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="580" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i33.split:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="581" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i33.split:2 %output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="582" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i33.split:6 %zext_ln132_4 = zext i16 %add_ln132_2

]]></Node>
<StgValue><ssdm name="zext_ln132_4"/></StgValue>
</operation>

<operation id="583" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i33.split:7 %output_ftmap_addr_1 = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln132_4

]]></Node>
<StgValue><ssdm name="output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="584" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i33.split:8 %bitcast_ln132 = bitcast i32 %output_fm_buffer_0_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln132"/></StgValue>
</operation>

<operation id="585" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.i33.split:9 %store_ln132 = store i32 %bitcast_ln132, i16 %output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="586" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i33.split:10 %br_ln130 = br void %for.inc.i33

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="587" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
memset.loop.i35:0 %empty_75 = phi i13 %empty_76, void %memset.loop.i35.split, i13 0, void %memset.loop.i35.preheader

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="588" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop.i35:1 %exitcond8314 = icmp_eq  i13 %empty_75, i13 7225

]]></Node>
<StgValue><ssdm name="exitcond8314"/></StgValue>
</operation>

<operation id="589" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop.i35:2 %empty_76 = add i13 %empty_75, i13 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="590" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i35:3 %br_ln0 = br i1 %exitcond8314, void %memset.loop.i35.split, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="591" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i35.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7225, i64 7225, i64 7225

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="592" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="13">
<![CDATA[
memset.loop.i35.split:1 %p_cast45 = zext i13 %empty_75

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="593" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i35.split:2 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="594" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
memset.loop.i35.split:3 %store_ln0 = store i32 0, i13 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="595" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i35.split:4 %br_ln0 = br void %memset.loop.i35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="596" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit:0 %br_ln32 = br void %VITIS_LOOP_45_3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="597" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_11:0 %yr_1 = load i8 %yr

]]></Node>
<StgValue><ssdm name="yr_1"/></StgValue>
</operation>

<operation id="598" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_81_11:1 %zext_ln83 = zext i8 %yr_1

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="599" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_81_11:2 %tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yr_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="600" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_81_11:3 %sub_ln83 = sub i16 %tmp_4, i16 %zext_ln83

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="601" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_81_11:4 %icmp_ln80 = icmp_eq  i8 %yr_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="602" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_81_11:5 %add_ln80 = add i8 %yr_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="603" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_81_11:6 %br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_81_11.split, void %for.end115

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="604" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_81_11.split:0 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="605" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_11.split:1 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_81_11.split:2 %br_ln81 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="607" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0">
<![CDATA[
for.end115:0 %ret_ln89 = ret

]]></Node>
<StgValue><ssdm name="ret_ln89"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="608" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body84:0 %xr = phi i8 0, void %VITIS_LOOP_81_11.split, i8 %add_ln81, void %for.body84.split

]]></Node>
<StgValue><ssdm name="xr"/></StgValue>
</operation>

<operation id="609" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8">
<![CDATA[
for.body84:1 %zext_ln83_1 = zext i8 %xr

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="610" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body84:2 %add_ln83 = add i16 %sub_ln83, i16 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="611" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="16">
<![CDATA[
for.body84:3 %zext_ln83_2 = zext i16 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="612" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body84:4 %output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln83_2

]]></Node>
<StgValue><ssdm name="output_ftmap_addr"/></StgValue>
</operation>

<operation id="613" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84:5 %icmp_ln81 = icmp_eq  i8 %xr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="614" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84:6 %add_ln81 = add i8 %xr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="615" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body84:7 %br_ln81 = br i1 %icmp_ln81, void %for.body84.split, void %for.inc110

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="616" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
for.body84.split:2 %output_ftmap_load = load i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="output_ftmap_load"/></StgValue>
</operation>

<operation id="617" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110:0 %store_ln80 = store i8 %add_ln80, i8 %yr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="618" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
for.inc110:1 %br_ln80 = br void %VITIS_LOOP_81_11

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="619" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
for.body84.split:2 %output_ftmap_load = load i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="output_ftmap_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="620" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
for.body84.split:3 %bitcast_ln83 = bitcast i32 %output_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln83"/></StgValue>
</operation>

<operation id="621" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:4 %add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="622" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:4 %add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="623" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:4 %add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="624" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:4 %add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="625" st_id="65" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:11 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="626" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body84.split:0 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body84.split:1 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
for.body84.split:5 %bitcast_ln83_1 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln83_1"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body84.split:6 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="630" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="23" op_0_bw="32">
<![CDATA[
for.body84.split:7 %trunc_ln84 = trunc i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="631" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84.split:8 %icmp_ln84 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="632" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body84.split:9 %icmp_ln84_1 = icmp_eq  i23 %trunc_ln84, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln84_1"/></StgValue>
</operation>

<operation id="633" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body84.split:10 %or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="or_ln84"/></StgValue>
</operation>

<operation id="634" st_id="66" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:11 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="635" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body84.split:12 %and_ln84 = and i1 %or_ln84, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="636" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:13 %select_ln84 = select i1 %and_ln84, i32 0, i32 %bitcast_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="637" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body84.split:14 %store_ln83 = store i32 %select_ln84, i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="638" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
for.body84.split:15 %br_ln81 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
