{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725098160657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725098160657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 12:56:00 2024 " "Processing started: Sat Aug 31 12:56:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725098160657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098160657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098160657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725098160980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725098160980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/topio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/topio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopIO_Interface-struct " "Found design unit 1: TopIO_Interface-struct" {  } { { "DUT/TopIO_Interface.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/TopIO_Interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170026 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopIO_Interface " "Found entity 1: TopIO_Interface" {  } { { "DUT/TopIO_Interface.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/TopIO_Interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "DUT/top.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170028 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "DUT/top.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170028 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \";\" swapper.vhd(22) " "VHDL Syntax error at swapper.vhd(22): experienced unexpected end-of-file ;  expecting \";\"" {  } { { "DUT/swapper.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/swapper.vhd" 22 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/swapper.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dut/swapper.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-dataflow " "Found design unit 1: Shifter-dataflow" {  } { { "DUT/Shifter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/Shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "DUT/Shifter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/Shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segDecoder-dfl " "Found design unit 1: segDecoder-dfl" {  } { { "DUT/segDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/segDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170140 ""} { "Info" "ISGN_ENTITY_NAME" "1 segDecoder " "Found entity 1: segDecoder" {  } { { "DUT/segDecoder.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/segDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWM_MODULE " "Found design unit 1: PWM-PWM_MODULE" {  } { { "DUT/PWM.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/PWM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170142 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "DUT/PWM.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Logic_arch " "Found design unit 1: Logic-Logic_arch" {  } { { "DUT/Logic.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/Logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "DUT/Logic.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/Logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "DUT/FA.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/FA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170145 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "DUT/FA.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/FA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/counterenvelope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/counterenvelope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterEnvelope-rtl " "Found design unit 1: CounterEnvelope-rtl" {  } { { "DUT/CounterEnvelope.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/CounterEnvelope.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170148 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterEnvelope " "Found entity 1: CounterEnvelope" {  } { { "DUT/CounterEnvelope.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/CounterEnvelope.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "DUT/counter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170149 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "DUT/counter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "DUT/aux_package.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/alu_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/alu_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_wrap-rtl " "Found design unit 1: ALU_wrap-rtl" {  } { { "DUT/ALU_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/ALU_wrap.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_wrap " "Found entity 1: ALU_wrap" {  } { { "DUT/ALU_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/ALU_wrap.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "DUT/ALU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DUT/ALU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-AS_arch " "Found design unit 1: AdderSub-AS_arch" {  } { { "DUT/AdderSub.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/AdderSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170156 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "DUT/AdderSub.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/206212276_208326520/DUT/AdderSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725098170156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725098170293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 31 12:56:10 2024 " "Processing ended: Sat Aug 31 12:56:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725098170293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725098170293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725098170293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725098170293 ""}
