# AXI4-Lite
Title: Design and Verification of AXI-4 Lite Protocol.  Platform: RTL Coding (Verilog/System Verilog)  Duration: 1 Months  Description: In this Project we have design master and slave in Verilog. We are using AXI-4  Lite protocol for interfacing Master  and Slave.  Verification is completed using SV and  UVM. 
