///100 Days of RTL///

///Abilash P///

///SIPO shift register///

module sipo (CLK, clear, si, po);
  input CLK, clear;
  input si;
  output reg [3:0]po;
 
  //reg [3:0]temp;
  
  always @ (posedge CLK)
    begin
      if(clear)
        po<=4'b0000;
      else
        begin
          po<=po<<1;
          po[0] <= si;
        end
    end
endmodule
