A synthesizable Verilog implementation of pipelined MIPS
==
Supported instructions:<br />
![alt text](https://github.com/Andy19961017/DSD/tree/master/Final/supported_instructions.png)

Handled hazards:<br />
1.Structure hazard<br />
2.Data hazard<br />
3.Branch hazard
