Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e58ad749d9f14d8594414333310441af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toptb_behav xil_defaultlib.toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4000 differs from formal bit length 2320 for port datain [D:/FYP/final/top.srcs/sim_1/new/toptb.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padding
WARNING: [VRFC 10-1324] repetition multiplier must be positive [D:/FYP/final/top.srcs/sources_1/new/padding.sv:51]
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.fn
Compiling module xil_defaultlib.fn_top
Compiling module xil_defaultlib.Sha3_256
Compiling module xil_defaultlib.toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot toptb_behav
