{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "LUT - FF pairs as it only needs LUTs to implement the\n\ntions where the searching speed is imperative , such as digital\n\nmemory device . This may be considered as inefficient uti\n\nsignal processing , artificial intelligence , translation looka\n\nlization of memory resources . This problem may be solved\n\nside buffers ( TLBs ) in soft processors , cache memory , and\n\nby keeping in mind the hardware structure of FPGA slices\n\ngene pattern recognition in bioinformatics . Packet classifi\n\nand its other components which is explained later in this\n\ncation and packet forwarding may maintain the high\n\nthroughput of the system using TCAM in networking appli\n\ndisclosure .\n\n[ 0042 ] The third type of FPGA - based TCAMs is register\n\ncations , e.g. , software defined networks ( SDNs ) .\n\nbased TCAMs or gate - based TCAMs , which may use FFs to\n\n[ 0034 ] Without wishing to be bound by theory , TCAM\n\nstore the TCAM rules and perform parallel comparisons of\n\nmay be an essential element in modern networking appli\n\neach flip - flop with the input search key .\n\ncations where it provides the functionality of packet classi\n\nfication and packet forwarding in the form of implementing\n\n[ 0043 ]\n\nIn this example , FFs in FPGA terminology are\n\na routing table . FPGAs , having considerable amount of\n\nknown as slice registers ( SRs ) . Gate - based TCAMs reduces\n\nmemory and logical resources , are extremely favorable for\n\nthe hardware resources in terms of slices per TCAM bit but\n\nmay lack scalability because of its high routing complexity .\n\ncomplex reconfigurable systems , e.g. , software defined net\n\nLH - CAM and G - AETCAM may be two examples imple\n\nworks ( SDNs ) . The presence of TCAM in FPGAs may be\n\npreferable for implementing such complex systems .\n\nmented as 64x36 BiCAM and TCAM , respectively , on\n\nXilinx FPGA . It may be preferable in terms of hardware\n\n[ 0035 ] With reference to FIG . 1 , a routing table may be\n\nresources and speed for small size TCAM , but for larger", "type": "Document"}}