library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity rom is
	port (
		addr: in std_logic_vector (3 downto 0);
		M: out std_logic_vector (7 downto 0)
	);
end rom;

architecture rom of rom is
	type rom_array is array (natural range <>) of std_logic_vector(7 downto 0);
	constant mrom: rom_array := (
		X"20", X"0F", X"30", X"0E",
		X"20", X"0F", X"30", X"0E",
		X"20", X"0F", X"30", X"0E",
		X"20", X"0F", X"30", X"0E"
	);
begin
	process (addr)
		variable j:= conv_integer(addr);
		M <= rom (j);
	end process;
END rom;