* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 17 2018 18:15:50

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  43
    LUTs:                 77
    RAMs:                 0
    IOBs:                 10
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 78/1280
        Combinational Logic Cells: 35       out of   1280      2.73438%
        Sequential Logic Cells:    43       out of   1280      3.35938%
        Logic Tiles:               16       out of   160       10%
    Registers: 
        Logic Registers:           43       out of   1280      3.35938%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   96        2.08333%
        Output Pins:               8        out of   96        8.33333%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 8        out of   25        32%
    Bank 0: 0        out of   23        0%
    Bank 2: 1        out of   24        4.16667%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    21          Input      SB_LVCMOS    No       3        Simple Input   clk      
    49          Input      SB_LVCMOS    No       2        Simple Input   reset    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    95          Output     SB_LVCMOS    No       1        Simple Output  leds[0]  
    96          Output     SB_LVCMOS    No       1        Simple Output  leds[1]  
    97          Output     SB_LVCMOS    No       1        Simple Output  leds[2]  
    98          Output     SB_LVCMOS    No       1        Simple Output  leds[3]  
    99          Output     SB_LVCMOS    No       1        Simple Output  leds[4]  
    101         Output     SB_LVCMOS    No       1        Simple Output  leds[5]  
    102         Output     SB_LVCMOS    No       1        Simple Output  leds[6]  
    104         Output     SB_LVCMOS    No       1        Simple Output  leds[7]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name       
    -------------  -------  ---------  ------  -----------       
    1              3        IO         43      clk_c_g           
    6              2        IO         43      reset_c_g         
    3              3                   24      value_cnte_0_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 2 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      561 out of  28666      1.95702%
                          Span 4       32 out of   6944      0.460829%
                         Span 12        9 out of   1440      0.625%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        1 out of   1120      0.0892857%

