# HDL
Repository for some HDL Code - Back to Basics

Learning System Verilog

Behavioral Code 
Using Altera Modelsim Starter Edition on Linux to simulate.

Simulation Instructions are from the link below
http://users.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_modelsim_verilog_simulator


Create a Library Directory for vsim in your project directory by running vlib work. It creates a directory called "work" 
needed by ModelSim

vlog *.v to compile
vsim testbench.v to run the simulator. 


