

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s'
================================================================
* Date:           Tue Apr  9 23:31:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7692|     7692| 38.460 us | 38.460 us |  7692|  7692|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     7690|     7690|         5|          2|          1|  3844|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    691|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        0|      -|     256|    256|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        -|      -|     478|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     734|   1405|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_32_1_1_U88  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U89  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U90  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_32_1_1_U91  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                            |                             |        0|      0|  0| 260|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_2_0_0_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_2_0_1_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_2_0_2_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_2_0_3_U  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi  |        0|  64|  64|    0|    62|    6|     1|          372|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256| 256|    0|   248|   24|     4|         1488|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_592_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_604_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_548_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_560_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_178_p2               |     +    |      0|  0|  12|          12|           1|
    |and_ln191_3_fu_358_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_4_fu_364_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_352_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_263                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_313                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_318                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_796                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_801                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op154         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_12_fu_407_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_13_fu_641_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_14_fu_450_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_15_fu_675_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_16_fu_493_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_17_fu_709_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_18_fu_530_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_19_fu_536_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_444_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_20_fu_743_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_487_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_401_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_4_fu_326_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_5_fu_336_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_6_fu_346_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_316_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_542_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln216_fu_586_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln241_fu_172_p2              |   icmp   |      0|  0|  13|          12|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_610_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_566_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_17_fu_636_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_19_fu_658_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_21_fu_670_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_22_fu_629_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_23_fu_692_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_24_fu_650_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_25_fu_704_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_26_fu_663_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_27_fu_726_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_28_fu_684_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_29_fu_738_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_30_fu_697_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_31_fu_718_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_32_fu_731_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_33_fu_752_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln65_fu_624_p3             |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 691|         571|         386|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_154_p4      |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_161  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_161  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_150                       |   9|          2|   12|         24|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 198|         43|  228|        459|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_919                            |  12|   0|   12|          0|
    |and_ln191_4_reg_952                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_161  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_161  |  32|   0|   32|          0|
    |icmp_ln1496_12_reg_986                       |   1|   0|    1|          0|
    |icmp_ln1496_14_reg_1022                      |   1|   0|    1|          0|
    |icmp_ln1496_16_reg_1058                      |   1|   0|    1|          0|
    |icmp_ln1496_18_reg_1088                      |   1|   0|    1|          0|
    |icmp_ln1496_19_reg_1094                      |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1016                       |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_1052                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_980                          |   1|   0|    1|          0|
    |icmp_ln212_reg_1100                          |   1|   0|    1|          0|
    |icmp_ln216_reg_1109                          |   1|   0|    1|          0|
    |icmp_ln241_reg_915                           |   1|   0|    1|          0|
    |icmp_ln241_reg_915_pp0_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten_reg_150                       |  12|   0|   12|          0|
    |kernel_data_V_2_12                           |   6|   0|    6|          0|
    |kernel_data_V_2_13                           |   6|   0|    6|          0|
    |kernel_data_V_2_14                           |   6|   0|    6|          0|
    |kernel_data_V_2_15                           |   6|   0|    6|          0|
    |kernel_data_V_2_4                            |   6|   0|    6|          0|
    |kernel_data_V_2_5                            |   6|   0|    6|          0|
    |kernel_data_V_2_6                            |   6|   0|    6|          0|
    |kernel_data_V_2_7                            |   6|   0|    6|          0|
    |pX_1                                         |  32|   0|   32|          0|
    |pY_1                                         |  32|   0|   32|          0|
    |pool_window_0_V_11_reg_1028                  |   6|   0|   16|         10|
    |pool_window_0_V_13_reg_1064                  |   6|   0|   16|         10|
    |pool_window_0_V_9_reg_992                    |   6|   0|   16|         10|
    |pool_window_0_V_reg_956                      |   6|   0|   16|         10|
    |pool_window_1_V_11_reg_1034                  |   6|   0|   16|         10|
    |pool_window_1_V_13_reg_1070                  |   6|   0|   16|         10|
    |pool_window_1_V_9_reg_998                    |   6|   0|   16|         10|
    |pool_window_1_V_reg_962                      |   6|   0|   16|         10|
    |pool_window_2_V_11_reg_1040                  |   6|   0|   16|         10|
    |pool_window_2_V_13_reg_1076                  |   6|   0|   16|         10|
    |pool_window_2_V_9_reg_1004                   |   6|   0|   16|         10|
    |pool_window_2_V_reg_968                      |   6|   0|   16|         10|
    |pool_window_3_V_11_reg_1046                  |   6|   0|   16|         10|
    |pool_window_3_V_13_reg_1082                  |   6|   0|   16|         10|
    |pool_window_3_V_9_reg_1010                   |   6|   0|   16|         10|
    |pool_window_3_V_reg_974                      |   6|   0|   16|         10|
    |sX_1                                         |  32|   0|   32|          0|
    |sY_1                                         |  32|   0|   32|          0|
    |select_ln222_reg_1113                        |  32|   0|   32|          0|
    |select_ln227_reg_1104                        |  32|   0|   32|          0|
    |select_ln65_24_reg_1118                      |   2|   0|    2|          0|
    |select_ln65_28_reg_1123                      |   2|   0|    2|          0|
    |select_ln65_31_reg_1128                      |   2|   0|    2|          0|
    |select_ln65_33_reg_1133                      |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_4_reg_924                       |   6|   0|    6|          0|
    |tmp_data_1_V_4_reg_931                       |   6|   0|    6|          0|
    |tmp_data_2_V_4_reg_938                       |   6|   0|    6|          0|
    |tmp_data_3_V_4_reg_945                       |   6|   0|    6|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 478|   0|  638|        160|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> | return value |
|data_V_data_0_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |    6|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

