
istflow -prj "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rvl" -design "Counter_impl1.rvp" 
-- all messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v' (VERI-1482)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v(1): INFO: compiling module 'Counter' (VERI-1018)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v(54): INFO: elaborating module 'Counter' (VERI-9000)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v(131): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.12/tcltk/bin/tclsh" "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/tmpreveal/UART_Rx_generate.tcl".
all messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/UART_Rx/counter_la0_bb.v'
all messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/tmpreveal/Counter_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v(1,8-1,15) (VERI-1018) compiling module &apos;Counter&apos;" arg1="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v(1,1-54,10) (VERI-9000) elaborating module &apos;Counter&apos;" arg1="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v(19,1-131,10) (VERI-9000) elaborating module &apos;UART_uniq_1&apos;" arg1="C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v" arg2="19"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/tmpreveal/Counter_rvl.v'
Lpf file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.lpf' is updated.

synpwrap -msg -prj "Counter_impl1_synplify.tcl" -log "Counter_impl1.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Counter_impl1.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: RD-LAPTOP

# Fri Apr 29 17:01:18 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v" (library work)
Verilog syntax check successful!
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v changed - recompiling
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v changed - recompiling
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v changed - recompiling
Selecting top level module Counter
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":302:7:302:17|Synthesizing module UART_uniq_1 in library work.
Running optimization stage 1 on UART_uniq_1 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1269:7:1269:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Running optimization stage 1 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Running optimization stage 1 on rvl_decode_1s_1s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":11:7:11:22|Synthesizing module counter_la0_trig in library work.
Running optimization stage 1 on counter_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z4 .......
Running optimization stage 1 on rvl_tm_Z3 .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":12:7:12:17|Synthesizing module counter_la0 in library work.
Running optimization stage 1 on counter_la0 .......
@N: CG364 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":16:29:16:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":69:7:69:13|Synthesizing module Counter in library work.
Running optimization stage 1 on Counter .......
Running optimization stage 2 on Counter .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on counter_la0 .......
@N: CL159 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":52:7:52:13|Input reset_n is unused.
@N: CL159 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":64:7:64:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z4 .......
Running optimization stage 2 on rvl_tm_Z3 .......
Running optimization stage 2 on counter_la0_trig .......
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_1s_1s .......
Running optimization stage 2 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on UART_uniq_1 .......
@N: CL201 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":325:4:325:9|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N: CL201 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":325:4:325:9|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 104MB peak: 112MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Apr 29 17:01:21 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 29 17:01:21 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Apr 29 17:01:21 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 29 17:01:22 2022

###########################################################]
# Fri Apr 29 17:01:22 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\Counter.fdc
@W: derive_clock_uncertainty  not supported.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":6:0:6:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":7:0:7:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":8:0:8:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":9:0:9:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_scck.rpt 
@W: MF499 |Found issues with constraints. Check report file C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_scck.rpt.
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: FX493 |Applying initial value "00000000" on instance rxData[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000000" on instance txData[7:0].
@A: FX681 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":325:4:325:9|Initial value on register ClkCount[9:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0000000000" on instance ClkCount[9:0].
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine txState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":325:4:325:9|There are no possible illegal states for state machine txState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine rxState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":325:4:325:9|There are no possible illegal states for state machine rxState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist Counter 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       ipClk                                     50.0 MHz      20.000        declared     default_clkgroup        210  
                                                                                                                          
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     166  
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                                 Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                                      
Clock                                     Load      Pin                                                                    Seq Example                                                                  Seq Example       Comb Example                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     210       ipClk(port)                                                            UART_TxSend.C                                                                -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
System                                    0         -                                                                      -                                                                            -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
reveal_coretop|jtck_inferred_clock[0]     166       Counter_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
=============================================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 376 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element                                            Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk                                                      port                   210        UART_TxData[7:0]
@KP:ckid0_1       Counter_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             166        ENCRYPTED       
===============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 95MB peak: 177MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 29 17:01:24 2022

###########################################################]
# Fri Apr 29 17:01:24 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.06ns		 469 /       361
   2		0h:00m:02s		    -1.06ns		 465 /       361
   3		0h:00m:02s		    -1.06ns		 465 /       361
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:03s		    -0.23ns		 503 /       369
   5		0h:00m:03s		     0.04ns		 505 /       369
   6		0h:00m:03s		     0.07ns		 506 /       369
   7		0h:00m:03s		     0.07ns		 506 /       369

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 187MB peak: 192MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":325:4:325:9|Boundary register UART_Inst.opTx.fb (in view: work.Counter(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 188MB peak: 192MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 192MB)

Writing Analyst data base C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 192MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 195MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 195MB)

@W: MT246 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":52:15:52:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock ipClk with period 20.00ns 
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net Counter_reveal_coretop_instance.jtck[0].


##### START OF TIMING REPORT #####[
# Timing report written on Fri Apr 29 17:01:30 2022
#


Top view:               Counter
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\Counter.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.515

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     50.0 MHz      183.1 MHz     20.000        5.461         14.539     declared     default_clkgroup   
reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     153.5 MHz     5.000         6.515         -1.515     inferred     Inferred_clkgroup_0
System                                    200.0 MHz     337.8 MHz     5.000         2.960         2.040      system       system_clkgroup    
=============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  5.000       2.040   |  No paths    -       |  No paths    -       |  No paths    -    
System                                 ipClk                                  |  20.000      18.147  |  No paths    -       |  No paths    -       |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  5.000       -0.250  |  No paths    -    
ipClk                                  System                                 |  20.000      16.197  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  ipClk                                  |  20.000      14.539  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -       |  5.000       0.885
reveal_coretop|jtck_inferred_clock[0]  ipClk                                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  5.000       -1.515  |  No paths    -       |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ipClk
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                Arrival           
Instance                                                                      Reference     Type        Pin     Net                   Time        Slack 
                                                                              Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_bit             ipClk         FD1P3DX     Q       start_bit             1.091       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_d               ipClk         FD1P3DX     Q       start_d               1.067       14.563
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[0]     ipClk         FD1P3DX     Q       post_trig_cntr[0]     0.929       14.891
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[1]     ipClk         FD1P3DX     Q       post_trig_cntr[1]     0.929       14.891
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[2]     ipClk         FD1P3DX     Q       post_trig_cntr[2]     0.929       14.891
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[4]     ipClk         FD1P3DX     Q       post_trig_cntr[4]     0.929       14.891
UART_Inst.ClkCount[0]                                                         ipClk         FD1S3AX     Q       ClkCount[0]           0.929       15.169
UART_Inst.ClkCount[1]                                                         ipClk         FD1S3AX     Q       ClkCount[1]           0.929       15.169
UART_Inst.ClkCount[3]                                                         ipClk         FD1S3AX     Q       ClkCount[3]           0.929       15.169
UART_Inst.ClkCount[4]                                                         ipClk         FD1S3AX     Q       ClkCount[4]           0.929       15.169
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                   Required           
Instance                                                                       Reference     Type        Pin     Net                      Time         Slack 
                                                                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[3]      ipClk         FD1P3DX     D       post_trig_cntr_s[3]      20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[4]      ipClk         FD1P3DX     D       post_trig_cntr_s[4]      20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[3]       ipClk         FD1P3DX     D       pre_trig_cntr_s[3]       20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[4]       ipClk         FD1P3DX     D       pre_trig_cntr_s[4]       20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_wr_addr_cntr[3]     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[3]     20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_wr_addr_cntr[4]     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[4]     20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[1]      ipClk         FD1P3DX     D       post_trig_cntr_s[1]      20.069       14.612
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[2]      ipClk         FD1P3DX     D       post_trig_cntr_s[2]      20.069       14.612
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[1]       ipClk         FD1P3DX     D       pre_trig_cntr_s[1]       20.069       14.612
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[2]       ipClk         FD1P3DX     D       pre_trig_cntr_s[2]       20.069       14.612
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.069

    - Propagation time:                      5.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.539

    Number of logic level(s):                5
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_bit / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[4] / D
    The start point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_bit                      FD1P3DX      Q        Out     1.091     1.091 r     -         
start_bit                                                                              Net          -        -       -         -           7         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.mem_full_cntr_6_i_0_o3[0]      ORCALUT4     A        In      0.000     1.091 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.mem_full_cntr_6_i_0_o3[0]      ORCALUT4     Z        Out     1.018     2.109 f     -         
N_416                                                                                  Net          -        -       -         -           10        
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_RNIN4MV2[3]     ORCALUT4     A        In      0.000     2.109 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_RNIN4MV2[3]     ORCALUT4     Z        Out     1.058     3.167 r     -         
pre_trig_cntr                                                                          Net          -        -       -         -           18        
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2B        A1       In      0.000     3.167 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2B        COUT     Out     1.056     4.223 r     -         
post_trig_cntr_cry[0]                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2B        CIN      In      0.000     4.223 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2B        COUT     Out     0.073     4.296 r     -         
post_trig_cntr_cry[2]                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2B        CIN      In      0.000     4.296 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2B        S1       Out     1.234     5.530 r     -         
post_trig_cntr_s[4]                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[4]              FD1P3DX      D        In      0.000     5.530 r     -         
=====================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                             Arrival           
Instance                                                                             Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                     Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.241       -1.515
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.148       -1.461
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.144       -1.457
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     1.067       -1.237
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg_fast[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[29]     1.067       -1.237
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         0.929       -1.180
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[17]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.233       -1.177
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.208       -1.151
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[25]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.191       -1.126
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.168       -1.104
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                        Required           
Instance                                                                       Reference                                 Type        Pin     Net               Time         Slack 
                                                                               Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5     4.389        -1.515
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.tm_crc[0]        reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]       4.389        -0.716
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_378_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_377_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_376_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_375_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_373_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[6]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_372_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[8]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_33_i            4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[9]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_370_i           4.389        -0.649
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.904
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.515

    Number of logic level(s):                9
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.241     1.241 r     -         
addr[0]                                                                                  Net          -        -       -         -           49        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.241 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.754     1.996 r     -         
N_31                                                                                     Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.996 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.179     2.175 r     -         
rd_dout_tcnt[0]                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     A        In      0.000     2.175 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     Z        Out     0.754     2.929 r     -         
N_5                                                                                      Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     2.929 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.179     3.109 r     -         
rd_dout_trig[0]                                                                          Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27         ORCALUT4     D        In      0.000     3.109 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27         ORCALUT4     Z        Out     0.754     3.863 r     -         
N_26_0_0                                                                                 Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20         ORCALUT4     A        In      0.000     3.863 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20         ORCALUT4     Z        Out     0.754     4.617 f     -         
G_31_0_o4_2                                                                              Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8          ORCALUT4     A        In      0.000     4.617 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8          ORCALUT4     Z        Out     0.754     5.372 f     -         
parity_calc_RNO_8                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2          PFUMX        ALUT     In      0.000     5.372 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2          PFUMX        Z        Out     0.118     5.490 f     -         
parity_calc_RNO_2                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     C        In      0.000     5.490 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.415     5.904 f     -         
parity_calc_5                                                                            Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.904 f     -         
=======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.461

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          FD1P3DX      Q        Out     1.148     1.148 r     -         
addr[13]                                                                             Net          -        -       -         -           15        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     B        In      0.000     1.148 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.121 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.121 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.876 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.876 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.055 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     D        In      0.000     3.055 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     0.754     3.809 r     -         
N_26_0_0                                                                             Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     A        In      0.000     3.809 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     Z        Out     0.754     4.564 f     -         
G_31_0_o4_2                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     A        In      0.000     4.564 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     Z        Out     0.754     5.318 f     -         
parity_calc_RNO_8                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        ALUT     In      0.000     5.318 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        Z        Out     0.118     5.436 f     -         
parity_calc_RNO_2                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     C        In      0.000     5.436 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.851 f     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.851 f     -         
===================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.457

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28]          FD1P3DX      Q        Out     1.144     1.144 r     -         
addr[12]                                                                             Net          -        -       -         -           14        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     A        In      0.000     1.144 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.117 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.117 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.872 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.872 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.051 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     D        In      0.000     3.051 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     0.754     3.805 r     -         
N_26_0_0                                                                             Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     A        In      0.000     3.805 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     Z        Out     0.754     4.560 f     -         
G_31_0_o4_2                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     A        In      0.000     4.560 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     Z        Out     0.754     5.314 f     -         
parity_calc_RNO_8                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        ALUT     In      0.000     5.314 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        Z        Out     0.118     5.432 f     -         
parity_calc_RNO_2                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     C        In      0.000     5.432 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.846 f     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.846 f     -         
===================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.397

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.241     1.241 r     -         
addr[0]                                                                                  Net          -        -       -         -           49        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.241 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.754     1.996 r     -         
N_31                                                                                     Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.996 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.179     2.175 r     -         
rd_dout_tcnt[0]                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     A        In      0.000     2.175 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     Z        Out     0.754     2.929 r     -         
N_5                                                                                      Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     2.929 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.179     3.109 r     -         
rd_dout_trig[0]                                                                          Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4     D        In      0.000     3.109 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4     Z        Out     0.754     3.863 f     -         
parity_calc_RNO_17                                                                       Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     B        In      0.000     3.863 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.754     4.617 r     -         
g2_1_1_0_0                                                                               Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4     D        In      0.000     4.617 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4     Z        Out     0.754     5.372 f     -         
parity_calc_RNO_1                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.372 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.415     5.787 r     -         
parity_calc_5                                                                            Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.787 r     -         
=======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.344

    Number of logic level(s):                7
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          FD1P3DX      Q        Out     1.148     1.148 r     -         
addr[13]                                                                             Net          -        -       -         -           15        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     B        In      0.000     1.148 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.121 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.121 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.876 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.876 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.055 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17     ORCALUT4     D        In      0.000     3.055 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17     ORCALUT4     Z        Out     0.754     3.809 f     -         
parity_calc_RNO_17                                                                   Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7      ORCALUT4     B        In      0.000     3.809 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7      ORCALUT4     Z        Out     0.754     4.564 r     -         
g2_1_1_0_0                                                                           Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1      ORCALUT4     D        In      0.000     4.564 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1      ORCALUT4     Z        Out     0.754     5.318 f     -         
parity_calc_RNO_1                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     B        In      0.000     5.318 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.733 r     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.733 r     -         
===================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                            Starting                                                            Arrival           
Instance                                                                    Reference     Type              Pin           Net                   Time        Slack 
                                                                            Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jce2          jce2[0]               0.000       -0.250
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jshift        jshift[0]             0.000       -0.250
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        ip_enable     ip_enable[0]          0.000       1.711 
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jtdi          jtdi[0]               0.000       3.220 
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jrstn         jrstn[0]              0.000       3.874 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.908 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                            Required           
Instance                                                                       Reference     Type        Pin     Net               Time         Slack 
                                                                               Clock                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc      System        FD1P3DX     D       parity_calc_5     4.389        -0.250
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.tm_crc[0]        System        FD1P3BX     D       tm_crc_7[0]       4.389        0.439 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[0]     System        FD1P3DX     D       N_378_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[1]     System        FD1P3DX     D       N_377_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[2]     System        FD1P3DX     D       N_376_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[3]     System        FD1P3DX     D       N_375_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[4]     System        FD1P3DX     D       N_374_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[5]     System        FD1P3DX     D       N_373_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[6]     System        FD1P3DX     D       N_372_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[7]     System        FD1P3DX     D       N_371_i           4.389        1.040 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                  Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       A        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       Z        Out     0.827     1.962 f     -         
g1_1_0                                                                                   Net            -        -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       C        In      0.000     1.962 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       Z        Out     0.754     2.716 f     -         
g2_0_3                                                                                   Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       D        In      0.000     2.716 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                               Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D        In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                        Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B        In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                                                            Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.639 r     -         
=========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                                                     Type           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                                Net            -          -       -         -           31        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       B          In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -          -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       A          In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       Z          Out     0.827     1.962 f     -         
g1_1_0                                                                                   Net            -          -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       C          In      0.000     1.962 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       Z          Out     0.754     2.716 f     -         
g2_0_3                                                                                   Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       D          In      0.000     2.716 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                               Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D          In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                        Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B          In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                                                            Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.639 r     -         
===========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                             Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                                          Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       B        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       Z        Out     0.827     1.962 r     -         
N_4_0                                                                                               Net            -        -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       A        In      0.000     1.962 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       Z        Out     0.754     2.716 r     -         
g2_0_3                                                                                              Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       D        In      0.000     2.716 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                                          Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       D        In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                                   Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       B        In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX        D        In      0.000     4.639 r     -         
====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin        Pin               Arrival     No. of    
Name                                                                                                Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                                           Net            -          -       -         -           31        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       B          In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                                                                          Net            -          -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       B          In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       Z          Out     0.827     1.962 r     -         
N_4_0                                                                                               Net            -          -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       A          In      0.000     1.962 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       Z          Out     0.754     2.716 r     -         
g2_0_3                                                                                              Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       D          In      0.000     2.716 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                                          Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       D          In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                                   Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       B          In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                                                                       Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX        D          In      0.000     4.639 r     -         
======================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.566
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.177

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                  Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_25         ORCALUT4       A        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_25         ORCALUT4       Z        Out     0.754     1.889 r     -         
parity_calc_RNO_25                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4       A        In      0.000     1.889 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4       Z        Out     0.754     2.643 r     -         
parity_calc_RNO_17                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       B        In      0.000     2.643 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z        Out     0.754     3.397 r     -         
g2_1_1_0_0                                                                               Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D        In      0.000     3.397 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z        Out     0.754     4.152 f     -         
parity_calc_RNO_1                                                                        Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B        In      0.000     4.152 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z        Out     0.415     4.566 r     -         
parity_calc_5                                                                            Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.566 r     -         
=========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 195MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 369 of 4752 (8%)
PIC Latch:       0
I/O cells:       12


Details:
CCU2B:          47
FD1P3AX:        51
FD1P3BX:        33
FD1P3DX:        191
FD1P3IX:        1
FD1P3JX:        1
FD1S3AX:        12
FD1S3BX:        1
FD1S3DX:        38
FD1S3IX:        39
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            14
L6MUX21:        1
OB:             9
OFS1P3JX:       1
ORCALUT4:       487
PFUMX:          4
PUR:            1
VHI:            10
VLO:            11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 71MB peak: 195MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Apr 29 17:01:30 2022

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.12/module" -ic reveal -nopropwarn -l "LatticeXP2" -d LFXP2-5E -path "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1" -path "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter"   "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/Counter_impl1.edi" "Counter_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Counter_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr112112p12e1ac7f.edn


C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12e1ac7f -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12e1ac7f -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr112112p12e1ac7f
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr112112p12e1ac7f.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr112112p12e1ac7f.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr112112p12e1ac7f.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr85328532p13060cf5.edn


C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 32 -rdata_width 8 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr85328532p13060cf5 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 8 -num_rows 32 -rdata_width 8 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr85328532p13060cf5 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr85328532p13060cf5
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[4:0], RdAddress[4:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr85328532p13060cf5.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr85328532p13060cf5.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr85328532p13060cf5.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 14 MB


ngdbuild  -a "LatticeXP2" -d LFXP2-5E  -p "C:/lscc/diamond/3.12/ispfpga/mg5a00/data"  -p "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1" -p "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter" -p "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/UART_Rx"  "Counter_impl1.ngo" "Counter_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Counter_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/pmi_ram_dpxbnonesadr112112p12e1ac7f.ngo'...
Loading NGO design 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/pmi_ram_dpxbnonesadr85328532p13060cf5.ngo'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.12/ispfpga/mg5a00/data/mg5ahub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/GND" arg2="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/VCC" arg2="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Counter_reveal_coretop_instance/counter_la0_inst_0/GND" arg2="Counter_reveal_coretop_instance/counter_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/tdoa" arg2="mg5ahub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/cdn" arg2="mg5ahub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/ip_enable_15" arg2="mg5ahub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/genblk0_genblk5_un1_jtage_u_1" arg2="mg5ahub/genblk0_genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/genblk0_genblk5_un1_jtage_u" arg2="mg5ahub/genblk0_genblk5_un1_jtage_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="10"  />

Design Results:
   1057 blocks expanded
Complete the first expansion.
Writing 'Counter_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 23 MB


map -a "LatticeXP2" -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial   "Counter_impl1.ngd" -o "Counter_impl1_map.ncd" -pr "Counter_impl1.prf" -mp "Counter_impl1.mrp" -lpf "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/Counter_impl1_synplify.lpf" -lpf "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Counter_impl1.ngd
   Picdevice="LFXP2-5E"

   Pictype="TQFP144"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-5ETQFP144, Performance used: 6.

Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...

180 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    410 out of  3864 (11%)
      PFU registers:          408 out of  3564 (11%)
      PIO registers:            2 out of   300 (1%)
   Number of SLICEs:       423 out of  2376 (18%)
      SLICEs as Logic/ROM:    423 out of  2376 (18%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         52 out of  2376 (2%)
   Number of LUT4s:        621 out of  4752 (13%)
      Number used as logic LUTs:        517
      Number used as distributed RAM:     0
      Number used as ripple logic:      104
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 100 (12%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  2 out of 9 (22%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  2
     Net ipClk_c: 133 loads, 133 rising, 0 falling (Driver: PIO ipClk )
     Net jtaghub16_jtck: 122 loads, 0 rising, 122 falling (Driver: mg5ahub/genblk0_genblk5_jtage_u )
   Number of Clock Enables:  50
     Net UART_Inst.ClkCount_1_sqmuxa_i: 1 loads, 0 LSLICEs
     Net UART_TxData17: 4 loads, 4 LSLICEs
     Net UART_Inst/N_53: 1 loads, 1 LSLICEs
     Net UART_Inst/N_51: 1 loads, 1 LSLICEs
     Net UART_Inst/N_47: 4 loads, 4 LSLICEs
     Net UART_Inst/N_49: 4 loads, 4 LSLICEs
     Net UART_Inst/rxState_3_sqmuxa: 5 loads, 5 LSLICEs
     Net N_72_i_i: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 26 loads, 26 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 6 loads, 6 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte: 9 loads, 9 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15]: 12 loads, 12 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_342_i: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_363_i: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_343_i: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/un1_rd_dout_tm51_i: 5 loads, 5 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/pre_trig_cntre: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_339_i: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 3 loads, 3 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 3 loads, 3 LSLICEs
     Net mg5ahub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net mg5ahub/N_45_i: 10 loads, 10 LSLICEs
   Number of LSRs:  5
     Net N_18_i: 1 loads, 0 LSLICEs
     Net ipReset_c: 20 loads, 20 LSLICEs
     Net UART_Inst/un1_ipReset_0: 2 loads, 2 LSLICEs
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n: 75 loads, 73 LSLICEs
     Net jtaghub16_jrstn: 119 loads, 119 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 123 loads
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n: 75 loads
     Net ipReset_c: 68 loads
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]: 49 loads
     Net jtaghub16_ip_enable0: 48 loads
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr: 46 loads
     Net jtaghub16_jshift: 45 loads
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]: 44 loads
     Net Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]: 32 loads
     Net VCC: 31 loads
 

   Number of warnings:  0
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Dumping design to file Counter_impl1_map.ncd.

trce -f "Counter_impl1.mt" -o "Counter_impl1.tw1" "Counter_impl1_map.ncd" "Counter_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:35 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2898 connections (92.32% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:35 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2898 connections (92.32% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 157 MB


mpartrce -p "Counter_impl1.p2t" -f "Counter_impl1.p3t" -tf "Counter_impl1.pt" "Counter_impl1_map.ncd" "Counter_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Counter_impl1_map.ncd"
Fri Apr 29 17:01:36 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 Counter_impl1_map.ncd Counter_impl1.dir/5_1.ncd Counter_impl1.prf
Preference file: Counter_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   IOLOGIC            2/196           1% used
   PIO (prelim)      12/174           6% used
                     12/100          12% bonded
   JTAG               1/1           100% used
   EBR                2/9            22% used
   SLICE            423/2376         17% used



chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
Number of Signals: 1080
Number of Connections: 3139

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    ipClk_c (driver: ipClk, clk load #: 136)
    jtaghub16_jtck (driver: mg5ahub/genblk0_genblk5_jtage_u, clk load #: 123)

No signal is selected as DCS clock.

The following 4 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: mg5ahub/genblk0_genblk5_jtage_u, clk load #: 0, sr load #: 119, ce load #: 0)
    Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n (driver: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_453, clk load #: 0, sr load #: 75, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_459, clk load #: 0, sr load #: 0, ce load #: 26)
    ipReset_c (driver: ipReset, clk load #: 0, sr load #: 20, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
......................
Placer score = 114249.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  113287
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  CLKDIV     : 0 out of 2 (0%)

Global Clocks:
  PRIMARY "ipClk_c" from comp "ipClk" on CLK_PIN site "21 (PL12A)", clk load = 136
  PRIMARY "jtaghub16_jtck" from JTCK on comp "mg5ahub/genblk0_genblk5_jtage_u" on site "JTAG", clk load = 123
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "mg5ahub/genblk0_genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 119
  SECONDARY "Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n" from F0 on comp "Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_453" on site "R12C28C", clk load = 0, ce load = 0, sr load = 75
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_459" on site "R2C18C", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "ipReset_c" from comp "ipReset" on PIO site "19 (PL11A)", clk load = 0, ce load = 0, sr load = 20

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 4 out of 4 (100%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 out of 174 (6.9%) PIO sites used.
   12 out of 100 (12.0%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 20 (  0%) | -          | -          | -          |
| 1        | 2 / 6 ( 33%)  | 2.5V       | -          | -          |
| 2        | 0 / 18 (  0%) | -          | -          | -          |
| 3        | 0 / 4 (  0%)  | -          | -          | -          |
| 4        | 0 / 8 (  0%)  | -          | -          | -          |
| 5        | 8 / 18 ( 44%) | 3.3V       | -          | -          |
| 6        | 0 / 8 (  0%)  | -          | -          | -          |
| 7        | 2 / 18 ( 11%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B                
# of MULT18X18B                
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B                  
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

Total placer CPU time: 9 secs 

Dumping design to file Counter_impl1.dir/5_1.ncd.

0 connections routed; 3139 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 17:01:47 04/29/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 17:01:47 04/29/22

Start NBR section for initial routing at 17:01:47 04/29/22
Level 4, iteration 1
130(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.234ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 17:01:48 04/29/22
Level 4, iteration 1
53(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.260ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
16(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.260ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.260ns/0.000ns; real time: 12 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.260ns/0.000ns; real time: 12 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 17:01:48 04/29/22

Start NBR section for re-routing at 17:01:49 04/29/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.260ns/0.000ns; real time: 13 secs 

Start NBR section for post-routing at 17:01:49 04/29/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 9.260ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 13 secs 
Total REAL time: 14 secs 
Completely routed.
End of route.  3139 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Counter_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 9.260
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.175
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 14 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Counter_impl1.pt" -o "Counter_impl1.twr" "Counter_impl1.ncd" "Counter_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2899 connections (92.35% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 29 17:01:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2899 connections (92.35% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 158 MB


iotiming  "Counter_impl1.ncd" "Counter_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application iotiming from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 7
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "Counter_impl1.par" 

bitgen -f "Counter_impl1.t2b" -w "Counter_impl1.ncd" -jedec -e -s "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.sec" -k "C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.bek" "Counter_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.

Running DRC.
chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Counter_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                     TAG_MEMORY  |                       NORMAL**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Counter_impl1.jed".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 278 MB
