

================================================================
== Vitis HLS Report for 'ipUdpMetaHandler_64_s'
================================================================
* Date:           Tue Aug 15 18:30:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.821 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     265|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     265|      72|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op30_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_193_i_nbreadreq_fu_64_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_261_nbreadreq_fu_56_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |exh_lengthFifo_blk_n           |   9|          2|    1|          2|
    |rx_drop2exhFsm_MetaFifo_blk_n  |   9|          2|    1|          2|
    |rx_exh2drop_MetaFifo_blk_n     |   9|          2|    1|          2|
    |rx_ibhDropMetaFifo_blk_n       |   9|          2|    1|          2|
    |rx_ipUdpMetaFifo_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |meta_length_V_2_reg_138            |   16|   0|   16|          0|
    |policy_ackOnly_reg_152             |    1|   0|    1|          0|
    |policy_isDrop_reg_148              |    1|   0|    1|          0|
    |rx_exh2drop_MetaFifo_read_reg_143  |  241|   0|  241|          0|
    |tmp_193_i_reg_134                  |    1|   0|    1|          0|
    |tmp_i_261_reg_130                  |    1|   0|    1|          0|
    |tmp_i_reg_126                      |    1|   0|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  265|   0|  265|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|     ipUdpMetaHandler<64>|  return value|
|rx_ipUdpMetaFifo_dout                   |   in|  256|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_num_data_valid         |   in|    4|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_fifo_cap               |   in|    4|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_empty_n                |   in|    1|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_ipUdpMetaFifo_read                   |  out|    1|     ap_fifo|         rx_ipUdpMetaFifo|       pointer|
|rx_exh2drop_MetaFifo_dout               |   in|  241|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_num_data_valid     |   in|    4|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_fifo_cap           |   in|    4|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_empty_n            |   in|    1|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_read               |  out|    1|     ap_fifo|     rx_exh2drop_MetaFifo|       pointer|
|rx_ibhDropMetaFifo_dout                 |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_num_data_valid       |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_fifo_cap             |   in|    2|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_empty_n              |   in|    1|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|rx_ibhDropMetaFifo_read                 |  out|    1|     ap_fifo|       rx_ibhDropMetaFifo|       pointer|
|exh_lengthFifo_din                      |  out|   16|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_num_data_valid           |   in|    3|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_fifo_cap                 |   in|    3|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_full_n                   |   in|    1|     ap_fifo|           exh_lengthFifo|       pointer|
|exh_lengthFifo_write                    |  out|    1|     ap_fifo|           exh_lengthFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_din             |  out|  241|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_num_data_valid  |   in|    2|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_fifo_cap        |   in|    2|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_full_n          |   in|    1|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
|rx_drop2exhFsm_MetaFifo_write           |  out|    1|     ap_fifo|  rx_drop2exhFsm_MetaFifo|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %exh_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %exh_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %exh_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_drop2exhFsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_drop2exhFsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_drop2exhFsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %rx_ibhDropMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %rx_ibhDropMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %rx_ibhDropMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_drop2exhFsm_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %exh_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %rx_ibhDropMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln1847 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1847]   --->   Operation 23 'specpipeline' 'specpipeline_ln1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %rx_ipUdpMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 24 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1863 = br i1 %tmp_i, void %ipUdpMetaHandler<64>.exit, void %land.lhs.true.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 25 'br' 'br_ln1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_261 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i241P0A, i241 %rx_exh2drop_MetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 26 'nbreadreq' 'tmp_i_261' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1863 = br i1 %tmp_i_261, void %ipUdpMetaHandler<64>.exit, void %land.lhs.true2.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 27 'br' 'br_ln1863' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_193_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %rx_ibhDropMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 28 'nbreadreq' 'tmp_193_i' <Predicate = (tmp_i & tmp_i_261)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1863 = br i1 %tmp_193_i, void %ipUdpMetaHandler<64>.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1863]   --->   Operation 29 'br' 'br_ln1863' <Predicate = (tmp_i & tmp_i_261)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.33ns)   --->   "%rx_ipUdpMetaFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %rx_ipUdpMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1865]   --->   Operation 30 'read' 'rx_ipUdpMetaFifo_read' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%meta_length_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %rx_ipUdpMetaFifo_read, i32 160, i32 175" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1865]   --->   Operation 31 'partselect' 'meta_length_V_2' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.33ns)   --->   "%rx_exh2drop_MetaFifo_read = read i241 @_ssdm_op_Read.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1866]   --->   Operation 32 'read' 'rx_exh2drop_MetaFifo_read' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_1 : Operation 33 [1/1] (2.33ns)   --->   "%rx_ibhDropMetaFifo_read = read i2 @_ssdm_op_Read.ap_fifo.volatile.i2P0A, i2 %rx_ibhDropMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1867]   --->   Operation 33 'read' 'rx_ibhDropMetaFifo_read' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%policy_isDrop = trunc i2 %rx_ibhDropMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1867]   --->   Operation 34 'trunc' 'policy_isDrop' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%policy_ackOnly = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %rx_ibhDropMetaFifo_read, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1867]   --->   Operation 35 'bitselect' 'policy_ackOnly' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1868 = br i1 %policy_isDrop, void %if.then5.i, void %if.end7.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1868]   --->   Operation 36 'br' 'br_ln1868' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1870 = br i1 %policy_ackOnly, void %if.then6.i, void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1870]   --->   Operation 37 'br' 'br_ln1870' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i & !policy_isDrop)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1877 = br void %if.end7.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1877]   --->   Operation 38 'br' 'br_ln1877' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i & !policy_isDrop)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1878 = br void %ipUdpMetaHandler<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1878]   --->   Operation 39 'br' 'br_ln1878' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 40 [1/1] (2.33ns)   --->   "%write_ln1873 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %exh_lengthFifo, i16 %meta_length_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1873]   --->   Operation 40 'write' 'write_ln1873' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i & !policy_isDrop & !policy_ackOnly)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 41 [1/1] (2.33ns)   --->   "%write_ln1874 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_drop2exhFsm_MetaFifo, i241 %rx_exh2drop_MetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1874]   --->   Operation 41 'write' 'write_ln1874' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i & !policy_isDrop & !policy_ackOnly)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1875 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1875]   --->   Operation 42 'br' 'br_ln1875' <Predicate = (tmp_i & tmp_i_261 & tmp_193_i & !policy_isDrop & !policy_ackOnly)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ipUdpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2drop_MetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_ibhDropMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exh_lengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_drop2exhFsm_MetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specinterface_ln0         (specinterface) [ 000]
specpipeline_ln1847       (specpipeline ) [ 000]
tmp_i                     (nbreadreq    ) [ 011]
br_ln1863                 (br           ) [ 000]
tmp_i_261                 (nbreadreq    ) [ 011]
br_ln1863                 (br           ) [ 000]
tmp_193_i                 (nbreadreq    ) [ 011]
br_ln1863                 (br           ) [ 000]
rx_ipUdpMetaFifo_read     (read         ) [ 000]
meta_length_V_2           (partselect   ) [ 011]
rx_exh2drop_MetaFifo_read (read         ) [ 011]
rx_ibhDropMetaFifo_read   (read         ) [ 000]
policy_isDrop             (trunc        ) [ 011]
policy_ackOnly            (bitselect    ) [ 011]
br_ln1868                 (br           ) [ 000]
br_ln1870                 (br           ) [ 000]
br_ln1877                 (br           ) [ 000]
br_ln1878                 (br           ) [ 000]
write_ln1873              (write        ) [ 000]
write_ln1874              (write        ) [ 000]
br_ln1875                 (br           ) [ 000]
ret_ln0                   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ipUdpMetaFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_exh2drop_MetaFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2drop_MetaFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_ibhDropMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDropMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exh_lengthFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exh_lengthFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_drop2exhFsm_MetaFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_drop2exhFsm_MetaFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i241P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i241P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i241P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_i_nbreadreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="256" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_i_261_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="241" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_261/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_193_i_nbreadreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_193_i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="rx_ipUdpMetaFifo_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ipUdpMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rx_exh2drop_MetaFifo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="241" slack="0"/>
<pin id="80" dir="0" index="1" bw="241" slack="0"/>
<pin id="81" dir="1" index="2" bw="241" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_exh2drop_MetaFifo_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rx_ibhDropMetaFifo_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ibhDropMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln1873_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1873/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln1874_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="241" slack="0"/>
<pin id="100" dir="0" index="2" bw="241" slack="1"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1874/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="meta_length_V_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="256" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="0" index="3" bw="9" slack="0"/>
<pin id="109" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="policy_isDrop_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="policy_isDrop/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="policy_ackOnly_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="policy_ackOnly/1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_i_261_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_261 "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_193_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_193_i "/>
</bind>
</comp>

<comp id="138" class="1005" name="meta_length_V_2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="meta_length_V_2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="rx_exh2drop_MetaFifo_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="241" slack="1"/>
<pin id="145" dir="1" index="1" bw="241" slack="1"/>
</pin_list>
<bind>
<opset="rx_exh2drop_MetaFifo_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="policy_isDrop_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="policy_isDrop "/>
</bind>
</comp>

<comp id="152" class="1005" name="policy_ackOnly_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="policy_ackOnly "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="84" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="84" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="48" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="56" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="64" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="104" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="146"><net_src comp="78" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="151"><net_src comp="114" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="118" pin="3"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ipUdpMetaFifo | {}
	Port: rx_exh2drop_MetaFifo | {}
	Port: rx_ibhDropMetaFifo | {}
	Port: exh_lengthFifo | {2 }
	Port: rx_drop2exhFsm_MetaFifo | {2 }
 - Input state : 
	Port: ipUdpMetaHandler<64> : rx_ipUdpMetaFifo | {1 }
	Port: ipUdpMetaHandler<64> : rx_exh2drop_MetaFifo | {1 }
	Port: ipUdpMetaHandler<64> : rx_ibhDropMetaFifo | {1 }
	Port: ipUdpMetaHandler<64> : exh_lengthFifo | {}
	Port: ipUdpMetaHandler<64> : rx_drop2exhFsm_MetaFifo | {}
  - Chain level:
	State 1
		br_ln1868 : 1
		br_ln1870 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|
| Operation|            Functional Unit           |
|----------|--------------------------------------|
|          |         tmp_i_nbreadreq_fu_48        |
| nbreadreq|       tmp_i_261_nbreadreq_fu_56      |
|          |       tmp_193_i_nbreadreq_fu_64      |
|----------|--------------------------------------|
|          |   rx_ipUdpMetaFifo_read_read_fu_72   |
|   read   | rx_exh2drop_MetaFifo_read_read_fu_78 |
|          |  rx_ibhDropMetaFifo_read_read_fu_84  |
|----------|--------------------------------------|
|   write  |       write_ln1873_write_fu_90       |
|          |       write_ln1874_write_fu_97       |
|----------|--------------------------------------|
|partselect|        meta_length_V_2_fu_104        |
|----------|--------------------------------------|
|   trunc  |         policy_isDrop_fu_114         |
|----------|--------------------------------------|
| bitselect|         policy_ackOnly_fu_118        |
|----------|--------------------------------------|
|   Total  |                                      |
|----------|--------------------------------------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|     meta_length_V_2_reg_138     |   16   |
|      policy_ackOnly_reg_152     |    1   |
|      policy_isDrop_reg_148      |    1   |
|rx_exh2drop_MetaFifo_read_reg_143|   241  |
|        tmp_193_i_reg_134        |    1   |
|        tmp_i_261_reg_130        |    1   |
|          tmp_i_reg_126          |    1   |
+---------------------------------+--------+
|              Total              |   262  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   262  |
+-----------+--------+
|   Total   |   262  |
+-----------+--------+
