// Seed: 3431572924
module module_0 (
    input tri1 id_0,
    output tri id_1
    , id_11,
    output supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9
);
  logic [-1 : 1] id_12, id_13;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4
);
  assign id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_3,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3
  );
endmodule
