Oh no...

Cycle: 33
MARS instruction number: 34	Instruction: jal 4194440
Expected:	Register Write to Reg: 0x1F Val: 0x004000BC
Got     :	Register Write to Reg: 0x1F Val: 0x59C000B8
Incorrect write

Cycle: 35
MARS instruction number: 36	Instruction: lb $8,0($1)
Expected:	Register Write to Reg: 0x08 Val: 0x00000001
Got     :	Register Write to Reg: 0x08 Val: 0x00000000
Incorrect write

Cycle: 37
MARS instruction number: 38	Instruction: lh $9,0($1)
Expected:	Register Write to Reg: 0x09 Val: 0x00000001
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


