# Reading D:/SOFTWARE/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# OpenFile E:/UCLA/Codes/zyd_github/HRMPP/sim/proj_top_sim.mpf
# Loading project proj_top_sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim -gui E:\UCLA\Codes\zyd_github\HRMPP\sim\proj_top_sim.mpf 
# Start time: 16:54:43 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# ** Error: (vsim-3033) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(199): Instantiation of 'RAM' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /M216A_TB/uut File: E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v
#         Searched libraries:
#             E:/UCLA/Codes/zyd_github/HRMPP/sim/work
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
# Error loading design
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 16:55:14 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# Test failed! Expected:           0          76, Actual:   0   0
# 
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0          59, Actual:   0   0
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          32, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0   0
# 
# Test failed! Expected:           5          32, Actual:   0   0
# 
# Test failed! Expected:           0         112, Actual:   0   0
# 
# Test failed! Expected:          12          48, Actual:   0   0
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0   0
# 
# Test failed! Expected:           5          25, Actual:   0   0
# 
# Test failed! Expected:           0          80, Actual:   0   0
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   0   0
# 
# Test failed! Expected:          18          32, Actual:   0   0
# 
# Test failed! Expected:           7         112, Actual:   0   0
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0   0
# 
# Test failed! Expected:          11          96, Actual:   0   0
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0   0
# 
# Test failed! Expected:          12          80, Actual:   0   0
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0   0
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0   0
# 
# Test failed! Expected:          22         112, Actual:   0   0
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0   0
# 
# Test failed! Expected:          17          25, Actual:   0   0
# 
# Test failed! Expected:          23          59, Actual:   0   0
# 
# Test failed! Expected:          23          96, Actual:   0   0
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0   0
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:   0   0
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0   0
# 
# Test failed! Expected:          39         112, Actual:   0   0
# 
# Test failed! Expected:          30          25, Actual:   0   0
# 
# Test failed! Expected:          33          48, Actual:   0   0
# 
# Test failed! Expected:          34           0, Actual:   0   0
# 
# Test failed! Expected:          37          16, Actual:   0   0
# 
# Test failed! Expected:          39          96, Actual:   0   0
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0   0
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0   0
# 
# Test failed! Expected:          53          16, Actual:   0   0
# 
# Test failed! Expected:          46          25, Actual:   0   0
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:   0   0
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:   0   0
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:   0   0
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:   0   0
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:   0   0
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   0
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:   0   0
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0   0
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:   0   0
# 
# Test failed! Expected:          68          96, Actual:   0   0
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   0
# 
# Test failed! Expected:          57          76, Actual:   0   0
# 
# Test failed! Expected:          89           0, Actual:   0   0
# 
# Test failed! Expected:          72          42, Actual:   0   0
# 
# Test failed! Expected:          79          64, Actual:   0   0
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0   0
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:   0   0
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0   0
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0   0
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:   0   0
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0   0
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0   0
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:   0   0
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:   0   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0   0
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:   0   0
# 
# Test failed! Expected:         106         112, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         121
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
add wave -position end  sim:/M216A_TB/uut/write_en
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           0          76, Actual:   0   0
# 
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0          59, Actual:   0   0
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          32, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0   0
# 
# Test failed! Expected:           5          32, Actual:   0   0
# 
# Test failed! Expected:           0         112, Actual:   0   0
# 
# Test failed! Expected:          12          48, Actual:   0   0
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0   0
# 
# Test failed! Expected:           5          25, Actual:   0   0
# 
# Test failed! Expected:           0          80, Actual:   0   0
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   0   0
# 
# Test failed! Expected:          18          32, Actual:   0   0
# 
# Test failed! Expected:           7         112, Actual:   0   0
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0   0
# 
# Test failed! Expected:          11          96, Actual:   0   0
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0   0
# 
# Test failed! Expected:          12          80, Actual:   0   0
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0   0
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0   0
# 
# Test failed! Expected:          22         112, Actual:   0   0
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0   0
# 
# Test failed! Expected:          17          25, Actual:   0   0
# 
# Test failed! Expected:          23          59, Actual:   0   0
# 
# Test failed! Expected:          23          96, Actual:   0   0
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0   0
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:   0   0
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0   0
# 
# Test failed! Expected:          39         112, Actual:   0   0
# 
# Test failed! Expected:          30          25, Actual:   0   0
# 
# Test failed! Expected:          33          48, Actual:   0   0
# 
# Test failed! Expected:          34           0, Actual:   0   0
# 
# Test failed! Expected:          37          16, Actual:   0   0
# 
# Test failed! Expected:          39          96, Actual:   0   0
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0   0
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0   0
# 
# Test failed! Expected:          53          16, Actual:   0   0
# 
# Test failed! Expected:          46          25, Actual:   0   0
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:   0   0
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:   0   0
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:   0   0
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:   0   0
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:   0   0
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   0
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:   0   0
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0   0
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:   0   0
# 
# Test failed! Expected:          68          96, Actual:   0   0
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   0
# 
# Test failed! Expected:          57          76, Actual:   0   0
# 
# Test failed! Expected:          89           0, Actual:   0   0
# 
# Test failed! Expected:          72          42, Actual:   0   0
# 
# Test failed! Expected:          79          64, Actual:   0   0
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0   0
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:   0   0
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0   0
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0   0
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:   0   0
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0   0
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0   0
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:   0   0
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:   0   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0   0
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:   0   0
# 
# Test failed! Expected:         106         112, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         121
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           0          76, Actual:   0   0
# 
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0          59, Actual:   0   0
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          32, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0   0
# 
# Test failed! Expected:           5          32, Actual:   0   0
# 
# Test failed! Expected:           0         112, Actual:   0   0
# 
# Test failed! Expected:          12          48, Actual:   0   0
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0   0
# 
# Test failed! Expected:           5          25, Actual:   0   0
# 
# Test failed! Expected:           0          80, Actual:   0   0
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   0   0
# 
# Test failed! Expected:          18          32, Actual:   0   0
# 
# Test failed! Expected:           7         112, Actual:   0   0
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0   0
# 
# Test failed! Expected:          11          96, Actual:   0   0
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0   0
# 
# Test failed! Expected:          12          80, Actual:   0   0
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0   0
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0   0
# 
# Test failed! Expected:          22         112, Actual:   0   0
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0   0
# 
# Test failed! Expected:          17          25, Actual:   0   0
# 
# Test failed! Expected:          23          59, Actual:   0   0
# 
# Test failed! Expected:          23          96, Actual:   0   0
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0   0
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:   0   0
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0   0
# 
# Test failed! Expected:          39         112, Actual:   0   0
# 
# Test failed! Expected:          30          25, Actual:   0   0
# 
# Test failed! Expected:          33          48, Actual:   0   0
# 
# Test failed! Expected:          34           0, Actual:   0   0
# 
# Test failed! Expected:          37          16, Actual:   0   0
# 
# Test failed! Expected:          39          96, Actual:   0   0
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0   0
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0   0
# 
# Test failed! Expected:          53          16, Actual:   0   0
# 
# Test failed! Expected:          46          25, Actual:   0   0
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:   0   0
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:   0   0
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:   0   0
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:   0   0
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:   0   0
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   0
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:   0   0
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0   0
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:   0   0
# 
# Test failed! Expected:          68          96, Actual:   0   0
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   0
# 
# Test failed! Expected:          57          76, Actual:   0   0
# 
# Test failed! Expected:          89           0, Actual:   0   0
# 
# Test failed! Expected:          72          42, Actual:   0   0
# 
# Test failed! Expected:          79          64, Actual:   0   0
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0   0
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:   0   0
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0   0
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0   0
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:   0   0
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0   0
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0   0
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:   0   0
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:   0   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0   0
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:   0   0
# 
# Test failed! Expected:         106         112, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         121
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:12:00 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0 112
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0 112
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0 112
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0 112
# 
# Test failed! Expected:          41          32, Actual:   0  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  32
# 
# Test failed! Expected:          50          64, Actual:   0  64
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0 112
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  32
# 
# Test failed! Expected:          52         112, Actual:   0 112
# 
# Test failed! Expected:          58          48, Actual:   0  48
# 
# Test failed! Expected:          62          32, Actual:   0  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0 112
# 
# Test failed! Expected:          74          48, Actual:   0  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0 112
# 
# Test failed! Expected:          83          32, Actual:   0  32
# 
# Test failed! Expected:          64         112, Actual:   0 112
# 
# Test failed! Expected:          68          96, Actual:   0 112
# 
# Test failed! Expected:          78          16, Actual:   0  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0 112
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0  64
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0 112
# 
# Test failed! Expected:          88          48, Actual:   0  48
# 
# Test failed! Expected:          80          96, Actual:   0 112
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0 112
# 
# Test failed! Expected:          98          32, Actual:   0  16
# 
# Test failed! Expected:          94         112, Actual:   0 112
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0 112
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:27:08 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
# ** Warning: (vsim-3017) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/r_w_enable_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/r_w_en.v
# ** Warning: (vsim-3722) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Missing connection for port 'clk1'.
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0 112
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0 112
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0 112
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0 112
# 
# Test failed! Expected:          41          32, Actual:   0  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  32
# 
# Test failed! Expected:          50          64, Actual:   0  64
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0 112
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  32
# 
# Test failed! Expected:          52         112, Actual:   0 112
# 
# Test failed! Expected:          58          48, Actual:   0  48
# 
# Test failed! Expected:          62          32, Actual:   0  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0 112
# 
# Test failed! Expected:          74          48, Actual:   0  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0 112
# 
# Test failed! Expected:          83          32, Actual:   0  32
# 
# Test failed! Expected:          64         112, Actual:   0 112
# 
# Test failed! Expected:          68          96, Actual:   0 112
# 
# Test failed! Expected:          78          16, Actual:   0  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0 112
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0  64
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0 112
# 
# Test failed! Expected:          88          48, Actual:   0  48
# 
# Test failed! Expected:          80          96, Actual:   0 112
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0 112
# 
# Test failed! Expected:          98          32, Actual:   0  16
# 
# Test failed! Expected:          94         112, Actual:   0 112
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0 112
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:30:06 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
# ** Warning: (vsim-3017) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/r_w_enable_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/r_w_en.v
# ** Warning: (vsim-3722) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Missing connection for port 'clk1'.
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0 112
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0 112
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0 112
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0 112
# 
# Test failed! Expected:          41          32, Actual:   0  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  32
# 
# Test failed! Expected:          50          64, Actual:   0  64
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0 112
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  32
# 
# Test failed! Expected:          52         112, Actual:   0 112
# 
# Test failed! Expected:          58          48, Actual:   0  48
# 
# Test failed! Expected:          62          32, Actual:   0  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0 112
# 
# Test failed! Expected:          74          48, Actual:   0  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0 112
# 
# Test failed! Expected:          83          32, Actual:   0  32
# 
# Test failed! Expected:          64         112, Actual:   0 112
# 
# Test failed! Expected:          68          96, Actual:   0 112
# 
# Test failed! Expected:          78          16, Actual:   0  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0 112
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0  64
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0 112
# 
# Test failed! Expected:          88          48, Actual:   0  48
# 
# Test failed! Expected:          80          96, Actual:   0 112
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0 112
# 
# Test failed! Expected:          98          32, Actual:   0  16
# 
# Test failed! Expected:          94         112, Actual:   0 112
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0 112
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:32:27 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
# ** Warning: (vsim-3017) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/r_w_enable_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/r_w_en.v
# ** Warning: (vsim-3722) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Missing connection for port 'clk1'.
# ** Warning: (vsim-3015) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(199): [PCDPC] - Port size (1) does not match connection size (32) for port 'write_en'. The port definition is at: E:/UCLA/Codes/zyd_github/HRMPP/src/RAM.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/ram_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/RAM.v
# ** Warning: (vsim-3015) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(199): [PCDPC] - Port size (1) does not match connection size (32) for port 'read_en'. The port definition is at: E:/UCLA/Codes/zyd_github/HRMPP/src/RAM.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/ram_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/RAM.v
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0   0
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   0   0
# 
# Test failed! Expected:          18          32, Actual:   0   0
# 
# Test failed! Expected:           7         112, Actual:   0   0
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0   0
# 
# Test failed! Expected:          11          96, Actual:   0   0
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0   0
# 
# Test failed! Expected:          12          80, Actual:   0   0
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0   0
# 
# Test failed! Expected:          22         112, Actual:   0   0
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0   0
# 
# Test failed! Expected:          23          59, Actual:   0   0
# 
# Test failed! Expected:          23          96, Actual:   0   0
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0   0
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:   0   0
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0   0
# 
# Test failed! Expected:          30          25, Actual:   0   0
# 
# Test failed! Expected:          33          48, Actual:   0   0
# 
# Test failed! Expected:          34           0, Actual:   0   0
# 
# Test failed! Expected:          37          16, Actual:   0   0
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0   0
# 
# Test failed! Expected:          53          16, Actual:   0   0
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:   0   0
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0   0
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0   0
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:   0   0
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:   0   0
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   0
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:   0   0
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:   0   0
# 
# Test failed! Expected:          68          96, Actual:   0   0
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0   0
# 
# Test failed! Expected:          89           0, Actual:   0   0
# 
# Test failed! Expected:          72          42, Actual:   0   0
# 
# Test failed! Expected:          79          64, Actual:   0   0
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0   0
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:   0   0
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0   0
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:   0   0
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0   0
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:   0   0
# 
# Test failed! Expected:         106         112, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         117
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
# Compile of RAM.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:34:10 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
# ** Warning: (vsim-3017) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /M216A_TB/uut/r_w_enable_inst File: E:/UCLA/Codes/zyd_github/HRMPP/src/r_w_en.v
# ** Warning: (vsim-3722) E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TopModule.v(191): [TFMPC] - Missing connection for port 'clk1'.
quit -sim
# Compile of r_w_en.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:34:52 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0 112
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0 112
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0 112
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0 112
# 
# Test failed! Expected:          41          32, Actual:   0  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  32
# 
# Test failed! Expected:          50          64, Actual:   0  64
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0 112
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  32
# 
# Test failed! Expected:          52         112, Actual:   0 112
# 
# Test failed! Expected:          58          48, Actual:   0  48
# 
# Test failed! Expected:          62          32, Actual:   0  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0 112
# 
# Test failed! Expected:          74          48, Actual:   0  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0 112
# 
# Test failed! Expected:          83          32, Actual:   0  32
# 
# Test failed! Expected:          64         112, Actual:   0 112
# 
# Test failed! Expected:          68          96, Actual:   0 112
# 
# Test failed! Expected:          78          16, Actual:   0  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0 112
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0  64
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0 112
# 
# Test failed! Expected:          88          48, Actual:   0  48
# 
# Test failed! Expected:          80          96, Actual:   0 112
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0 112
# 
# Test failed! Expected:          98          32, Actual:   0  16
# 
# Test failed! Expected:          94         112, Actual:   0 112
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0 112
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:36:24 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0 112
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0 112
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0 112
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0 112
# 
# Test failed! Expected:          41          32, Actual:   0  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  32
# 
# Test failed! Expected:          50          64, Actual:   0  64
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0 112
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0  32
# 
# Test failed! Expected:          52         112, Actual:   0 112
# 
# Test failed! Expected:          58          48, Actual:   0  48
# 
# Test failed! Expected:          62          32, Actual:   0  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0 112
# 
# Test failed! Expected:          74          48, Actual:   0  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0 112
# 
# Test failed! Expected:          83          32, Actual:   0  32
# 
# Test failed! Expected:          64         112, Actual:   0 112
# 
# Test failed! Expected:          68          96, Actual:   0 112
# 
# Test failed! Expected:          78          16, Actual:   0  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0 112
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0  64
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0 112
# 
# Test failed! Expected:          88          48, Actual:   0  48
# 
# Test failed! Expected:          80          96, Actual:   0 112
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0 112
# 
# Test failed! Expected:          98          32, Actual:   0  16
# 
# Test failed! Expected:          94         112, Actual:   0 112
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0 112
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0  64
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
# Break key hit
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v failed with 1 errors.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of r_w_en.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:44:54 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  16
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   8
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0 112
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0 112
# 
# Test failed! Expected:          22          16, Actual:   0  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0  16
# 
# Test failed! Expected:          17          76, Actual:   0   0
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  80
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   8
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0  16
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         114
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of r_w_en.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:46:25 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0  80
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0  80
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0  32
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0  32
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0  64
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0  64
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:   0  32
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         115
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of r_w_en.v was successful.
# Compile of r_w_en.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:49:12 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
add wave -position end  sim:/M216A_TB/uut/write_en
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0  80
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0  80
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0  32
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0  32
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0  64
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0  64
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:   0  32
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         115
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/ram_inst/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram_inst/clk
add wave -position end  sim:/M216A_TB/uut/ram_inst/rst
add wave -position end  sim:/M216A_TB/uut/ram_inst/write_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/read_en
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_write
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_in
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram_inst/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out1
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out2
add wave -position end  sim:/M216A_TB/uut/ram_inst/data_out3
add wave -position end  sim:/M216A_TB/uut/ram_inst/ram
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -continue
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0  80
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0  80
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0  32
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0  32
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0  64
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0  64
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:   0  32
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         115
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
add wave -position end  sim:/M216A_TB/uut/write_en
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0  80
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0  80
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0  32
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0  32
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0  64
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0  64
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:   0  32
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         115
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position 53  sim:/M216A_TB/expected_index_x
add wave -position 54  sim:/M216A_TB/expected_index_y
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0  80
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   0 112
# 
# Test failed! Expected:           4          76, Actual:   0  59
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:   0  32
# 
# Test failed! Expected:           7         112, Actual:   0  80
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0  64
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0  32
# 
# Test failed! Expected:          12          80, Actual:   0  80
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:   0  32
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0  48
# 
# Test failed! Expected:          22         112, Actual:   0  80
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  59
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0 112
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0 112
# 
# Test failed! Expected:          29          32, Actual:   0  32
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0  64
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  59
# 
# Test failed! Expected:          39         112, Actual:   0 112
# 
# Test failed! Expected:          30          25, Actual:   0  25
# 
# Test failed! Expected:          33          48, Actual:   0  48
# 
# Test failed! Expected:          34           0, Actual:   0   8
# 
# Test failed! Expected:          37          16, Actual:   0  16
# 
# Test failed! Expected:          39          96, Actual:   0  80
# 
# Test failed! Expected:          41          32, Actual:   0  32
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0  48
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0  42
# 
# Test failed! Expected:          53          16, Actual:   0  16
# 
# Test failed! Expected:          46          25, Actual:   0   8
# 
# Test failed! Expected:          66          64, Actual:   0  64
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:   0  48
# 
# Test failed! Expected:          52         112, Actual:   0  80
# 
# Test failed! Expected:          58          48, Actual:   0  64
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  59
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:   0  32
# 
# Test failed! Expected:          53          96, Actual:   0  80
# 
# Test failed! Expected:          74          48, Actual:   0  64
# 
# Test failed! Expected:          73           0, Actual:   0   8
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:   0  16
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:   0  48
# 
# Test failed! Expected:          64         112, Actual:   0  80
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:   0  32
# 
# Test failed! Expected:          86          25, Actual:   0   8
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          64, Actual:   0  48
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          92          64, Actual:   0  64
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0  59
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:   0  64
# 
# Test failed! Expected:          80          96, Actual:   0  80
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0 112
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0  25
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:   0  32
# 
# Test failed! Expected:          94         112, Actual:   0  80
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  59
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  25
# 
# Test failed! Expected:          99          48, Actual:   0  32
# 
# Test failed! Expected:         106         112, Actual:   0  80
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         115
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v failed with 1 errors.
# Compile of M216A_TopModule.v failed with 3 errors.
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 17:57:01 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
add wave -position end  sim:/M216A_TB/uut/write_en
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position 11  sim:/M216A_TB/uut/r_w_enable_inst/counter
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 18:22:38 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
run -all
# Test failed! Expected:           0          76, Actual:   0   0
# 
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0          59, Actual:   0   0
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   0
# 
# Test failed! Expected:           0          32, Actual:   0   0
# 
# Test failed! Expected:           0          48, Actual:   0   0
# 
# Test failed! Expected:           5          32, Actual:   0   0
# 
# Test failed! Expected:           0         112, Actual:   0   0
# 
# Test failed! Expected:          12          48, Actual:   0   0
# 
# Test failed! Expected:           6          16, Actual:   0   0
# 
# Test failed! Expected:           0          96, Actual:   0   0
# 
# Test failed! Expected:           5          25, Actual:   0   0
# 
# Test failed! Expected:           0          80, Actual:   0   0
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   0   0
# 
# Test failed! Expected:          18          32, Actual:   0   0
# 
# Test failed! Expected:           7         112, Actual:   0   0
# 
# Test failed! Expected:           8           0, Actual:   0   0
# 
# Test failed! Expected:          12          64, Actual:   0   0
# 
# Test failed! Expected:          11          96, Actual:   0   0
# 
# Test failed! Expected:          10          25, Actual:   0   0
# 
# Test failed! Expected:          20          48, Actual:   0   0
# 
# Test failed! Expected:          12          80, Actual:   0   0
# 
# Test failed! Expected:          11           8, Actual:   0   0
# 
# Test failed! Expected:          17          96, Actual:   0   0
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   0   0
# 
# Test failed! Expected:          27          64, Actual:   0   0
# 
# Test failed! Expected:          22         112, Actual:   0   0
# 
# Test failed! Expected:          18           8, Actual:   0   0
# 
# Test failed! Expected:          17          76, Actual:   0   0
# 
# Test failed! Expected:          17          25, Actual:   0   0
# 
# Test failed! Expected:          23          59, Actual:   0   0
# 
# Test failed! Expected:          23          96, Actual:   0   0
# 
# Test failed! Expected:          22           0, Actual:   0   0
# 
# Test failed! Expected:          28          80, Actual:   0   0
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:   0   0
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:   0   0
# 
# Test failed! Expected:          32           8, Actual:   0   0
# 
# Test failed! Expected:          29          76, Actual:   0   0
# 
# Test failed! Expected:          39         112, Actual:   0   0
# 
# Test failed! Expected:          30          25, Actual:   0   0
# 
# Test failed! Expected:          33          48, Actual:   0   0
# 
# Test failed! Expected:          34           0, Actual:   0   0
# 
# Test failed! Expected:          37          16, Actual:   0   0
# 
# Test failed! Expected:          39          96, Actual:   0   0
# 
# Test failed! Expected:          41          32, Actual:   0   0
# 
# Test failed! Expected:          41          25, Actual:   0   0
# 
# Test failed! Expected:          45           0, Actual:   0   0
# 
# Test failed! Expected:          48          48, Actual:   0   0
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:   0   0
# 
# Test failed! Expected:          53          16, Actual:   0   0
# 
# Test failed! Expected:          46          25, Actual:   0   0
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:   0   0
# 
# Test failed! Expected:          47           8, Actual:   0   0
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:   0   0
# 
# Test failed! Expected:          58          48, Actual:   0   0
# 
# Test failed! Expected:          62          32, Actual:   0   0
# 
# Test failed! Expected:          45          42, Actual:   0   0
# 
# Test failed! Expected:          57           0, Actual:   0   0
# 
# Test failed! Expected:          62           8, Actual:   0   0
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:   0   0
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:   0   0
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:   0   0
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:   0   0
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:   0   0
# 
# Test failed! Expected:          66          59, Actual:   0   0
# 
# Test failed! Expected:          78           8, Actual:   0   0
# 
# Test failed! Expected:          56          80, Actual:   0   0
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:   0   0
# 
# Test failed! Expected:          68          96, Actual:   0   0
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:   0   0
# 
# Test failed! Expected:          57          76, Actual:   0   0
# 
# Test failed! Expected:          89           0, Actual:   0   0
# 
# Test failed! Expected:          72          42, Actual:   0   0
# 
# Test failed! Expected:          79          64, Actual:   0   0
# 
# Test failed! Expected:          79          59, Actual:   0   0
# 
# Test failed! Expected:          94           8, Actual:   0   0
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:   0   0
# 
# Test failed! Expected:          92          16, Actual:   0   0
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:   0   0
# 
# Test failed! Expected:         100           0, Actual:   0   0
# 
# Test failed! Expected:          78         112, Actual:   0   0
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:   0   0
# 
# Test failed! Expected:         102          25, Actual:   0   0
# 
# Test failed! Expected:          85          80, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:   0   0
# 
# Test failed! Expected:         106          16, Actual:   0   0
# 
# Test failed! Expected:          93          80, Actual:   0   0
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:   0   0
# 
# Test failed! Expected:         108           8, Actual:   0   0
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:   0   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:   0   0
# 
# Test failed! Expected:          94          96, Actual:   0   0
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:   0   0
# 
# Test failed! Expected:         106         112, Actual:   0   0
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         121
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
# Compile of r_w_en.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 18:25:06 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/read_en
add wave -position end  sim:/M216A_TB/uut/write_en
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 18:26:51 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 18:30:16 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/write_en
add wave -position end  sim:/M216A_TB/uut/read_en
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:05:13 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/write_en
add wave -position end  sim:/M216A_TB/uut/read_en
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:           6          16, Actual:   5  32
# 
# Test failed! Expected:           5          25, Actual:   0  42
# 
# Test failed! Expected:           0          80, Actual:   0  96
# 
# Test failed! Expected:           4          76, Actual:   0  76
# 
# Test failed! Expected:           9          59, Actual:   0  59
# 
# Test failed! Expected:          18          32, Actual:  20  48
# 
# Test failed! Expected:           7         112, Actual:   0  96
# 
# Test failed! Expected:           8           0, Actual:   0  25
# 
# Test failed! Expected:          11          96, Actual:   0  96
# 
# Test failed! Expected:          10          25, Actual:   0  25
# 
# Test failed! Expected:          20          48, Actual:  21  32
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:   0   8
# 
# Test failed! Expected:          17          96, Actual:   0  96
# 
# Test failed! Expected:          22          16, Actual:  13  16
# 
# Test failed! Expected:          17          42, Actual:   0  59
# 
# Test failed! Expected:          22         112, Actual:   0  96
# 
# Test failed! Expected:          18           8, Actual:   0   8
# 
# Test failed! Expected:          17          76, Actual:   0  76
# 
# Test failed! Expected:          17          25, Actual:   0  25
# 
# Test failed! Expected:          23          59, Actual:   0  76
# 
# Test failed! Expected:          23          96, Actual:   0  96
# 
# Test failed! Expected:          22           0, Actual:   0  25
# 
# Test failed! Expected:          28          80, Actual:   0  96
# 
# Test failed! Expected:          29          32, Actual:  28  16
# 
# Test failed! Expected:          32          42, Actual:   0  59
# 
# Test failed! Expected:          30         112, Actual:   0  96
# 
# Test failed! Expected:          32           8, Actual:   0   8
# 
# Test failed! Expected:          29          76, Actual:   0  76
# 
# Test failed! Expected:          39         112, Actual:   0  96
# 
# Test failed! Expected:          30          25, Actual:   0  42
# 
# Test failed! Expected:          33          48, Actual:  31  48
# 
# Test failed! Expected:          34           0, Actual:   0  25
# 
# Test failed! Expected:          37          16, Actual:  34  32
# 
# Test failed! Expected:          39          96, Actual:   0  96
# 
# Test failed! Expected:          41          32, Actual:  40  16
# 
# Test failed! Expected:          41          25, Actual:   0  42
# 
# Test failed! Expected:          45           0, Actual:   0   8
# 
# Test failed! Expected:          48          48, Actual:  46  48
# 
# Test failed! Expected:          38          59, Actual:   0  59
# 
# Test failed! Expected:          53          16, Actual:  50  32
# 
# Test failed! Expected:          46          25, Actual:   0  25
# 
# Test failed! Expected:          42          80, Actual:   0  96
# 
# Test failed! Expected:          47           8, Actual:   0   8
# 
# Test failed! Expected:          55          32, Actual:  56  48
# 
# Test failed! Expected:          52         112, Actual:   0  96
# 
# Test failed! Expected:          58          48, Actual:  63  48
# 
# Test failed! Expected:          62          32, Actual:  54  16
# 
# Test failed! Expected:          45          42, Actual:   0  42
# 
# Test failed! Expected:          57           0, Actual:   0   8
# 
# Test failed! Expected:          62           8, Actual:   0   8
# 
# Test failed! Expected:          45          76, Actual:   0  76
# 
# Test failed! Expected:          61          25, Actual:   0  25
# 
# Test failed! Expected:          53          59, Actual:   0  76
# 
# Test failed! Expected:          73          25, Actual:   0  25
# 
# Test failed! Expected:          71          32, Actual:  64  32
# 
# Test failed! Expected:          53          96, Actual:   0  96
# 
# Test failed! Expected:          74          48, Actual:  79  48
# 
# Test failed! Expected:          73           0, Actual:   0  25
# 
# Test failed! Expected:          59          42, Actual:   0  59
# 
# Test failed! Expected:          67          16, Actual:  63  16
# 
# Test failed! Expected:          66          59, Actual:   0  59
# 
# Test failed! Expected:          78           8, Actual:   0   8
# 
# Test failed! Expected:          56          80, Actual:   0  96
# 
# Test failed! Expected:          83          32, Actual:  76  32
# 
# Test failed! Expected:          64         112, Actual:   0  96
# 
# Test failed! Expected:          68          96, Actual:   0  96
# 
# Test failed! Expected:          78          16, Actual:  74  16
# 
# Test failed! Expected:          86          25, Actual:   0  25
# 
# Test failed! Expected:          57          76, Actual:   0  76
# 
# Test failed! Expected:          89           0, Actual:   0  25
# 
# Test failed! Expected:          72          42, Actual:   0  59
# 
# Test failed! Expected:          79          59, Actual:   0  59
# 
# Test failed! Expected:          94           8, Actual:   0  25
# 
# Test failed! Expected:          70          80, Actual:   0  96
# 
# Test failed! Expected:          92          16, Actual:   0   8
# 
# Test failed! Expected:          70          76, Actual:   0  76
# 
# Test failed! Expected:         100           0, Actual:   0   8
# 
# Test failed! Expected:          78         112, Actual:   0  96
# 
# Test failed! Expected:          88          48, Actual:  93  48
# 
# Test failed! Expected:          80          96, Actual:   0  96
# 
# Test failed! Expected:         102          25, Actual:   0  25
# 
# Test failed! Expected:          85          80, Actual:   0  96
# 
# Test failed! Expected:          86          42, Actual:   0  42
# 
# Test failed! Expected:         106          16, Actual:   0   8
# 
# Test failed! Expected:          93          80, Actual:   0  96
# 
# Test failed! Expected:          98          32, Actual:  88  16
# 
# Test failed! Expected:          94         112, Actual:   0  96
# 
# Test failed! Expected:         108           8, Actual:   0   8
# 
# Test failed! Expected:          85          76, Actual:   0  76
# 
# Test failed! Expected:         116           0, Actual:   0  25
# 
# Test failed! Expected:          94          59, Actual:   0  59
# 
# Test failed! Expected:         118           8, Actual:   0   8
# 
# Test failed! Expected:          94          96, Actual:   0  96
# 
# Test failed! Expected:         100          42, Actual:   0  42
# 
# Test failed! Expected:          99          48, Actual:  91  32
# 
# Test failed! Expected:         106         112, Actual:   0  96
# 
# No of failed tests:         100
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Min_Occupied_Strip_Selector.v was successful.
# Compile of Min_Occupied_Width_No.v was successful.
# Compile of Strike_Counter.v was successful.
# Compile of Strike_Detector.v was successful.
# Compile of Find_Index.v was successful.
# Compile of Find_Row.v was successful.
# Compile of M216A_TB.v was successful.
# Compile of M216A_TopModule.v was successful.
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# Compile of RAM.v was successful.
# Compile of P1_Reg_8_bit.v was successful.
# Compile of P1_Reg_1_bit.v was successful.
# Compile of P1_Reg_4_bit.v was successful.
# Compile of P1_Reg_5_bit.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:07:17 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TB
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_5_bit
# Loading work.P1_Reg_5_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Find_Row
# Loading work.Find_Row
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_4_bit
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Width_No
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Min_Occupied_Strip_Selector
# Loading work.Min_Occupied_Strip_Selector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_8_bit
# Loading work.P1_Reg_8_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Detector
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.P1_Reg_1_bit
# Loading work.P1_Reg_1_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.find_index
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/write_en
add wave -position end  sim:/M216A_TB/uut/read_en
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:14:33 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:16:47 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of M216A_TopModule.v was successful.
# Compile of RAM.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:29:11 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.ram
# Loading work.ram
# Loading work.P1_Reg_8_bit
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/write_en
add wave -position end  sim:/M216A_TB/uut/read_en
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  32
# 
# Test failed! Expected:           0          96, Actual:  12  96
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   5  96
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   4  59
# 
# Test failed! Expected:          18          32, Actual:   7  48
# 
# Test failed! Expected:           7         112, Actual:   8  96
# 
# Test failed! Expected:           8           0, Actual:   0   8
# 
# Test failed! Expected:          12          64, Actual:   5  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0   8
# 
# Test failed! Expected:          20          48, Actual:   5  32
# 
# Test failed! Expected:          12          80, Actual:  16 112
# 
# Test failed! Expected:          11           8, Actual:   0  16
# 
# Test failed! Expected:          17          96, Actual:   7  96
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   7  59
# 
# Test failed! Expected:          27          64, Actual:   7  64
# 
# Test failed! Expected:          22         112, Actual:  18 112
# 
# Test failed! Expected:          18           8, Actual:   0  16
# 
# Test failed! Expected:          17          76, Actual:   7  59
# 
# Test failed! Expected:          17          25, Actual:   4  25
# 
# Test failed! Expected:          23          59, Actual:   5  76
# 
# Test failed! Expected:          23          96, Actual:   4 112
# 
# Test failed! Expected:          22           0, Actual:   0   8
# 
# Test failed! Expected:          28          80, Actual:   7  80
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:  14  59
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:  21 112
# 
# Test failed! Expected:          32           8, Actual:  13   8
# 
# Test failed! Expected:          29          76, Actual:  11  76
# 
# Test failed! Expected:          39         112, Actual:  20 112
# 
# Test failed! Expected:          30          25, Actual:  13  25
# 
# Test failed! Expected:          33          48, Actual:   7  48
# 
# Test failed! Expected:          34           0, Actual:  18  25
# 
# Test failed! Expected:          37          16, Actual:  11  32
# 
# Test failed! Expected:          39          96, Actual:  14 112
# 
# Test failed! Expected:          41          32, Actual:  13  32
# 
# Test failed! Expected:          41          25, Actual:  14  42
# 
# Test failed! Expected:          45           0, Actual:   7   0
# 
# Test failed! Expected:          48          48, Actual:  11  32
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:  21  59
# 
# Test failed! Expected:          53          16, Actual:  19  32
# 
# Test failed! Expected:          46          25, Actual:  14  25
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:  21 112
# 
# Test failed! Expected:          47           8, Actual:  13   8
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:  22  96
# 
# Test failed! Expected:          58          48, Actual:  13  64
# 
# Test failed! Expected:          62          32, Actual:  21  32
# 
# Test failed! Expected:          45          42, Actual:  14  42
# 
# Test failed! Expected:          57           0, Actual:  19   0
# 
# Test failed! Expected:          62           8, Actual:  14  16
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:  27  25
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:  27  25
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:  22  96
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:  22  25
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:  28  32
# 
# Test failed! Expected:          66          59, Actual:  30  59
# 
# Test failed! Expected:          78           8, Actual:  28   8
# 
# Test failed! Expected:          56          80, Actual:  28  96
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:  22  96
# 
# Test failed! Expected:          68          96, Actual:  21  80
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:  30  25
# 
# Test failed! Expected:          57          76, Actual:  35  59
# 
# Test failed! Expected:          89           0, Actual:  27  25
# 
# Test failed! Expected:          72          42, Actual:  35  42
# 
# Test failed! Expected:          79          64, Actual:  28  64
# 
# Test failed! Expected:          79          59, Actual:  22  59
# 
# Test failed! Expected:          94           8, Actual:  48  25
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:  41 112
# 
# Test failed! Expected:          92          16, Actual:  33  16
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:  41  76
# 
# Test failed! Expected:         100           0, Actual:  27   0
# 
# Test failed! Expected:          78         112, Actual:  35 112
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:  22 112
# 
# Test failed! Expected:         102          25, Actual:  33   8
# 
# Test failed! Expected:          85          80, Actual:  43  96
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:  41  42
# 
# Test failed! Expected:         106          16, Actual:  49   0
# 
# Test failed! Expected:          93          80, Actual:  43 112
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:  39  96
# 
# Test failed! Expected:         108           8, Actual:  33  16
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:  37   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:  37   0
# 
# Test failed! Expected:          94          96, Actual:  43  80
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:  55  32
# 
# Test failed! Expected:         106         112, Actual:  22  96
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         116
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/ram/ADDR_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram/DATA_WIDTH
add wave -position end  sim:/M216A_TB/uut/ram/clk
add wave -position end  sim:/M216A_TB/uut/ram/rst
add wave -position end  sim:/M216A_TB/uut/ram/write_en
add wave -position end  sim:/M216A_TB/uut/ram/read_en
add wave -position end  sim:/M216A_TB/uut/ram/addr_write
add wave -position end  sim:/M216A_TB/uut/ram/data_in
add wave -position end  sim:/M216A_TB/uut/ram/addr_read1
add wave -position end  sim:/M216A_TB/uut/ram/addr_read2
add wave -position end  sim:/M216A_TB/uut/ram/addr_read3
add wave -position end  sim:/M216A_TB/uut/ram/data_out1
add wave -position end  sim:/M216A_TB/uut/ram/data_out2
add wave -position end  sim:/M216A_TB/uut/ram/data_out3
add wave -position end  sim:/M216A_TB/uut/ram/ram
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# Test failed! Expected:           7          42, Actual:   0  59
# 
# Test failed! Expected:           0          64, Actual:   0   0
# 
# Test failed! Expected:           0           8, Actual:   0   0
# 
# Test failed! Expected:           0          16, Actual:   0   8
# 
# Test failed! Expected:           0          32, Actual:   0  48
# 
# Test failed! Expected:           0          48, Actual:   0  32
# 
# Test failed! Expected:           5          32, Actual:   0  16
# 
# Test failed! Expected:          12          48, Actual:   0  48
# 
# Test failed! Expected:           6          16, Actual:   0  32
# 
# Test failed! Expected:           0          96, Actual:  12  96
# 
# Test failed! Expected:           5          25, Actual:   0  25
# 
# Test failed! Expected:           0          80, Actual:   5  96
# 
# Test failed! Expected:           4          76, Actual:   0   0
# 
# Test failed! Expected:           9          59, Actual:   4  59
# 
# Test failed! Expected:          18          32, Actual:   7  48
# 
# Test failed! Expected:           7         112, Actual:   8  96
# 
# Test failed! Expected:           8           0, Actual:   0   8
# 
# Test failed! Expected:          12          64, Actual:   5  64
# 
# Test failed! Expected:          11          96, Actual:   0 112
# 
# Test failed! Expected:          10          25, Actual:   0   8
# 
# Test failed! Expected:          20          48, Actual:   5  32
# 
# Test failed! Expected:          12          80, Actual:  16 112
# 
# Test failed! Expected:          11           8, Actual:   0  16
# 
# Test failed! Expected:          17          96, Actual:   7  96
# 
# Test failed! Expected:          22          16, Actual:   0   0
# 
# Test failed! Expected:          17          42, Actual:   7  59
# 
# Test failed! Expected:          27          64, Actual:   7  64
# 
# Test failed! Expected:          22         112, Actual:  18 112
# 
# Test failed! Expected:          18           8, Actual:   0  16
# 
# Test failed! Expected:          17          76, Actual:   7  59
# 
# Test failed! Expected:          17          25, Actual:   4  25
# 
# Test failed! Expected:          23          59, Actual:   5  76
# 
# Test failed! Expected:          23          96, Actual:   4 112
# 
# Test failed! Expected:          22           0, Actual:   0   8
# 
# Test failed! Expected:          28          80, Actual:   7  80
# 
# Test failed! Expected:          29          32, Actual:   0   0
# 
# Test failed! Expected:          32          42, Actual:  14  59
# 
# Test failed! Expected:          41          64, Actual:   0   0
# 
# Test failed! Expected:          30         112, Actual:  21 112
# 
# Test failed! Expected:          32           8, Actual:  13   8
# 
# Test failed! Expected:          29          76, Actual:  11  76
# 
# Test failed! Expected:          39         112, Actual:  20 112
# 
# Test failed! Expected:          30          25, Actual:  13  25
# 
# Test failed! Expected:          33          48, Actual:   7  48
# 
# Test failed! Expected:          34           0, Actual:  18  25
# 
# Test failed! Expected:          37          16, Actual:  11  32
# 
# Test failed! Expected:          39          96, Actual:  14 112
# 
# Test failed! Expected:          41          32, Actual:  13  32
# 
# Test failed! Expected:          41          25, Actual:  14  42
# 
# Test failed! Expected:          45           0, Actual:   7   0
# 
# Test failed! Expected:          48          48, Actual:  11  32
# 
# Test failed! Expected:          50          64, Actual:   0   0
# 
# Test failed! Expected:          38          59, Actual:  21  59
# 
# Test failed! Expected:          53          16, Actual:  19  32
# 
# Test failed! Expected:          46          25, Actual:  14  25
# 
# Test failed! Expected:          66          64, Actual:   0   0
# 
# Test failed! Expected:          42          80, Actual:  21 112
# 
# Test failed! Expected:          47           8, Actual:  13   8
# 
# Test failed! Expected:          55          32, Actual:   0   0
# 
# Test failed! Expected:          52         112, Actual:  22  96
# 
# Test failed! Expected:          58          48, Actual:  13  64
# 
# Test failed! Expected:          62          32, Actual:  21  32
# 
# Test failed! Expected:          45          42, Actual:  14  42
# 
# Test failed! Expected:          57           0, Actual:  19   0
# 
# Test failed! Expected:          62           8, Actual:  14  16
# 
# Test failed! Expected:          45          76, Actual:   0   0
# 
# Test failed! Expected:          61          25, Actual:  27  25
# 
# Test failed! Expected:          53          59, Actual:   0   0
# 
# Test failed! Expected:          73          25, Actual:  27  25
# 
# Test failed! Expected:          71          32, Actual:   0   0
# 
# Test failed! Expected:          53          96, Actual:  22  96
# 
# Test failed! Expected:          74          48, Actual:   0   0
# 
# Test failed! Expected:          73           0, Actual:  22  25
# 
# Test failed! Expected:          59          42, Actual:   0   0
# 
# Test failed! Expected:          67          16, Actual:  28  32
# 
# Test failed! Expected:          66          59, Actual:  30  59
# 
# Test failed! Expected:          78           8, Actual:  28   8
# 
# Test failed! Expected:          56          80, Actual:  28  96
# 
# Test failed! Expected:          83          32, Actual:   0   0
# 
# Test failed! Expected:          64         112, Actual:  22  96
# 
# Test failed! Expected:          68          96, Actual:  21  80
# 
# Test failed! Expected:          78          16, Actual:   0   0
# 
# Test failed! Expected:          86          25, Actual:  30  25
# 
# Test failed! Expected:          57          76, Actual:  35  59
# 
# Test failed! Expected:          89           0, Actual:  27  25
# 
# Test failed! Expected:          72          42, Actual:  35  42
# 
# Test failed! Expected:          79          64, Actual:  28  64
# 
# Test failed! Expected:          79          59, Actual:  22  59
# 
# Test failed! Expected:          94           8, Actual:  48  25
# 
# Test failed! Expected:          92          64, Actual:   0   0
# 
# Test failed! Expected:          70          80, Actual:  41 112
# 
# Test failed! Expected:          92          16, Actual:  33  16
# 
# Test failed! Expected:         108          64, Actual:   0   0
# 
# Test failed! Expected:          70          76, Actual:  41  76
# 
# Test failed! Expected:         100           0, Actual:  27   0
# 
# Test failed! Expected:          78         112, Actual:  35 112
# 
# Test failed! Expected:          88          48, Actual:   0   0
# 
# Test failed! Expected:          80          96, Actual:  22 112
# 
# Test failed! Expected:         102          25, Actual:  33   8
# 
# Test failed! Expected:          85          80, Actual:  43  96
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# Test failed! Expected:          86          42, Actual:  41  42
# 
# Test failed! Expected:         106          16, Actual:  49   0
# 
# Test failed! Expected:          93          80, Actual:  43 112
# 
# Test failed! Expected:          98          32, Actual:   0   0
# 
# Test failed! Expected:          94         112, Actual:  39  96
# 
# Test failed! Expected:         108           8, Actual:  33  16
# 
# Test failed! Expected:          85          76, Actual:   0   0
# 
# Test failed! Expected:         116           0, Actual:  37   0
# 
# Test failed! Expected:          94          59, Actual:   0   0
# 
# Test failed! Expected:         118           8, Actual:  37   0
# 
# Test failed! Expected:          94          96, Actual:  43  80
# 
# Test failed! Expected:         100          42, Actual:   0   0
# 
# Test failed! Expected:          99          48, Actual:  55  32
# 
# Test failed! Expected:         106         112, Actual:  22  96
# 
# Test failed! Expected:         128         128, Actual:   0   0
# 
# No of failed tests:         116
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position 0  sim:/M216A_TB/uut/clk_i
add wave -position 1  sim:/M216A_TB/uut/rst_i
add wave -position 2  sim:/M216A_TB/uut/width_i
add wave -position 3  sim:/M216A_TB/uut/height_i
add wave -position 4  sim:/M216A_TB/uut/index_x_o
add wave -position 5  sim:/M216A_TB/uut/index_y_o
add wave -position 6  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position 7  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position 8  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position 9  sim:/M216A_TB/uut/occ_width_1
add wave -position 10  sim:/M216A_TB/uut/occ_width_2
add wave -position 11  sim:/M216A_TB/uut/occ_width_3
add wave -position 12  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position 13  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position 14  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position 1  sim:/M216A_TB/uut/clk1
add wave -position 2  sim:/M216A_TB/uut/clk2
add wave -position 3  sim:/M216A_TB/uut/clk3
add wave -position 4  sim:/M216A_TB/uut/clk4
quit -sim
# Compile of M216A_TopModule.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 21:53:13 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.M216A_TopModule
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.ram
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of clk_div.v was successful.
# Compile of r_w_en.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 22:27:06 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.r_w_enable
# Loading work.r_w_enable
# Loading work.ram
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# Test failed! Expected:           0          76, Actual:   0   0
# 
# Test failed! Expected:           0          42, Actual:   0   0
# 
# Test failed! Expected:           0           0, Actual:   0  76
# 
# Test failed! Expected:           0          59, Actual:   0  76
# 
# Test failed! Expected:           0          25, Actual:   0   0
# 
# Test failed! Expected:           7          42, Actual:   0   0
# 
# Test failed! Expected:           0          64, Actual:   0  25
# 
# Test failed! Expected:           0           8, Actual:   0  25
# 
# Test failed! Expected:           0          16, Actual:   0  64
# 
# Test failed! Expected:           0          32, Actual:   0  64
# 
# Test failed! Expected:           0          48, Actual:   0   8
# 
# Test failed! Expected:           5          32, Actual:   0   8
# 
# Test failed! Expected:           0         112, Actual:   0  32
# 
# Test failed! Expected:          12          48, Actual:   0  32
# 
# Test failed! Expected:           6          16, Actual:   0 112
# 
# Test failed! Expected:           0          96, Actual:   0 112
# 
# Test failed! Expected:           5          25, Actual:   0  16
# 
# Test failed! Expected:           0          80, Actual:   0  16
# 
# Test failed! Expected:           4          76, Actual:   0  42
# 
# Test failed! Expected:           9          59, Actual:   0  42
# 
# Test failed! Expected:          18          32, Actual:   0  59
# 
# Test failed! Expected:           7         112, Actual:   0  59
# 
# Test failed! Expected:           8           0, Actual:   0  48
# 
# Test failed! Expected:          12          64, Actual:   0  48
# 
# Test failed! Expected:          11          96, Actual:   5  25
# 
# Test failed! Expected:          10          25, Actual:   5  25
# 
# Test failed! Expected:          20          48, Actual:   0  96
# 
# Test failed! Expected:          12          80, Actual:   0  96
# 
# Test failed! Expected:          11           8, Actual:  11  48
# 
# Test failed! Expected:          17          96, Actual:  11  48
# 
# Test failed! Expected:          22          16, Actual:   6   8
# 
# Test failed! Expected:          17          42, Actual:   6   8
# 
# Test failed! Expected:          27          64, Actual:  12  32
# 
# Test failed! Expected:          22         112, Actual:  12  32
# 
# Test failed! Expected:          18           8, Actual:  12  64
# 
# Test failed! Expected:          17          76, Actual:  12  64
# 
# Test failed! Expected:          17          25, Actual:   8   0
# 
# Test failed! Expected:          23          59, Actual:   8   0
# 
# Test failed! Expected:          23          96, Actual:  13   8
# 
# Test failed! Expected:          22           0, Actual:  13   8
# 
# Test failed! Expected:          28          80, Actual:   0  80
# 
# Test failed! Expected:          29          32, Actual:   0  80
# 
# Test failed! Expected:          32          42, Actual:   6  96
# 
# Test failed! Expected:          41          64, Actual:   6  96
# 
# Test failed! Expected:          30         112, Actual:   5  42
# 
# Test failed! Expected:          32           8, Actual:   5  42
# 
# Test failed! Expected:          29          76, Actual:   7 112
# 
# Test failed! Expected:          39         112, Actual:   7 112
# 
# Test failed! Expected:          30          25, Actual:   4  76
# 
# Test failed! Expected:          33          48, Actual:   4  76
# 
# Test failed! Expected:          34           0, Actual:  18  42
# 
# Test failed! Expected:          37          16, Actual:  18  42
# 
# Test failed! Expected:          39          96, Actual:  19  25
# 
# Test failed! Expected:          41          32, Actual:  19  25
# 
# Test failed! Expected:          41          25, Actual:  16 112
# 
# Test failed! Expected:          45           0, Actual:  16 112
# 
# Test failed! Expected:          48          48, Actual:  29  42
# 
# Test failed! Expected:          50          64, Actual:  29  42
# 
# Test failed! Expected:          38          59, Actual:  24  48
# 
# Test failed! Expected:          53          16, Actual:  24  48
# 
# Test failed! Expected:          46          25, Actual:  13  59
# 
# Test failed! Expected:          66          64, Actual:  13  59
# 
# Test failed! Expected:          42          80, Actual:  22   0
# 
# Test failed! Expected:          47           8, Actual:  22   0
# 
# Test failed! Expected:          55          32, Actual:  16  80
# 
# Test failed! Expected:          52         112, Actual:  16  80
# 
# Test failed! Expected:          58          48, Actual:  27  32
# 
# Test failed! Expected:          62          32, Actual:  27  32
# 
# Test failed! Expected:          45          42, Actual:  26  64
# 
# Test failed! Expected:          57           0, Actual:  26  64
# 
# Test failed! Expected:          62           8, Actual:  30  25
# 
# Test failed! Expected:          45          76, Actual:  30  25
# 
# Test failed! Expected:          61          25, Actual:  16  16
# 
# Test failed! Expected:          53          59, Actual:  16  16
# 
# Test failed! Expected:          73          25, Actual:  26   8
# 
# Test failed! Expected:          71          32, Actual:  26   8
# 
# Test failed! Expected:          53          96, Actual:  37   0
# 
# Test failed! Expected:          74          48, Actual:  37   0
# 
# Test failed! Expected:          73           0, Actual:  20  96
# 
# Test failed! Expected:          59          42, Actual:  20  96
# 
# Test failed! Expected:          67          16, Actual:  38   8
# 
# Test failed! Expected:          66          59, Actual:  38   8
# 
# Test failed! Expected:          78           8, Actual:  32  16
# 
# Test failed! Expected:          56          80, Actual:  32  16
# 
# Test failed! Expected:          83          32, Actual:  43  16
# 
# Test failed! Expected:          64         112, Actual:  43  16
# 
# Test failed! Expected:          68          96, Actual:  34  32
# 
# Test failed! Expected:          78          16, Actual:  34  32
# 
# Test failed! Expected:          86          25, Actual:  30 112
# 
# Test failed! Expected:          57          76, Actual:  30 112
# 
# Test failed! Expected:          89           0, Actual:  44  25
# 
# Test failed! Expected:          72          42, Actual:  44  25
# 
# Test failed! Expected:          79          64, Actual:  50   0
# 
# Test failed! Expected:          79          59, Actual:  50   0
# 
# Test failed! Expected:          94           8, Actual:  34  48
# 
# Test failed! Expected:          92          64, Actual:  34  48
# 
# Test failed! Expected:          70          80, Actual:  54   8
# 
# Test failed! Expected:          92          16, Actual:  54   8
# 
# Test failed! Expected:         108          64, Actual:  30  80
# 
# Test failed! Expected:          70          76, Actual:  30  80
# 
# Test failed! Expected:         100           0, Actual:  42  64
# 
# Test failed! Expected:          78         112, Actual:  42  64
# 
# Test failed! Expected:          88          48, Actual:  59  16
# 
# Test failed! Expected:          80          96, Actual:  59  16
# 
# Test failed! Expected:         102          25, Actual:  47  48
# 
# Test failed! Expected:          85          80, Actual:  47  48
# 
# Test failed! Expected:         128         128, Actual:  60  25
# 
# Test failed! Expected:          86          42, Actual:  60  25
# 
# Test failed! Expected:         106          16, Actual:  54  64
# 
# Test failed! Expected:          93          80, Actual:  54  64
# 
# Test failed! Expected:          98          32, Actual:  61   0
# 
# Test failed! Expected:          94         112, Actual:  61   0
# 
# Test failed! Expected:         108           8, Actual:  49  32
# 
# Test failed! Expected:          85          76, Actual:  49  32
# 
# Test failed! Expected:         116           0, Actual:  68   8
# 
# Test failed! Expected:          94          59, Actual:  68   8
# 
# Test failed! Expected:         118           8, Actual:  75  25
# 
# Test failed! Expected:          94          96, Actual:  75  25
# 
# Test failed! Expected:         100          42, Actual:  75  16
# 
# Test failed! Expected:          99          48, Actual:  75  16
# 
# Test failed! Expected:         106         112, Actual:  34  42
# 
# Test failed! Expected:         128         128, Actual:  34  42
# 
# No of failed tests:         122
# 
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of clk_div.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 22:28:38 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.clk_div
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.ram
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# No of Strikes:  x
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
add wave -position end  sim:/M216A_TB/uut/clk_i
add wave -position end  sim:/M216A_TB/uut/rst_i
add wave -position end  sim:/M216A_TB/uut/width_i
add wave -position end  sim:/M216A_TB/uut/height_i
add wave -position end  sim:/M216A_TB/uut/index_x_o
add wave -position end  sim:/M216A_TB/uut/index_y_o
add wave -position end  sim:/M216A_TB/uut/strike_o
add wave -position end  sim:/M216A_TB/uut/clk1
add wave -position end  sim:/M216A_TB/uut/clk2
add wave -position end  sim:/M216A_TB/uut/clk3
add wave -position end  sim:/M216A_TB/uut/clk4
add wave -position end  sim:/M216A_TB/uut/height_input
add wave -position end  sim:/M216A_TB/uut/width_input
add wave -position end  sim:/M216A_TB/uut/row_stage_height
add wave -position end  sim:/M216A_TB/uut/row_stage_width
add wave -position end  sim:/M216A_TB/uut/internal_str_id_1
add wave -position end  sim:/M216A_TB/uut/internal_str_id_2
add wave -position end  sim:/M216A_TB/uut/internal_str_id_3
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_1
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_2
add wave -position end  sim:/M216A_TB/uut/find_row_strip_id_3
add wave -position end  sim:/M216A_TB/uut/read_arr_stage_width
add wave -position end  sim:/M216A_TB/uut/width_front
add wave -position end  sim:/M216A_TB/uut/occ_width_1_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_2_reg
add wave -position end  sim:/M216A_TB/uut/occ_width_3_reg
add wave -position end  sim:/M216A_TB/uut/occupied_width
add wave -position end  sim:/M216A_TB/uut/min_occupied_width_no_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s4
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s4
add wave -position end  sim:/M216A_TB/uut/str_id_1
add wave -position end  sim:/M216A_TB/uut/str_id_2
add wave -position end  sim:/M216A_TB/uut/str_id_3
add wave -position end  sim:/M216A_TB/uut/occ_width_1
add wave -position end  sim:/M216A_TB/uut/occ_width_2
add wave -position end  sim:/M216A_TB/uut/occ_width_3
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id_s5
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_id
add wave -position end  sim:/M216A_TB/uut/min_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_flag
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width
add wave -position end  sim:/M216A_TB/uut/strike_count
add wave -position end  sim:/M216A_TB/uut/strike_flag_s5
add wave -position end  sim:/M216A_TB/uut/new_occupied_strip_width_s5
add wave -position end  sim:/M216A_TB/uut/width_in_s5
add wave -position end  sim:/M216A_TB/uut/strip_ID_index
add wave -position end  sim:/M216A_TB/uut/occupied_width_index
add wave -position end  sim:/M216A_TB/uut/strike_flag_index
add wave -position end  sim:/M216A_TB/uut/strike_counter_index
add wave -position end  sim:/M216A_TB/uut/x_index
add wave -position end  sim:/M216A_TB/uut/y_index
add wave -position end  sim:/M216A_TB/uut/x_outstage
add wave -position end  sim:/M216A_TB/uut/y_outstage
add wave -position end  sim:/M216A_TB/uut/strike_counter_outstage
add wave -position end  sim:/M216A_TB/uut/write_en
add wave -position end  sim:/M216A_TB/uut/read_en
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# No of Strikes:  x
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
quit -sim
# Compile of Strike_Counter.v was successful.
vsim -novopt work.M216A_TB
# vsim 
# Start time: 22:33:53 on Nov 24,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.M216A_TB
# Loading work.M216A_TopModule
# Loading work.clk_div
# Loading work.P1_Reg_5_bit
# Loading work.Find_Row
# Loading work.P1_Reg_4_bit
# Loading work.r_w_enable
# Loading work.ram
# Loading work.Min_Occupied_Width_No
# Loading work.Min_Occupied_Strip_Selector
# Loading work.P1_Reg_8_bit
# Loading work.Strike_Detector
# Refreshing E:/UCLA/Codes/zyd_github/HRMPP/sim/work.Strike_Counter
# Loading work.Strike_Counter
# Loading work.P1_Reg_1_bit
# Loading work.find_index
run -all
# No of Strikes:  2
# 
# Congratulations: All tests passed
# ** Note: $stop    : E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v(104)
#    Time: 1013 ns  Iteration: 1  Instance: /M216A_TB
# Break in Module M216A_TB at E:/UCLA/Codes/zyd_github/HRMPP/src/M216A_TB.v line 104
