#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18abf00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b9d70 .scope module, "tb" "tb" 3 133;
 .timescale -12 -12;
L_0x18b23a0 .functor NOT 1, L_0x190ac80, C4<0>, C4<0>, C4<0>;
L_0x18aa2a0 .functor XOR 32, L_0x190a910, L_0x190a9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x18aa500 .functor XOR 32, L_0x18aa2a0, L_0x190aad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x18f9110_0 .net *"_ivl_10", 31 0, L_0x190aad0;  1 drivers
v0x18f9210_0 .net *"_ivl_12", 31 0, L_0x18aa500;  1 drivers
v0x18f92f0_0 .net *"_ivl_2", 31 0, L_0x190a840;  1 drivers
v0x18f93b0_0 .net *"_ivl_4", 31 0, L_0x190a910;  1 drivers
v0x18f9490_0 .net *"_ivl_6", 31 0, L_0x190a9b0;  1 drivers
v0x18f95c0_0 .net *"_ivl_8", 31 0, L_0x18aa2a0;  1 drivers
v0x18f96a0_0 .net "areset", 0 0, L_0x18aa060;  1 drivers
v0x18f9740_0 .var "clk", 0 0;
v0x18f97e0_0 .net "predict_history_dut", 31 0, v0x18f8830_0;  1 drivers
v0x18f98a0_0 .net "predict_history_ref", 31 0, v0x18b2470_0;  1 drivers
v0x18f9940_0 .net "predict_taken", 0 0, L_0x18fa280;  1 drivers
v0x18f99e0_0 .net "predict_valid", 0 0, v0x18f7800_0;  1 drivers
v0x18f9a80_0 .var/2u "stats1", 159 0;
v0x18f9b40_0 .var/2u "strobe", 0 0;
v0x18f9c00_0 .net "tb_match", 0 0, L_0x190ac80;  1 drivers
v0x18f9ca0_0 .net "tb_mismatch", 0 0, L_0x18b23a0;  1 drivers
v0x18f9d40_0 .net "train_history", 31 0, L_0x190a710;  1 drivers
v0x18f9f10_0 .net "train_mispredicted", 0 0, v0x18f7ba0_0;  1 drivers
v0x18f9fb0_0 .net "train_taken", 0 0, L_0x18fa4b0;  1 drivers
v0x18fa050_0 .net "wavedrom_enable", 0 0, v0x18f7de0_0;  1 drivers
v0x18fa0f0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x18f7e80_0;  1 drivers
v0x18fa190_0 .net "wavedrom_title", 511 0, v0x18f8070_0;  1 drivers
L_0x190a840 .concat [ 32 0 0 0], v0x18b2470_0;
L_0x190a910 .concat [ 32 0 0 0], v0x18b2470_0;
L_0x190a9b0 .concat [ 32 0 0 0], v0x18f8830_0;
L_0x190aad0 .concat [ 32 0 0 0], v0x18b2470_0;
L_0x190ac80 .cmp/eeq 32, L_0x190a840, L_0x18aa500;
S_0x18c68b0 .scope module, "good1" "reference_module" 3 182, 3 4 0, S_0x18b9d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0x18b1af0_0 .net "areset", 0 0, L_0x18aa060;  alias, 1 drivers
v0x18b2040_0 .net "clk", 0 0, v0x18f9740_0;  1 drivers
v0x18b2470_0 .var "predict_history", 31 0;
v0x18aa0d0_0 .net "predict_taken", 0 0, L_0x18fa280;  alias, 1 drivers
v0x18aa310_0 .net "predict_valid", 0 0, v0x18f7800_0;  alias, 1 drivers
v0x18aa570_0 .net "train_history", 31 0, L_0x190a710;  alias, 1 drivers
v0x18aabb0_0 .net "train_mispredicted", 0 0, v0x18f7ba0_0;  alias, 1 drivers
v0x18f6340_0 .net "train_taken", 0 0, L_0x18fa4b0;  alias, 1 drivers
E_0x18b8620 .event posedge, v0x18b1af0_0, v0x18b2040_0;
S_0x18f6550 .scope module, "stim1" "stimulus_gen" 3 173, 3 29 0, S_0x18b9d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 1 "train_mispredicted";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 32 "train_history";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
    .port_info 10 /OUTPUT 32 "wavedrom_hide_after_time";
L_0x18aa060 .functor BUFZ 1, v0x18f78d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa0f61f30a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18f72b0_0 .net *"_ivl_10", 31 0, L_0x7fa0f61f30a8;  1 drivers
L_0x7fa0f61f3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18f7390_0 .net *"_ivl_2", 0 0, L_0x7fa0f61f3018;  1 drivers
L_0x7fa0f61f3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18f7470_0 .net *"_ivl_6", 0 0, L_0x7fa0f61f3060;  1 drivers
v0x18f7530_0 .net "areset", 0 0, L_0x18aa060;  alias, 1 drivers
v0x18f75d0_0 .net "clk", 0 0, v0x18f9740_0;  alias, 1 drivers
v0x18f76c0_0 .net "predict_taken", 0 0, L_0x18fa280;  alias, 1 drivers
v0x18f7760_0 .var "predict_taken_r", 0 0;
v0x18f7800_0 .var "predict_valid", 0 0;
v0x18f78d0_0 .var "reset", 0 0;
v0x18f7970_0 .net "tb_match", 0 0, L_0x190ac80;  alias, 1 drivers
v0x18f7a10_0 .net "train_history", 31 0, L_0x190a710;  alias, 1 drivers
v0x18f7ae0_0 .var "train_history_r", 31 0;
v0x18f7ba0_0 .var "train_mispredicted", 0 0;
v0x18f7c70_0 .net "train_taken", 0 0, L_0x18fa4b0;  alias, 1 drivers
v0x18f7d40_0 .var "train_taken_r", 0 0;
v0x18f7de0_0 .var "wavedrom_enable", 0 0;
v0x18f7e80_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x18f8070_0 .var "wavedrom_title", 511 0;
E_0x18b7fc0/0 .event negedge, v0x18b2040_0;
E_0x18b7fc0/1 .event posedge, v0x18b2040_0;
E_0x18b7fc0 .event/or E_0x18b7fc0/0, E_0x18b7fc0/1;
L_0x18fa280 .functor MUXZ 1, L_0x7fa0f61f3018, v0x18f7760_0, v0x18f7800_0, C4<>;
L_0x18fa4b0 .functor MUXZ 1, L_0x7fa0f61f3060, v0x18f7d40_0, v0x18f7ba0_0, C4<>;
L_0x190a710 .functor MUXZ 32, L_0x7fa0f61f30a8, v0x18f7ae0_0, v0x18f7ba0_0, C4<>;
S_0x18f6890 .scope task, "reset_test" "reset_test" 3 61, 3 61 0, S_0x18f6550;
 .timescale -12 -12;
v0x18f6af0_0 .var/2u "arfail", 0 0;
v0x18f6bd0_0 .var "async", 0 0;
v0x18f6c90_0 .var/2u "datafail", 0 0;
v0x18f6d30_0 .var/2u "srfail", 0 0;
E_0x18b8210 .event posedge, v0x18b2040_0;
E_0x18a09f0 .event negedge, v0x18b2040_0;
TD_tb.stim1.reset_test ;
    %wait E_0x18b8210;
    %wait E_0x18b8210;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b8210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18a09f0;
    %load/vec4 v0x18f7970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18f6c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %wait E_0x18b8210;
    %load/vec4 v0x18f7970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18f6af0_0, 0, 1;
    %wait E_0x18b8210;
    %load/vec4 v0x18f7970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x18f6d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %load/vec4 v0x18f6d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 75 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x18f6af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x18f6bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x18f6c90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x18f6bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 77 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x18f6df0 .scope task, "wavedrom_start" "wavedrom_start" 3 52, 3 52 0, S_0x18f6550;
 .timescale -12 -12;
v0x18f6ff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f70d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 55, 3 55 0, S_0x18f6550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f8310 .scope module, "top_module1" "top_module" 3 192, 4 1 0, S_0x18b9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0x18f8630_0 .net "areset", 0 0, L_0x18aa060;  alias, 1 drivers
v0x18f8720_0 .net "clk", 0 0, v0x18f9740_0;  alias, 1 drivers
v0x18f8830_0 .var "predict_history", 31 0;
v0x18f88d0_0 .net "predict_taken", 0 0, L_0x18fa280;  alias, 1 drivers
v0x18f89c0_0 .net "predict_valid", 0 0, v0x18f7800_0;  alias, 1 drivers
v0x18f8b00_0 .net "train_history", 31 0, L_0x190a710;  alias, 1 drivers
v0x18f8c10_0 .net "train_mispredicted", 0 0, v0x18f7ba0_0;  alias, 1 drivers
v0x18f8d00_0 .net "train_taken", 0 0, L_0x18fa4b0;  alias, 1 drivers
S_0x18f8f40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 204, 3 204 0, S_0x18b9d70;
 .timescale -12 -12;
E_0x18d9010 .event anyedge, v0x18f9b40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f9b40_0;
    %nor/r;
    %assign/vec4 v0x18f9b40_0, 0;
    %wait E_0x18d9010;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f6550;
T_4 ;
    %wait E_0x18b8210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %wait E_0x18b8210;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f7ba0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x18f7ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f6bd0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x18f6890;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f70d0;
    %join;
    %wait E_0x18b8210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f7800_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b8210;
    %vpi_func 3 110 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x18f7760_0, 0;
    %assign/vec4 v0x18f7800_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f78d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7800_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b8210;
    %vpi_func 3 113 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x18f7760_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f7800_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b8210;
    %vpi_func 3 115 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x18f7760_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f7ba0_0, 0;
    %wait E_0x18b8210;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f7ba0_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b8210;
    %vpi_func 3 119 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x18f7760_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f70d0;
    %join;
    %pushi/vec4 2000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b7fc0;
    %vpi_func 3 123 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x18f7d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f7760_0, 0;
    %assign/vec4 v0x18f7800_0, 0;
    %vpi_func 3 124 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x18f7ae0_0, 0;
    %vpi_func 3 125 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x18f7ba0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18c68b0;
T_5 ;
    %wait E_0x18b8620;
    %load/vec4 v0x18b1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18b2470_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18aabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x18aa570_0;
    %load/vec4 v0x18f6340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x18b2470_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x18aa310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x18b2470_0;
    %load/vec4 v0x18aa0d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x18b2470_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18f8310;
T_6 ;
    %wait E_0x18b8620;
    %load/vec4 v0x18f8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x18f8830_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x18f8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x18f8d00_0;
    %load/vec4 v0x18f8830_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18f8830_0, 0;
T_6.2 ;
    %load/vec4 v0x18f89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x18f88d0_0;
    %load/vec4 v0x18f8830_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18f8830_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x18b9d70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f9b40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x18b9d70;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f9740_0;
    %inv;
    %store/vec4 v0x18f9740_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x18b9d70;
T_9 ;
    %vpi_call/w 3 165 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 166 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f75d0_0, v0x18f9ca0_0, v0x18f9740_0, v0x18f96a0_0, v0x18f99e0_0, v0x18f9940_0, v0x18f9f10_0, v0x18f9fb0_0, v0x18f9d40_0, v0x18f98a0_0, v0x18f97e0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x18b9d70;
T_10 ;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 213 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 214 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_10.1 ;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 216 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 217 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 218 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x18b9d70;
T_11 ;
    %wait E_0x18b7fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f9a80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9a80_0, 4, 32;
    %load/vec4 v0x18f9c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9a80_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f9a80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9a80_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x18f98a0_0;
    %load/vec4 v0x18f98a0_0;
    %load/vec4 v0x18f97e0_0;
    %xor;
    %load/vec4 v0x18f98a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9a80_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x18f9a80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9a80_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/history_shift/history_shift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/history_shift/iter0/response12/top_module.sv";
