script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings32.sh ]; then 
script>  source /opt/Xilinx/14.1/ISE_DS/settings32.sh >> /tmp/log 
script> fi
script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings64.sh ]; then
script>  source /opt/Xilinx/14.1/ISE_DS/settings64.sh >> /tmp/log
script> fi
script>  
script> echo PNULib= $FLOWRIANLIBRARY/PNULib/ISim/PNULib >> trigger_tb.init
script> echo work=./work >> trigger_tb.init
script> echo verilog work trigger.v >> trigger_tb.prj
script> echo verilog work trigger_tb.v >> trigger_tb.prj
script> echo vcd dumpfile trigger_tb.vcd >> trigger_tb.tcl
script> echo vcd dumpvars -m /trigger_tb -l 1 >> trigger_tb.tcl
script> echo run 4000 ns >> trigger_tb.tcl
script> echo vcd dumpflush >> trigger_tb.tcl
script> echo quit -f >> trigger_tb.tcl
script> fuse -top work.trigger_tb -init trigger_tb.init -prj trigger_tb.prj  -lib PNULib -o trigger_tb.exe
INFO:Simulator:908 - Using init file passed via -initfile option
   "trigger_tb.init"
Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -top work.trigger_tb -init trigger_tb.init -prj trigger_tb.prj -lib PNULib -o trigger_tb.exe
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4
Determining compilation order of HDL files
Analyzing Verilog file "trigger.v" into library work
Analyzing Verilog file "trigger_tb.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "trigger.v" Line 21: Instantiating <s8> from unknown module <PNU_DFF>
ERROR:HDLCompiler:1654 - "trigger.v" Line 35: Instantiating <s10> from unknown module <PNU_AND2>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
script> ./trigger_tb.exe -tclbatch trigger_tb.tcl
flowrian_net_script.sh: line 36: ./trigger_tb.exe: No such file or directory
script> rm trigger_tb.tcl
script> rm trigger_tb.init
script> rm trigger_tb.prj
script> rm fuse.xmsgs
script> rm fuseRelaunch.cmd
script> rm isim.wdb
rm: cannot remove ‘isim.wdb’: No such file or directory
script> rm -f trigger_tb.exe fuse.log isim.log
script> rm -rf isim
script> rm list of verilog or VHDL files
rm: cannot remove ‘list’: No such file or directory
rm: cannot remove ‘of’: No such file or directory
rm: cannot remove ‘verilog’: No such file or directory
rm: cannot remove ‘or’: No such file or directory
rm: cannot remove ‘VHDL’: No such file or directory
rm: cannot remove ‘files’: No such file or directory
script> rm -rf ./work
script> rm -rf select_keypad.v
script> rm -rf lullaby.v
script> rm -rf enable_time.v
script> rm -rf alarm.v
script> rm -rf manual_setting.v
script> rm -rf allZero.v
script> rm -rf shortcutSetting.v
script> rm -rf lullabySoundPrint.v
script> rm -rf piezo.v
script> rm -rf LTP.v
script> rm -rf alarmSound.v
script> rm -rf nap_machine.v
script> rm -rf keypadL2P.v
script> rm -rf main_state.v
script> rm -rf LTP_tb.v
script> rm -rf trigger.v
script> rm -rf trigger_tb.v
script> echo Finish simulation!!
Finish simulation!!
