From 7f754a15b9a55c5d8ade7bb85d42637446bbde57 Mon Sep 17 00:00:00 2001
From: "wenjie.li" <wenjie.li@amlogic.com>
Date: Wed, 18 Dec 2013 18:40:47 +0800
Subject: [PATCH 2707/5965] PD#83697 optimize mipi_dsi module on lcd driver

---
 arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd |   2 +
 arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd |   2 +
 arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd |  14 ++-
 drivers/amlogic/display/vout/aml_lcd.dtd     |  24 ++--
 drivers/amlogic/display/vout/lcdoutc.c       | 109 ++++++++++++-------
 include/linux/amlogic/vout/lcdoutc.h         |   4 +-
 6 files changed, 97 insertions(+), 58 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
index 4f17efeee017..6d7f4a06d6aa 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
@@ -1035,6 +1035,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
+//$$ L2 PROP_U32 = "dsi_clk_min_max"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -1049,6 +1050,7 @@ sdio{
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
                 lane_num=<4>;//lane num
+    dsi_clk_min_max=<500 600>;/*area of bit rate of one lane:(dsi_clk_min=500, dsi_clk_max=600)*/
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
index adca52a4ba49..2c11b024a523 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
@@ -1047,6 +1047,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
+//$$ L2 PROP_U32 = "dsi_clk_min_max"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -1061,6 +1062,7 @@ sdio{
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
                 lane_num=<4>;//lane num
+    dsi_clk_min_max=<500 600>;/*area of bit rate of one lane:(dsi_clk_min=500, dsi_clk_max=600)*/
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
diff --git a/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
index 0feebc12adaf..bfed8a0040a7 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
@@ -767,7 +767,7 @@ sdio{
 			status = "okay";
 		};
 	};
-
+    
 /// ***************************************************************************************
 ///	-	LCD
 //$$ MODULE="LCD"
@@ -1013,7 +1013,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 2 = "factor"
+//$$ L2 PROP_U32 2 = "dsi_clk_min_max"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -1028,7 +1028,7 @@ sdio{
 		vsync_width_backporch=<50 80>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
     lane_num=<4>;//lane num
-
+    dsi_clk_min_max=<500 600>;/*area of bit rate of one lane:(dsi_clk_min=500, dsi_clk_max=600)*/
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
@@ -1121,8 +1121,9 @@ sdio{
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 2 = "factor"
-	lcd_CLAA101FP05XG:lcd_CLAA101FP05XG{	//k101
+//$$ L2 PROP_U32 2 = "pclk_div_lanebyteclk"
+//$$ L2 PROP_U32 2 = "dsi_clk_min_max"     	
+lcd_CLAA101FP05XG:lcd_CLAA101FP05XG{	//k101
 		model_name="CLAA101FP05XG";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
 		active_area=<216 135>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
@@ -1135,8 +1136,9 @@ sdio{
 		hsync_width_backporch=<32 80>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<6 26>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-    factor = < 2 3 >;
     lane_num=<4>;//lane num
+    pclk_div_lanebyteclk =<15>;/**(pix_clk/lane_byte_clk)*10 */                                    
+	  dsi_clk_min_max=<900 1000>;/*area of bit rate of one lane:(dsi_clk_min=900, dsi_clk_max=1000)*/  
 	};
 
 //$$ DEVICE="lcd_extern"
diff --git a/drivers/amlogic/display/vout/aml_lcd.dtd b/drivers/amlogic/display/vout/aml_lcd.dtd
index 33a86c5960c4..e252671d9603 100755
--- a/drivers/amlogic/display/vout/aml_lcd.dtd
+++ b/drivers/amlogic/display/vout/aml_lcd.dtd
@@ -99,14 +99,14 @@
 		gamma_en_revert=<1 0>;	/** gamma_en(0=disable gamma table, 1=enable gamma table), gamma_table_revert(0=normal, 1=revert) */
 		gamma_multi_rgb_coeff=<0 100 100 100>;	/** gamma_multi(0=single gamma, RGB are same, 1=multi gamma, RGB are different), gamma_r_coeff(%), gamma_g_coeff(%), gamma_b_coeff(%) */
 		/** if gamma_multi=1, there must be 3 gamma tables, named as gamma_table_r, gamma_table_g, gamma_table_b */
-		gamma_table=<0 1 3 4 6 7 8 10 11 12 14 15 17 18 19 22 23 23 24 25 26 27 28 29 30 31 31 32 33 34 35 36 
-					37 37 38 39 40 41 42 43 44 45 46 47 48 49 51 52 53 54 55 56 57 58 60 61 61 62 63 64 66 67 68 69 
-					70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 
-					102 103 104 105 106 107 108 109 110 111 112 113 114 115 115 117 118 119 120 121 121 122 123 125 126 126 127 128 129 130 132 132 
-					133 135 136 137 138 139 140 141 142 143 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 
-					167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 194 195 196 196 197 198 
-					199 200 201 202 203 204 205 206 207 208 209 210 211 211 212 213 214 215 216 217 218 218 219 220 221 222 223 224 225 226 226 227 
-					228 229 230 231 232 233 234 235 235 236 237 238 239 240 241 242 242 243 244 245 246 247 247 248 249 250 251 252 252 253 254 255>;
+		gamma_table=<0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 
+					32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 
+					64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 
+					96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 
+					128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159  
+					160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 
+					192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 
+					224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
 		
 		/* default settings, don't modify them unless there is display problem */
 		clock_spread_spectrum=<0>;	/** ss_level(0=disable, 1=0.5%, 2=1%, 3=2%, 4=3%, 5=4%, 6=5%) */
@@ -195,6 +195,7 @@
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
+//$$ L2 PROP_U32 = "dsi_clk_min_max"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -209,6 +210,7 @@
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
     lane_num=<4>;//lane num
+    dsi_clk_min_max=<500 600>;/*area of bit rate of one lane:(dsi_clk_min=500, dsi_clk_max=600)*/
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
@@ -301,7 +303,8 @@
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 2 = "factor"
+//$$ L2 PROP_U32 2 = "pclk_div_lanebyteclk"
+//$$ L2 PROP_U32 2 = "dsi_clk_min_max"
 	lcd_CLAA101FP05XG:lcd_CLAA101FP05XG{
 		model_name="CLAA101FP05XG";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -315,8 +318,9 @@
 		hsync_width_backporch=<32 80>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<6 26>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-    factor = < 2 3 >;
     lane_num=<4>;//lane num
+    pclk_div_lanebyteclk =<15>;/**(pix_clk/lane_byte_clk)*10 */
+    dsi_clk_min_max=<900 1000>;/** area of bit rate of one lane:(dsi_clk_min=900, dsi_clk_max=1000)*/
 	};
 	
 //$$ MATCH "lcd_model_config_match" = <&lcd_HE050NA01F>
diff --git a/drivers/amlogic/display/vout/lcdoutc.c b/drivers/amlogic/display/vout/lcdoutc.c
index 306f201b031e..58df1c6e387c 100755
--- a/drivers/amlogic/display/vout/lcdoutc.c
+++ b/drivers/amlogic/display/vout/lcdoutc.c
@@ -2174,10 +2174,9 @@ static void generate_clk_parameter(Lcd_Config_t *pConf)
 			div_pre_sel_max = DIV_PRE_SEL_MAX;
 			div_post = 1;
 			crt_xd_max = 16;
-			dsi_clk_min = fout*8-40*1000;
-			dsi_clk_max = fout*8+40*1000;
-			dsi_clk_div = 2; //2¡¢4¡¢8
-			pConf->lcd_control.mipi_config->dsi_clk_div=dsi_clk_div;
+			dsi_clk_min = pConf->lcd_control.mipi_config->dsi_clk_min;
+			dsi_clk_max = pConf->lcd_control.mipi_config->dsi_clk_max;
+			dsi_clk_div=pConf->lcd_control.mipi_config->dsi_clk_div;
 			iflogic_vid_clk_in_max = MIPI_MAX_VID_CLK_IN;
 			break;
 		case LCD_DIGITAL_EDP:
@@ -2231,8 +2230,8 @@ static void generate_clk_parameter(Lcd_Config_t *pConf)
                                                                 fout_pll = div_pre_out * div_pre;
                                                                 DBG_PRINT("pre_div_sel=%d, div_pre=%d, fout_pll=%d\n", pre_div_sel, div_pre, fout_pll);
 
-                                                                if ((fout_pll <= dsi_clk_div*dsi_clk_max) &&
-                                                                                (fout_pll >= dsi_clk_div*dsi_clk_min)){
+                                                                if ((fout_pll <= dsi_clk_div*dsi_clk_max*1000) &&
+                                                                                (fout_pll >= dsi_clk_div*dsi_clk_min*1000)){
                                                                         for (od_sel = OD_SEL_MAX; od_sel > 0; od_sel--) {
                                                                                 od = od_table[od_sel - 1];
                                                                                 pll_vco = fout_pll * od;
@@ -2685,9 +2684,21 @@ static void select_edp_link_config(Lcd_Config_t *pConf)
 
 static void lcd_control_config(Lcd_Config_t *pConf)
 {
+	DSI_Config_t *cfg = pDev->pConf->lcd_control.mipi_config;
 	switch (pConf->lcd_basic.lcd_type) {
 #if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8)
 		case LCD_DIGITAL_MIPI:
+				if(pDev->pConf->lcd_basic.lcd_bits==6){
+							cfg->dpi_color_type  = 4;
+							cfg->venc_color_type = 2;
+					}else{
+							cfg->dpi_color_type  = 5;
+							cfg->venc_color_type = 1;
+					}
+				cfg->trans_mode = 1;
+        cfg->venc_fmt = TV_ENC_LCD768x1024p;
+				cfg->dpi_chroma_subsamp = 0;
+				cfg->lane_num=cfg->lane_num-1;
 			break;
 		case LCD_DIGITAL_EDP:
 			select_edp_link_config(pConf);
@@ -3510,6 +3521,10 @@ static const char * lcd_usage_str =
 "    echo swap <rb_swap> <bit_swap> > debug ; write ttl RGB swap config\n"
 "    echo lvds <vswing_level> <lvds_repack> <pn_swap> > debug ; write lvds config\n"
 "    echo edp <link_rate> <lane_count> > debug ; write edp config\n"
+"    echo mreg register > debug ; read mipi register\n"
+"    echo mfactor denominator numerator  > debug ; write factor to config hline hsa hbp\n"
+"    echo mdsi dsi_clk_min dsi_clk_max > debug ; write dsi_clk to config dsi_clk_min dsi_clk_max\n"
+"\n"
 //"    echo phy <phy_ctrl> > debug ; write lvds phy config\n"
 "data format:\n"
 "    <xx_swap>      : 0=normal, 1=swap\n"
@@ -3896,7 +3911,23 @@ static ssize_t lcd_debug(struct class *class, struct class_attribute *attr, cons
 			printk("vswing_level: %u, lvds_repack: %s, rb_swap: %s\n", t[0], ((t[1] == 1) ? "VESA mode" : "JEIDA mode"), ((t[2] == 0) ? "disable" : "enable"));
 			break;
 		case 'm':	//write mlvds config
-			//to do
+			if (buf[1] == 'r'){
+  			ret = sscanf(buf, "mreg %d ", &t[0]);
+  			printk("mipi_reg%x=%x\n",t[0],READ_DSI_REG(t[0]));
+  		}
+  		else if (buf[1] == 'f'){
+  			ret = sscanf(buf, "mfactor %d %d", &t[0], &t[1]);
+  			pDev->pConf->lcd_control.mipi_config->numerator=t[0];
+  			pDev->pConf->lcd_control.mipi_config->denominator=t[1];
+  			dsi_probe(pDev->pConf);
+       }
+      else if (buf[1] == 'd'){
+       	ret = sscanf(buf, "mdsi %d %d", &t[0],&t[1]);
+  			pDev->pConf->lcd_control.mipi_config->dsi_clk_min = t[0];
+  			pDev->pConf->lcd_control.mipi_config->dsi_clk_max = t[1];
+  			lcd_config_init(pDev->pConf);
+  			printk("dsi_clk_min_max_div=%d,%d",pDev->pConf->lcd_control.mipi_config->dsi_clk_min,pDev->pConf->lcd_control.mipi_config->dsi_clk_max);    	
+       }
 			break;
 		// case 'p':
 			// t[0] = 0xaf40;
@@ -4108,41 +4139,39 @@ static inline int _get_lcd_model_timing(struct platform_device *pdev)
 /////////////////////////////////////
 		if (LCD_DIGITAL_MIPI == pDev->pConf->lcd_basic.lcd_type) {
 
-                        DSI_Config_t *cfg = pDev->pConf->lcd_control.mipi_config;
-												if(pDev->pConf->lcd_basic.lcd_bits==6){
-				 											cfg->dpi_color_type  = 4;
-				 											cfg->venc_color_type = 2;
-													}else{
-				 											cfg->dpi_color_type  = 5;
-				 											cfg->venc_color_type = 1;
-													}
-												cfg->trans_mode = 1;
-                        cfg->venc_fmt = TV_ENC_LCD768x1024p;
-												cfg->dpi_chroma_subsamp = 0;
-                        ret = of_property_read_u32_array(lcd_model_node,"lane_num",&lcd_para[0], 1);
-                        if(ret){
-                                printk("faild to get lane num\n");
-                                cfg->lane_num = 3;
-                        } else {
-                                cfg->lane_num = lcd_para[0] - 1;
-                        }
-                        DBG_PRINT("lane num= %d\n",  cfg->lane_num+1);
-
-
-                        ret = of_property_read_u32_array(lcd_model_node,"factor",&lcd_para[0], 2);
-                        if(ret){
-                                printk("faild to get factor\n");
-                                cfg->numerator  = 0; //calculator
-                                cfg->denominator = 0;
-                        } else {
-                                cfg->denominator = lcd_para[0];
-                                cfg->numerator  = lcd_para[1]; //calculator
-                        }
-                        DBG_PRINT("denominator= %d, numerator=%d\n",  cfg->denominator, cfg->numerator);
+        DSI_Config_t *cfg = pDev->pConf->lcd_control.mipi_config;
+        ret = of_property_read_u32_array(lcd_model_node,"lane_num",&lcd_para[0], 1);
+        if(ret){
+                printk("faild to get lane num\n");
+                cfg->lane_num = 4;
+        } else {
+                cfg->lane_num = lcd_para[0];
+        }
+        DBG_PRINT("lane num= %d\n",  cfg->lane_num);
+				cfg->dsi_clk_div  =1;
+ 				ret = of_property_read_u32_array(lcd_model_node,"dsi_clk_min_max",&lcd_para[0], 2);
+        if(ret){
+        					printk("faild to get dsi_clk_min_max\n");
+        					cfg->dsi_clk_min  = 900;
+        					cfg->dsi_clk_max  = 1000;
+        		} 
+        else {
+        					cfg->dsi_clk_min  = lcd_para[0];
+        					cfg->dsi_clk_max  = lcd_para[1];
+				    }
+				cfg->denominator = 10;
+        ret = of_property_read_u32_array(lcd_model_node,"pclk_div_lanebyteclk",&lcd_para[0], 2);
+        if(ret){
+                printk("faild to get pclk_div_lanebyteclk\n");
+                cfg->numerator  = 0; //calculator
+        } else {
+                cfg->numerator  = lcd_para[1]; //calculator
+        }
+        DBG_PRINT("denominator= %d, numerator=%d\n",  cfg->denominator, cfg->numerator);
 
-                }
+     }
 /////////////////////////////////////
-        }
+   }
 	return ret;
 }
 
diff --git a/include/linux/amlogic/vout/lcdoutc.h b/include/linux/amlogic/vout/lcdoutc.h
index 583ebb932e25..e8309404a15e 100755
--- a/include/linux/amlogic/vout/lcdoutc.h
+++ b/include/linux/amlogic/vout/lcdoutc.h
@@ -405,8 +405,8 @@ typedef struct {
 
 typedef struct DSI_Config_s{
         unsigned int    dsi_clk_div;
- //       unsigned int    dsi_clk_max;
- //       unsigned int    dsi_clk_min; //2^32 = 4294967296 = 4.2G
+        unsigned int    dsi_clk_max;
+        unsigned int    dsi_clk_min; //2^32 = 4294967296 = 4.2G
 
         unsigned int    denominator; //
         unsigned int    numerator;//default 10000
-- 
2.19.0

