(S (NP (NNP Deep) (NN learning) (NN hardware) (NNS designs)) (VP (VBP have) (VP (VBN been) (VP (VBN bottlenecked) (PP (IN by) (NP (NP (JJ conventional) (NNS memories)) (PP (JJ such) (IN as) (NP (NNP SRAM))))) (PP (JJ due) (PP (TO to) (NP (NP (NN density)) (, ,) (NP (NN leakage)) (CC and) (NP (JJ parallel) (NN computing) (NNS challenges)))))))) (. .))
(S (NP (JJ Resistive) (NNS devices)) (VP (VP (MD can) (VP (VB address) (NP (DT the) (NN density) (CC and) (NN volatility) (NNS issues)))) (, ,) (CC but) (VP (VBP have) (VP (VBN been) (VP (VBN limited) (PP (IN by) (NP (JJ peripheral) (NN circuit) (NN integration))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP demonstrate) (NP (NP (DT a) (JJ scalable) (ADJP (NNP RRAM) (VBN based)) (JJ in-memory) (VBG computing) (NN design)) (, ,) (VP (VBD termed) (S (NP (NN XNOR-RRAM)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN fabricated) (PP (IN in) (NP (DT a) (CD 90nm) (NNP CMOS) (NN technology))) (PP (IN with) (NP (NP (JJ monolithic) (NN integration)) (PP (IN of) (NP (NNP RRAM) (NNS devices))) (PP (IN between) (NP (NN metal) (CD 1) (CC and) (CD 2))))))))))) (. .))
(S (NP (PRP We)) (VP (VBD integrated) (NP (DT a) (CD 128x64) (NNP RRAM) (NN array)) (PP (IN with) (NP (NP (NNP CMOS) (JJ peripheral) (NNS circuits)) (PP (VBG including) (NP (NP (NN row/column) (NNS decoders)) (CC and) (NP (NP (JJ flash) (JJ analog-to-digital) (NNS converters)) (PRN (-LRB- -LRB-) (NP (NNP ADCs)) (-RRB- -RRB-))))) (, ,) (SBAR (WHNP (WDT which)) (S (ADVP (RB collectively)) (VP (VBP become) (NP (NP (DT a) (NN core) (NN component)) (PP (IN for) (NP (NP (JJ scalable) (JJ RRAM-based) (JJ in-memory) (NN computing)) (PP (NNS towards) (NP (NP (JJ large) (JJ deep) (JJ neural) (NNS networks)) (PRN (-LRB- -LRB-) (NP (NNP DNNs)) (-RRB- -RRB-))))))))))))) (. .))
(S (S (VP (TO To) (VP (VB maximize) (NP (NP (DT the) (NN parallelism)) (PP (IN of) (NP (JJ in-memory) (NN computing))))))) (, ,) (NP (PRP we)) (VP (VP (VBP assert) (NP (NP (DT all) (CD 128) (NNS wordlines)) (PP (IN of) (NP (DT the) (NNP RRAM) (NN array)))) (ADVP (RB simultaneously))) (, ,) (VP (VB perform) (NP (NN analog) (VBG computing)) (PP (IN along) (NP (DT the) (NNS bitlines)))) (, ,) (CC and) (VP (VB digitize) (NP (DT the) (NN bitline) (VBZ voltages)) (S (VP (VBG using) (NP (NNP ADCs)))))) (. .))
(S (S (NP (NP (DT The) (NN resistance) (NN distribution)) (PP (IN of) (NP (JJ low) (NN resistance) (NNS states)))) (VP (VBZ is) (VP (VBN tightened) (PP (IN by) (NP (JJ write-verify) (NN scheme)))))) (, ,) (CC and) (S (NP (DT the) (NNP ADC) (NN offset)) (VP (VBZ is) (VP (VBN calibrated)))) (. .))
(S (NP (NNP Prototype) (NN chip) (NNS measurements)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN design)) (VP (VBZ achieves) (NP (NP (JJ high) (JJ binary) (NNP DNN) (NN accuracy)) (PP (IN of) (NP (NP (NP (CD 98.5) (NN %)) (PP (IN for) (NP (NNP MNIST)))) (CC and) (NP (NP (NP (CD 83.5) (NN %)) (PP (IN for) (NP (NNP CIFAR-10) (NNS datasets)))) (, ,) (ADVP (RB respectively)))))) (, ,) (PP (IN with) (NP (NP (NN energy) (NN efficiency)) (PP (IN of) (NP (NP (CD 24) (NNP TOPS/W)) (CC and) (NP (CD 158) (NNP GOPS) (NN throughput)))))))))) (. .))
(S (NP (DT This)) (VP (VBZ represents) (NP (NP (ADJP (CD 5.6X) (, ,) (CD 3.2X) (, ,) (CD 14.1X)) (NNS improvements)) (PP (IN in) (NP (NP (NN throughput)) (, ,) (NP (NP (JJ energy-delay) (NN product)) (PRN (-LRB- -LRB-) (NP (NNP EDP)) (-RRB- -RRB-))) (, ,) (CC and) (NP (NP (JJ energy-delay-squared) (NN product)) (PRN (-LRB- -LRB-) (NP (NNP ED2P)) (-RRB- -RRB-))) (, ,) (ADVP (RB respectively)) (, ,))) (PP (VBN compared) (PP (TO to) (NP (DT the) (JJ state-of-the-art) (NN literature)))))) (. .))
(S (NP (DT The) (VBN proposed) (NN XNOR-RRAM)) (VP (MD can) (VP (VB enable) (NP (NP (JJ intelligent) (NNS functionalities)) (PP (IN for) (NP (JJ area-/energy-constrained) (NN edge) (VBG computing) (NNS devices)))))) (. .))
