# Synopsys_Workshop
This Repository holds the complete RTL to GDS II flow of Carry Look Ahead Adder
## Tools used in the complete flow
<br>
**Tool** | **Description** |
:-----------------:|:---------------:|
`Verdi`            |  Debug & verification tool for RTL analysis and waveform visualization
`Design Compiler`  |  Logic synthesis tool converting RTL to gate-level netlist.
`IC Compiler II`   | Physical design tool for floorplanning , placement, CTS, routing, and GDSII generation
 
