/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [22:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[6] | celloutsig_0_6z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | in_data[147]) & (in_data[165] | celloutsig_1_2z[1]));
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[67]);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= celloutsig_0_3z[20:7];
  assign celloutsig_0_13z = { celloutsig_0_3z[10:5], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, _00_ } > { celloutsig_0_8z[14:2], celloutsig_0_11z };
  assign celloutsig_0_11z = celloutsig_0_3z[20:12] <= { celloutsig_0_3z[9:2], celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[52:44] && celloutsig_0_4z;
  assign celloutsig_0_0z = in_data[24:18] || in_data[57:51];
  assign celloutsig_0_3z = { in_data[94:77], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[31:11], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, in_data[61:48], celloutsig_0_11z };
  assign celloutsig_1_8z = in_data[135:125] % { 1'h1, in_data[157:155], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = { in_data[189:183], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[131:123] };
  assign celloutsig_0_4z = celloutsig_0_3z[22:14] * { in_data[64:57], celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_10z ? { celloutsig_1_9z[4], celloutsig_1_0z, celloutsig_1_13z } : { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_3z[9:1] != celloutsig_1_8z[9:1];
  assign celloutsig_0_12z = { celloutsig_0_4z[3], celloutsig_0_6z, celloutsig_0_10z } != { celloutsig_0_8z[5:4], celloutsig_0_9z };
  assign celloutsig_0_34z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } !== celloutsig_0_14z[6:4];
  assign celloutsig_1_0z = in_data[171:169] !== in_data[110:108];
  assign celloutsig_1_6z = in_data[138:131] !== { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[164:128], celloutsig_1_10z } !== { celloutsig_1_3z[11:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z } !== { celloutsig_0_3z[20:13], _00_ };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[117:104] };
  assign celloutsig_1_19z = | { celloutsig_1_17z[4:0], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = ~^ celloutsig_0_3z[6:1];
  assign celloutsig_1_3z = { in_data[139:128], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> in_data[132:113];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - in_data[182:179];
  assign celloutsig_1_17z = { celloutsig_1_3z[14:4], celloutsig_1_11z } - { celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_4z[8:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } - in_data[23:9];
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z[17] & celloutsig_1_0z) | celloutsig_1_3z[6]);
  assign celloutsig_1_18z = ~((celloutsig_1_7z & celloutsig_1_15z[2]) | celloutsig_1_10z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[19]) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_33z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_33z = { _01_[0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
