<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Sys_Clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element VGA_Clk
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element VGA_Controller
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element VGA_Dual_Clock_FIFO
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element VGA_Pixel_Clipper
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element VGA_Pixel_DMA
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element VGA_Pixel_FIFO
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element VGA_Pixel_RGB_Resampler
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element VGA_Pixel_Scaler
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEBA6U23I7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="pixel_dma_control_slave"
   internal="VGA_Pixel_DMA.avalon_dma_control_slave"
   type="avalon"
   dir="end" />
 <interface
   name="pixel_dma_master"
   internal="VGA_Pixel_DMA.avalon_dma_master"
   type="avalon"
   dir="start" />
 <interface
   name="rgb_slave"
   internal="VGA_Pixel_RGB_Resampler.avalon_rgb_slave"
   type="avalon"
   dir="end" />
 <interface name="sys_clk" internal="Sys_Clk.clk_in" type="clock" dir="end" />
 <interface
   name="sys_reset"
   internal="Sys_Clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="vga"
   internal="VGA_Controller.external_interface"
   type="conduit"
   dir="end" />
 <interface name="vga_clk" internal="VGA_Clk.clk_in" type="clock" dir="end" />
 <interface
   name="vga_reset"
   internal="VGA_Clk.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="Sys_Clk" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="VGA_Clk" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="VGA_Controller"
   kind="altera_up_avalon_video_vga_controller"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="board" value="DE1-SoC" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="underflow_flag" value="false" />
 </module>
 <module
   name="VGA_Dual_Clock_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
 </module>
 <module
   name="VGA_Pixel_Clipper"
   kind="altera_up_avalon_video_clipper"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="add_bottom" value="0" />
  <parameter name="add_left" value="0" />
  <parameter name="add_right" value="0" />
  <parameter name="add_top" value="0" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
  <parameter name="drop_bottom" value="0" />
  <parameter name="drop_left" value="0" />
  <parameter name="drop_right" value="0" />
  <parameter name="drop_top" value="0" />
  <parameter name="height_in" value="480" />
  <parameter name="width_in" value="640" />
 </module>
 <module
   name="VGA_Pixel_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="color_bits" value="8" />
  <parameter name="color_planes" value="3" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="height" value="240" />
  <parameter name="mode">From Memory to Stream</parameter>
  <parameter name="start_address" value="134217728" />
  <parameter name="width" value="320" />
 </module>
 <module
   name="VGA_Pixel_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_bits" value="8" />
  <parameter name="color_planes" value="3" />
 </module>
 <module
   name="VGA_Pixel_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="output_type" value="30-bit RGB" />
 </module>
 <module
   name="VGA_Pixel_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
  <parameter name="height_in" value="240" />
  <parameter name="height_scaling" value="2" />
  <parameter name="include_channel" value="false" />
  <parameter name="width_in" value="320" />
  <parameter name="width_scaling" value="2" />
 </module>
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Pixel_Clipper.avalon_clipper_source"
   end="VGA_Dual_Clock_FIFO.avalon_dc_buffer_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Pixel_FIFO.avalon_dc_buffer_source"
   end="VGA_Pixel_RGB_Resampler.avalon_rgb_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Dual_Clock_FIFO.avalon_dc_buffer_source"
   end="VGA_Controller.avalon_vga_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Pixel_DMA.avalon_pixel_source"
   end="VGA_Pixel_FIFO.avalon_dc_buffer_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Pixel_RGB_Resampler.avalon_rgb_source"
   end="VGA_Pixel_Scaler.avalon_scaler_sink" />
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="VGA_Pixel_Scaler.avalon_scaler_source"
   end="VGA_Pixel_Clipper.avalon_clipper_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_DMA.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_RGB_Resampler.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_Scaler.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="VGA_Clk.clk"
   end="VGA_Controller.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_Clipper.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_FIFO.clock_stream_in" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Dual_Clock_FIFO.clock_stream_in" />
 <connection
   kind="clock"
   version="18.1"
   start="Sys_Clk.clk"
   end="VGA_Pixel_FIFO.clock_stream_out" />
 <connection
   kind="clock"
   version="18.1"
   start="VGA_Clk.clk"
   end="VGA_Dual_Clock_FIFO.clock_stream_out" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_DMA.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_RGB_Resampler.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_Scaler.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="VGA_Clk.clk_reset"
   end="VGA_Controller.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_Clipper.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_FIFO.reset_stream_in" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Dual_Clock_FIFO.reset_stream_in" />
 <connection
   kind="reset"
   version="18.1"
   start="Sys_Clk.clk_reset"
   end="VGA_Pixel_FIFO.reset_stream_out" />
 <connection
   kind="reset"
   version="18.1"
   start="VGA_Clk.clk_reset"
   end="VGA_Dual_Clock_FIFO.reset_stream_out" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
