$date
	Thu Feb 06 17:17:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_odd_tb $end
$var wire 1 ! result $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ EVEN $end
$var parameter 32 % ODD $end
$var reg 1 & even_odd $end
$var reg 1 ! result $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#2
0#
#5
0!
0&
1"
#10
0"
#12
1#
#15
1!
1&
1"
#20
0"
#22
0#
#25
1"
#30
0"
#35
1"
#40
0"
#42
1#
#45
0!
0&
1"
#50
0"
#55
1!
1&
1"
#60
0"
#62
0#
#65
1"
#70
0"
#72
1#
#75
0!
0&
1"
#80
0"
#82
