library iee;
use ieee.std_logic_1164;

entity mux is
port(
	firstInput, SecondInput : in std_logic_vector(7 downto 0);
	pcsource : in std_logic;
	output  : out std_logic_vector(7 downto 0)
);
end mux;

architecture arch of mux is
begin

if (pcsource='1') then
 output<=firstInput;
else
output<=secondInput;


end arch;