/*`timescale <time_unit>/<time_precision>*/
`timescale 1ns/1ns 


module multiplier_tb;

reg [N_BITS-1 : 0]x_reg;
reg [N_BITS-1 : 0]y_reg;
wire [2*N_BITS-1 : 0]s_reg;

full_adder
DUV
(
	.x(x_reg),
	.y(y_reg),
	.s(s_reg) 
);

initial begin
	#0 x_reg = 1;
	#0 y_reg = 0;
	#10 x_reg = 1;
	#0 y_reg = 0;
	#10 x_reg = 1;
	#0 y_reg = 0;
	#10 x_reg = 1;
	#0 y_reg = 0;

end

endmodule
