Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Mon Nov 18 00:40:24 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          25.579 ns |         39.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 13.6797%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   68.703 ns |    6   |   20.830 ns |  48.008 MHz |       29       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   14.221 ns |   18   |   25.579 ns |  39.095 MHz |       32       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |   14.222 ns 
vga_driver/v_count__i1/D                 |   16.774 ns 
vga_driver/v_count__i2/D                 |   16.774 ns 
vga_driver/v_count__i3/D                 |   16.774 ns 
vga_driver/v_count__i4/D                 |   16.774 ns 
vga_driver/v_count__i5/D                 |   16.774 ns 
vga_driver/v_count__i6/D                 |   16.774 ns 
vga_driver/v_count__i7/D                 |   16.774 ns 
vga_driver/v_count__i8/D                 |   16.774 ns 
vga_driver/v_count__i9/D                 |   16.774 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       29       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       32       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_308__i9/D             |    4.196 ns 
vga_driver/h_count_308__i8/D             |    4.196 ns 
vga_driver/h_count_308__i7/D             |    4.196 ns 
vga_driver/h_count_308__i6/D             |    4.196 ns 
vga_driver/h_count_308__i5/D             |    4.196 ns 
vga_driver/h_count_308__i4/D             |    4.196 ns 
vga_driver/h_count_308__i3/D             |    4.196 ns 
vga_driver/h_count_308__i2/D             |    4.196 ns 
vga_driver/h_count_308__i1/D             |    4.196 ns 
vga_driver/h_count_308__i0/D             |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
ball/posy_i9_524__i9/Q                  |    No arrival or required
ball/posy_i9_524__i8/Q                  |    No arrival or required
ball/posy_i9_524__i7/Q                  |    No arrival or required
ball/posy_i9_524__i6/Q                  |    No arrival or required
ball/posy_i9_524__i5/Q                  |    No arrival or required
ball/posy_i9_524__i4/Q                  |    No arrival or required
ball/posy_i9_524__i3/Q                  |    No arrival or required
ball/posy_i9_524__i2/Q                  |    No arrival or required
ball/posy_i9_524__i1/Q                  |    No arrival or required
ball/posy_i9_524__i0/Q                  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        70
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
ball/posx_i9_525__i9/D                  |    No arrival or required
ball/posx_i9_525__i8/D                  |    No arrival or required
ball/posx_i9_525__i7/D                  |    No arrival or required
ball/posx_i9_525__i6/D                  |    No arrival or required
ball/posx_i9_525__i5/D                  |    No arrival or required
ball/posx_i9_525__i4/D                  |    No arrival or required
ball/posx_i9_525__i3/D                  |    No arrival or required
ball/posx_i9_525__i2/D                  |    No arrival or required
ball/posx_i9_525__i1/D                  |    No arrival or required
ball/posx_i9_525__i0/D                  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       134
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
reset_c                                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 6
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.703 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          14.431
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             16.506

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477        11.879  15      
n2284                                                     NET DELAY      2.075        13.954  1       
i1_2_lut/B->i1_2_lut/Z                    LUT4            B_TO_Z_DELAY   0.477        14.431  1       
n2159                                                     NET DELAY      2.075        16.506  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i3/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i13/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i12/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i11/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i1/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i2/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i10/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i9/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i13/Q
Path End         : timer_clock_307__i8/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.852
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_307__i13/CK->timer_clock_307__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[13]                                           NET DELAY      0.280         3.746  1       
i1_2_lut_adj_86/A->i1_2_lut_adj_86/Z      LUT4            A_TO_Z_DELAY   0.477         4.223  1       
n6_adj_810                                                NET DELAY      2.075         6.298  1       
i4_4_lut/D->i4_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         6.775  1       
n7379                                                     NET DELAY      2.075         8.850  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY   0.477         9.327  1       
n12                                                       NET DELAY      2.075        11.402  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.450        11.852  15      
n2284                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
32 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 18
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.221 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        25.380
------------------------------------------------------   ------
End-of-path arrival time( ns )                           29.680

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n12_adj_776                                    NET DELAY         2.075        22.024  1       
vga_driver/i5_4_lut/A->vga_driver/i5_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  1       
vga_driver/n12                                            NET DELAY         2.075        24.576  1       
vga_driver/i6_4_lut_adj_84/B->vga_driver/i6_4_lut_adj_84/Z
                                          LUT4            B_TO_Z_DELAY      0.477        25.053  1       
n6782                                                     NET DELAY         2.075        27.128  1       
i1134_4_lut/D->i1134_4_lut/Z              LUT4            D_TO_Z_DELAY      0.477        27.605  1       
n2323                                                     NET DELAY         2.075        29.680  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1117_2_lut/A->i1117_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2306                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1118_2_lut/A->i1118_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2307                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1119_2_lut/A->i1119_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2308                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1120_2_lut/A->i1120_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2309                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1121_2_lut/A->i1121_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2310                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1122_2_lut/A->i1122_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2311                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1123_2_lut/A->i1123_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2312                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1124_2_lut/A->i1124_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2313                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 68.0% (route), 32.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.773 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        22.828
------------------------------------------------------   ------
End-of-path arrival time( ns )                           27.128

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  8       
h_count[3]                                                NET DELAY         0.280         5.971  1       
vga_driver/i5976_2_lut/A->vga_driver/i5976_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7851                                          NET DELAY         2.075         8.523  1       
vga_driver/i6013_4_lut/D->vga_driver/i6013_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         9.000  1       
vga_driver/n7889                                          NET DELAY         2.075        11.075  1       
vga_driver/i6705_4_lut/D->vga_driver/i6705_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        11.552  2       
vga_driver/vga_hsync_N_166                                NET DELAY         2.075        13.627  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        13.971  2       
vga_driver/n5711                                          NET DELAY         0.280        14.251  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.529  2       
vga_driver/n9873                                          NET DELAY         0.280        14.809  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.087  2       
vga_driver/n5713                                          NET DELAY         0.280        15.367  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.645  2       
vga_driver/n9876                                          NET DELAY         0.280        15.925  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.203  2       
vga_driver/n5715                                          NET DELAY         0.280        16.483  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.761  2       
vga_driver/n9879                                          NET DELAY         0.280        17.041  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.319  2       
vga_driver/n5717                                          NET DELAY         0.280        17.599  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.877  2       
vga_driver/n9882                                          NET DELAY         0.280        18.157  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.435  2       
vga_driver/n5719                                          NET DELAY         0.280        18.715  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.192  3       
vga_vsync_N_182[9]                                        NET DELAY         0.280        19.472  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n17                                            NET DELAY         2.075        22.024  1       
vga_driver/i1823_4_lut/A->vga_driver/i1823_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  10      
n2305                                                     NET DELAY         2.075        24.576  1       
i1125_2_lut/A->i1125_2_lut/Z              LUT4            A_TO_Z_DELAY      0.477        25.053  1       
n2314                                                     NET DELAY         2.075        27.128  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i0/Q
Path End         : timer_clock_307__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i0/CK->timer_clock_307__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[0]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_1/C1->timer_clock_307_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n75                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i1/Q
Path End         : timer_clock_307__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i1/CK->timer_clock_307__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[1]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_3/C0->timer_clock_307_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n74                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i2/Q
Path End         : timer_clock_307__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i2/CK->timer_clock_307__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[2]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_3/C1->timer_clock_307_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n73                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i3/Q
Path End         : timer_clock_307__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i3/CK->timer_clock_307__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[3]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_5/C0->timer_clock_307_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n72                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i4/Q
Path End         : timer_clock_307__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i4/CK->timer_clock_307__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[4]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_5/C1->timer_clock_307_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n71                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i5/Q
Path End         : timer_clock_307__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i5/CK->timer_clock_307__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[5]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_7/C0->timer_clock_307_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n70                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i6/Q
Path End         : timer_clock_307__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i6/CK->timer_clock_307__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[6]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_7/C1->timer_clock_307_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n69                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i7/Q
Path End         : timer_clock_307__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i7/CK->timer_clock_307__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[7]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_9/C0->timer_clock_307_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n68                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i8/Q
Path End         : timer_clock_307__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i8/CK->timer_clock_307__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[8]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_9/C1->timer_clock_307_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n67_2                                                     NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_307__i9/Q
Path End         : timer_clock_307__i9/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_307__i9/CK->timer_clock_307__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[9]                                            NET DELAY       0.280         3.746  1       
timer_clock_307_add_4_11/C0->timer_clock_307_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n66                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
32 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i0/Q
Path End         : vga_driver/h_count_308__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i0/CK->vga_driver/h_count_308__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  8       
h_count[0]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_1/C1->vga_driver/h_count_308_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i1/Q
Path End         : vga_driver/h_count_308__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i1/CK->vga_driver/h_count_308__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  8       
h_count[1]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_3/C0->vga_driver/h_count_308_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[1]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i2/Q
Path End         : vga_driver/h_count_308__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i2/CK->vga_driver/h_count_308__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  8       
h_count[2]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_3/C1->vga_driver/h_count_308_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[2]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i3/Q
Path End         : vga_driver/h_count_308__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i3/CK->vga_driver/h_count_308__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  8       
h_count[3]                                                NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_5/C0->vga_driver/h_count_308_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[3]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i4/Q
Path End         : vga_driver/h_count_308__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i4/CK->vga_driver/h_count_308__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  6       
vga_driver/h_count[4]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_5/C1->vga_driver/h_count_308_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[4]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i5/Q
Path End         : vga_driver/h_count_308__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i5/CK->vga_driver/h_count_308__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_7/C0->vga_driver/h_count_308_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[5]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i6/Q
Path End         : vga_driver/h_count_308__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i6/CK->vga_driver/h_count_308__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  7       
vga_driver/h_count[6]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_7/C1->vga_driver/h_count_308_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[6]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i7/Q
Path End         : vga_driver/h_count_308__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i7/CK->vga_driver/h_count_308__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_9/C0->vga_driver/h_count_308_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[7]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i8/Q
Path End         : vga_driver/h_count_308__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i8/CK->vga_driver/h_count_308__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  6       
vga_driver/h_count[8]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_9/C1->vga_driver/h_count_308_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[8]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_308__i9/Q
Path End         : vga_driver/h_count_308__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_308__i9/CK->vga_driver/h_count_308__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  5       
vga_driver/h_count[9]_2                                   NET DELAY       0.280         5.971  1       
vga_driver/h_count_308_add_4_11/C0->vga_driver/h_count_308_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[9]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

