$date
	Thu Aug 24 18:26:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module And_tb $end
$var wire 1 ! o1 $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$scope module and1 $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 ! out_a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1#
#40
