Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Sep  1 21:40:04 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-423444004.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                11611        0.031        0.000                      0                11609        0.264        0.000                       0                  3705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           3.064        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.597        0.000                      0                11596        0.031        0.000                      0                11596        3.750        0.000                       0                  3609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.745        0.000                      0                    1                                                                        
              sys_clk             2.406        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.478     6.995 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     8.067    reset_counter[1]
    SLICE_X162Y173       LUT3 (Prop_lut3_I0_O)        0.295     8.362 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.362    reset_counter[2]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.081    11.545    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.478     6.995 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     8.075    reset_counter[1]
    SLICE_X162Y173       LUT2 (Prop_lut2_I1_O)        0.317     8.392 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.392    reset_counter[1]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.118    11.582    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.478     6.995 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     8.067    reset_counter[1]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.323     8.390 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.390    reset_counter[3]_i_2_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.118    11.582    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.478     6.995 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.873    reset_counter[3]
    SLICE_X163Y173       LUT6 (Prop_lut6_I3_O)        0.301     8.174 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.174    ic_reset_i_1_n_0
    SLICE_X163Y173       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X163Y173       FDRE (Setup_fdre_C_D)        0.029    11.471    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.289    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X162Y173       FDSE (Setup_fdse_C_S)       -0.699    10.743    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.289    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X162Y173       FDSE (Setup_fdse_C_S)       -0.699    10.743    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.219    reset_counter[0]
    SLICE_X163Y173       LUT6 (Prop_lut6_I1_O)        0.045     2.264 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.264    ic_reset_i_1_n_0
    SLICE_X163Y173       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDRE (Hold_fdre_C_D)         0.091     2.043    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I0_O)        0.048     2.325 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    reset_counter[3]_i_2_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.131     2.070    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    reset_counter[2]
    SLICE_X162Y173       LUT3 (Prop_lut3_I2_O)        0.045     2.322 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.322    reset_counter[2]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.121     2.060    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.300    reset_counter[0]
    SLICE_X162Y173       LUT2 (Prop_lut2_I0_O)        0.043     2.343 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.343    reset_counter[1]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.131     2.070    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.300    reset_counter[0]
    SLICE_X162Y173       LUT1 (Prop_lut1_I0_O)        0.045     2.345 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.345    reset_counter0[0]
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.120     2.059    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.197    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.045     1.907    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.197    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.045     1.907    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.197    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.045     1.907    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.197    clk200_rst
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.045     1.907    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.209    reset_counter[3]
    SLICE_X162Y173       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_CE)       -0.016     1.923    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 3.661ns (40.486%)  route 5.382ns (59.514%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.990    10.767    lm32_cpu_n_71
    SLICE_X138Y177       FDRE                                         r  bridge_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.547    11.547    sys_clk
    SLICE_X138Y177       FDRE                                         r  bridge_data_reg[19]/C
                         clock pessimism              0.078    11.625    
                         clock uncertainty           -0.057    11.568    
    SLICE_X138Y177       FDRE (Setup_fdre_C_CE)      -0.205    11.363    bridge_data_reg[19]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 3.661ns (40.701%)  route 5.334ns (59.299%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.942    10.719    lm32_cpu_n_71
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.551    11.551    sys_clk
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[28]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X139Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[28]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 3.661ns (40.701%)  route 5.334ns (59.299%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.942    10.719    lm32_cpu_n_71
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.551    11.551    sys_clk
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[29]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X139Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[29]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 3.661ns (40.701%)  route 5.334ns (59.299%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.942    10.719    lm32_cpu_n_71
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.551    11.551    sys_clk
    SLICE_X139Y181       FDRE                                         r  bridge_data_reg[30]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X139Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[30]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.598ns (29.514%)  route 6.205ns (70.486%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.732     1.732    sys_clk
    SLICE_X144Y168       FDRE                                         r  sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y168       FDRE (Prop_fdre_C_Q)         0.478     2.210 r  sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/Q
                         net (fo=5, routed)           1.033     3.243    p_0_in2_in[0]
    SLICE_X143Y165       LUT6 (Prop_lut6_I2_O)        0.295     3.538 r  bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.538    bankmachine5_state[1]_i_9_n_0
    SLICE_X143Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.070 r  bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.070    bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X143Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.341 r  bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.690     5.032    sdram_bankmachine5_hit
    SLICE_X146Y172       LUT6 (Prop_lut6_I2_O)        0.373     5.405 r  sdram_bankmachine5_cmd_buffer_source_payload_we_i_3/O
                         net (fo=4, routed)           0.696     6.100    sdram_bankmachine5_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X151Y174       LUT5 (Prop_lut5_I3_O)        0.124     6.224 r  sdram_choose_req_grant[2]_i_7/O
                         net (fo=12, routed)          0.781     7.006    sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X154Y176       LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  sdram_bankmachine7_count[2]_i_5/O
                         net (fo=6, routed)           0.547     7.676    sdram_bankmachine7_count[2]_i_5_n_0
    SLICE_X154Y176       LUT4 (Prop_lut4_I3_O)        0.124     7.800 f  sdram_tccdcon_ready_i_2/O
                         net (fo=10, routed)          0.875     8.676    sdram_tccdcon_ready_i_2_n_0
    SLICE_X156Y172       LUT6 (Prop_lut6_I1_O)        0.124     8.800 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.931     9.731    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[2]_2
    SLICE_X154Y166       LUT4 (Prop_lut4_I3_O)        0.153     9.884 r  lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.651    10.535    lm32_cpu_n_69
    SLICE_X151Y166       FDRE                                         r  sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.619    11.619    sys_clk
    SLICE_X151Y166       FDRE                                         r  sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.078    11.697    
                         clock uncertainty           -0.057    11.640    
    SLICE_X151Y166       FDRE (Setup_fdre_C_CE)      -0.412    11.228    sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.598ns (29.514%)  route 6.205ns (70.486%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 11.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.732     1.732    sys_clk
    SLICE_X144Y168       FDRE                                         r  sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y168       FDRE (Prop_fdre_C_Q)         0.478     2.210 r  sdram_bankmachine5_cmd_buffer_source_payload_adr_reg[7]/Q
                         net (fo=5, routed)           1.033     3.243    p_0_in2_in[0]
    SLICE_X143Y165       LUT6 (Prop_lut6_I2_O)        0.295     3.538 r  bankmachine5_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.538    bankmachine5_state[1]_i_9_n_0
    SLICE_X143Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.070 r  bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.070    bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X143Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.341 r  bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.690     5.032    sdram_bankmachine5_hit
    SLICE_X146Y172       LUT6 (Prop_lut6_I2_O)        0.373     5.405 r  sdram_bankmachine5_cmd_buffer_source_payload_we_i_3/O
                         net (fo=4, routed)           0.696     6.100    sdram_bankmachine5_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X151Y174       LUT5 (Prop_lut5_I3_O)        0.124     6.224 r  sdram_choose_req_grant[2]_i_7/O
                         net (fo=12, routed)          0.781     7.006    sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X154Y176       LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  sdram_bankmachine7_count[2]_i_5/O
                         net (fo=6, routed)           0.547     7.676    sdram_bankmachine7_count[2]_i_5_n_0
    SLICE_X154Y176       LUT4 (Prop_lut4_I3_O)        0.124     7.800 f  sdram_tccdcon_ready_i_2/O
                         net (fo=10, routed)          0.875     8.676    sdram_tccdcon_ready_i_2_n_0
    SLICE_X156Y172       LUT6 (Prop_lut6_I1_O)        0.124     8.800 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.931     9.731    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[2]_2
    SLICE_X154Y166       LUT4 (Prop_lut4_I3_O)        0.153     9.884 r  lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.651    10.535    lm32_cpu_n_69
    SLICE_X151Y166       FDRE                                         r  sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.619    11.619    sys_clk
    SLICE_X151Y166       FDRE                                         r  sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.078    11.697    
                         clock uncertainty           -0.057    11.640    
    SLICE_X151Y166       FDRE (Setup_fdre_C_CE)      -0.412    11.228    sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 3.661ns (41.127%)  route 5.241ns (58.873%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.849    10.626    lm32_cpu_n_71
    SLICE_X138Y178       FDRE                                         r  bridge_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.549    11.549    sys_clk
    SLICE_X138Y178       FDRE                                         r  bridge_data_reg[11]/C
                         clock pessimism              0.078    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X138Y178       FDRE (Setup_fdre_C_CE)      -0.205    11.365    bridge_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 3.661ns (41.127%)  route 5.241ns (58.873%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.849    10.626    lm32_cpu_n_71
    SLICE_X138Y178       FDRE                                         r  bridge_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.549    11.549    sys_clk
    SLICE_X138Y178       FDRE                                         r  bridge_data_reg[20]/C
                         clock pessimism              0.078    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X138Y178       FDRE (Setup_fdre_C_CE)      -0.205    11.365    bridge_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 3.661ns (41.153%)  route 5.235ns (58.847%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.844    10.620    lm32_cpu_n_71
    SLICE_X138Y176       FDRE                                         r  bridge_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.546    11.546    sys_clk
    SLICE_X138Y176       FDRE                                         r  bridge_data_reg[22]/C
                         clock pessimism              0.078    11.624    
                         clock uncertainty           -0.057    11.567    
    SLICE_X138Y176       FDRE (Setup_fdre_C_CE)      -0.205    11.362    bridge_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 3.661ns (41.216%)  route 5.221ns (58.784%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        1.724     1.724    sys_clk
    SLICE_X143Y176       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.456     2.180 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.891     3.071    bridge_address[1]
    SLICE_X142Y176       LUT2 (Prop_lut2_I0_O)        0.124     3.195 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.195    tag_mem_reg_i_42_n_0
    SLICE_X142Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.728 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.728    tag_mem_reg_i_33_n_0
    SLICE_X142Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.845 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.845    tag_mem_reg_i_32_n_0
    SLICE_X142Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.962 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.962    tag_mem_reg_i_31_n_0
    SLICE_X142Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.079 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.079    tag_mem_reg_i_37_n_0
    SLICE_X142Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.196 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.196    tag_mem_reg_i_36_n_0
    SLICE_X142Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.313 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.313    tag_mem_reg_i_35_n_0
    SLICE_X142Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.430 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.430    tag_mem_reg_i_34_n_0
    SLICE_X142Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.753 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.595     5.348    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X140Y182       LUT5 (Prop_lut5_I0_O)        0.306     5.654 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.425     6.079    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.203    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X141Y181       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.601 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.052     7.653    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X145Y181       LUT4 (Prop_lut4_I3_O)        0.120     7.773 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.407     8.180    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X145Y181       LUT6 (Prop_lut6_I5_O)        0.327     8.507 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.569     9.076    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X144Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.200 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.452     9.652    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X144Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.830    10.606    lm32_cpu_n_71
    SLICE_X138Y181       FDRE                                         r  bridge_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3610, routed)        1.551    11.551    sys_clk
    SLICE_X138Y181       FDRE                                         r  bridge_data_reg[13]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X138Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.390%)  route 0.185ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.608     0.608    lm32_cpu/load_store_unit/dcache/out
    SLICE_X140Y169       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.148     0.756 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/Q
                         net (fo=2, routed)           0.185     0.941    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[16]
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y67         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y67         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.243     0.910    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.588     0.588    sys_clk
    SLICE_X137Y183       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y183       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.946    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X136Y183       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.856     0.856    storage_1_reg_0_15_6_7/WCLK
    SLICE_X136Y183       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X136Y183       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tag_mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.257%)  route 0.208ns (52.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.609     0.609    lm32_cpu/instruction_unit/out
    SLICE_X141Y181       FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y181       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  lm32_cpu/instruction_unit/i_adr_o_reg[25]/Q
                         net (fo=1, routed)           0.089     0.839    lm32_cpu/load_store_unit/i_adr_o_reg[31][21]
    SLICE_X140Y181       LUT5 (Prop_lut5_I4_O)        0.045     0.884 r  lm32_cpu/load_store_unit/tag_mem_reg_i_13/O
                         net (fo=2, routed)           0.118     1.002    tag_port_dat_w[12]
    RAMB18_X7Y72         RAMB18E1                                     r  tag_mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3610, routed)        0.923     0.923    sys_clk
    RAMB18_X7Y72         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.963    tag_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y72     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y70     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y39    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y33    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y35    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y179  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y179  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X163Y172       FDPE (Setup_fdpe_C_D)       -0.005     3.811    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.745    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.406ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3610, routed)        0.636     2.636    sys_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.035     2.471    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.406    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.598 (r) | FAST    |     3.845 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.580 (r) | SLOW    |    -0.023 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.816 (r) | SLOW    |    -2.566 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.484 (r) | SLOW    |    -2.314 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.520 (r) | SLOW    |    -2.573 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.255 (r) | SLOW    |      1.421 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.177 (r) | SLOW    |      1.765 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.719 (r) | SLOW    |      1.598 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.726 (r) | SLOW    |      1.647 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.577 (r) | SLOW    |      1.593 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.883 (r) | SLOW    |      1.664 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.405 (r) | SLOW    |      1.486 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.859 (r) | SLOW    |      1.651 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.717 (r) | SLOW    |      1.635 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.090 (r) | SLOW    |      1.822 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.741 (r) | SLOW    |      1.650 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.034 (r) | SLOW    |      1.795 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.411 (r) | SLOW    |      1.959 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.252 (r) | SLOW    |      1.908 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.175 (r) | SLOW    |      1.843 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.392 (r) | SLOW    |      1.954 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.417 (r) | SLOW    |      1.459 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.550 (r) | SLOW    |      1.989 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.418 (r) | SLOW    |      1.461 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.551 (r) | SLOW    |      1.986 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.222 (r) | SLOW    |      5.042 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     12.821 (r) | SLOW    |      4.853 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     11.220 (r) | SLOW    |      3.833 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     11.124 (r) | SLOW    |      3.829 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.969 (r) | SLOW    |      4.923 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.168 (r) | SLOW    |      3.889 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.622 (r) | SLOW    |      5.208 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.292 (r) | SLOW    |      5.245 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.755 (r) | SLOW    |      3.825 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.936 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.403 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.156 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.255 (r) | SLOW    |   1.421 (r) | FAST    |    0.000 |
ddram_dq[1]        |   7.177 (r) | SLOW    |   1.765 (r) | FAST    |    0.922 |
ddram_dq[2]        |   6.719 (r) | SLOW    |   1.598 (r) | FAST    |    0.465 |
ddram_dq[3]        |   6.726 (r) | SLOW    |   1.647 (r) | FAST    |    0.471 |
ddram_dq[4]        |   6.577 (r) | SLOW    |   1.593 (r) | FAST    |    0.322 |
ddram_dq[5]        |   6.883 (r) | SLOW    |   1.664 (r) | FAST    |    0.628 |
ddram_dq[6]        |   6.405 (r) | SLOW    |   1.486 (r) | FAST    |    0.150 |
ddram_dq[7]        |   6.859 (r) | SLOW    |   1.651 (r) | FAST    |    0.605 |
ddram_dq[8]        |   6.717 (r) | SLOW    |   1.635 (r) | FAST    |    0.462 |
ddram_dq[9]        |   7.090 (r) | SLOW    |   1.822 (r) | FAST    |    0.835 |
ddram_dq[10]       |   6.741 (r) | SLOW    |   1.650 (r) | FAST    |    0.487 |
ddram_dq[11]       |   7.034 (r) | SLOW    |   1.795 (r) | FAST    |    0.780 |
ddram_dq[12]       |   7.411 (r) | SLOW    |   1.959 (r) | FAST    |    1.156 |
ddram_dq[13]       |   7.252 (r) | SLOW    |   1.908 (r) | FAST    |    0.997 |
ddram_dq[14]       |   7.175 (r) | SLOW    |   1.843 (r) | FAST    |    0.920 |
ddram_dq[15]       |   7.392 (r) | SLOW    |   1.954 (r) | FAST    |    1.137 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.411 (r) | SLOW    |   1.421 (r) | FAST    |    1.156 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.134 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.417 (r) | SLOW    |   1.459 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.550 (r) | SLOW    |   1.989 (r) | FAST    |    1.133 |
ddram_dqs_p[0]     |   6.418 (r) | SLOW    |   1.461 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.551 (r) | SLOW    |   1.986 (r) | FAST    |    1.134 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.551 (r) | SLOW    |   1.459 (r) | FAST    |    1.134 |
-------------------+-------------+---------+-------------+---------+----------+




