Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: two_digits_decimal_add_sub.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "two_digits_decimal_add_sub.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "two_digits_decimal_add_sub"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : two_digits_decimal_add_sub
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\add3.v" into library work
Parsing module <add3>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\ssd_decoder.v" into library work
Parsing module <ssd_decoder>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\scan_ctl.v" into library work
Parsing module <scan_ctl>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\num_store.v" into library work
Parsing module <num_store>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\display_ctl.v" into library work
Parsing module <display_ctl>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\debounce_one_pulse.v" into library work
Parsing module <debounce_one_pulse>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 21.
Parsing module <clock_generator>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\binary_converter.v" into library work
Parsing module <binary_converter>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\answer_store.v" into library work
Parsing module <answer_store>.
Analyzing Verilog file "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\two_digits_decimal_add_sub.v" into library work
Parsing module <two_digits_decimal_add_sub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <two_digits_decimal_add_sub>.

Elaborating module <freq_div>.

Elaborating module <clock_generator>.

Elaborating module <debounce_one_pulse>.

Elaborating module <debounce>.

Elaborating module <one_pulse>.

Elaborating module <keypad_scan>.

Elaborating module <fsm>.

Elaborating module <num_store>.

Elaborating module <answer_store>.

Elaborating module <binary_converter>.

Elaborating module <add3>.

Elaborating module <display_ctl>.

Elaborating module <scan_ctl>.

Elaborating module <ssd_decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <two_digits_decimal_add_sub>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\two_digits_decimal_add_sub.v".
    Summary:
	no macro.
Unit <two_digits_decimal_add_sub> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\freq_div.v".
    Found 2-bit register for signal <clk_ctl>.
    Found 4-bit register for signal <cnt_h>.
    Found 3-bit register for signal <cnt_m>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_out>.
    Found 25-bit adder for signal <cnt_tmp> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\clock_generator.v".
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_3_o_add_1_OUT> created at line 55.
    Found 18-bit adder for signal <count_200K[17]_GND_3_o_add_5_OUT> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <debounce_one_pulse>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\debounce_one_pulse.v".
    Summary:
	no macro.
Unit <debounce_one_pulse> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\debounce.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\keypad_scan.v".
    Found 4-bit register for signal <pause_delay>.
    Found 4-bit register for signal <key>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <keypad_state>.
    Found 1-bit register for signal <pressed>.
    Found 2-bit adder for signal <sel_next> created at line 53.
    Found 4-bit adder for signal <pause_delay[3]_GND_8_o_add_19_OUT> created at line 163.
    Found 4x4-bit Read Only RAM for signal <row_n>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\fsm.v".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

Synthesizing Unit <num_store>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\num_store.v".
    Found 4-bit register for signal <unit_out>.
    Found 4-bit register for signal <tens_out>.
    Found 8-bit register for signal <value_out>.
    Found 8-bit adder for signal <tens_out[3]_GND_10_o_add_5_OUT> created at line 67.
    Found 4x4-bit multiplier for signal <n0037> created at line 67.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <num_store> synthesized.

Synthesizing Unit <answer_store>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\answer_store.v".
    Found 8-bit register for signal <answer_out>.
    Found 1-bit register for signal <pos_neg>.
    Found 8-bit subtractor for signal <left_in[7]_right_in[7]_sub_5_OUT> created at line 61.
    Found 8-bit subtractor for signal <right_in[7]_left_in[7]_sub_8_OUT> created at line 66.
    Found 8-bit adder for signal <left_in[7]_right_in[7]_add_1_OUT> created at line 56.
    Found 8-bit comparator greater for signal <right_in[7]_left_in[7]_LessThan_4_o> created at line 58
    Found 8-bit comparator greater for signal <left_in[7]_right_in[7]_LessThan_7_o> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <answer_store> synthesized.

Synthesizing Unit <binary_converter>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\binary_converter.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <binary_converter> synthesized.

Synthesizing Unit <add3>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\add3.v".
    Found 16x4-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <add3> synthesized.

Synthesizing Unit <display_ctl>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\display_ctl.v".
    Summary:
	inferred  15 Multiplexer(s).
Unit <display_ctl> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\scan_ctl.v".
    Found 4x4-bit Read Only RAM for signal <ssd_ctl>
    Found 4-bit 4-to-1 multiplexer for signal <bcd_out> created at line 38.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <ssd_decoder>.
    Related source file is "D:\GitHub\LogicDesignLab\Lab6\Lab6-3\ssd_decoder.v".
    Found 16x15-bit Read Only RAM for signal <ssd_out>
    Summary:
	inferred   1 RAM(s).
Unit <ssd_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x15-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 7
 4x4-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 8
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 25-bit adder                                          : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
# Registers                                            : 34
 1-bit register                                        : 15
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 2
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 10
 8-bit register                                        : 3
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 21
 18-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <add3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <add3> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
The following registers are absorbed into counter <count_20M>: 1 register on signal <count_20M>.
Unit <clock_generator> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scan>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row_n> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row_n>         |          |
    -----------------------------------------------------------------------
Unit <keypad_scan> synthesized (advanced).

Synthesizing (advanced) Unit <num_store>.
	Multiplier <Mmult_n0037> in block <num_store> and adder/subtractor <Madd_tens_out[3]_GND_10_o_add_5_OUT> in block <num_store> are combined into a MAC<Maddsub_n0037>.
Unit <num_store> synthesized (advanced).

Synthesizing (advanced) Unit <scan_ctl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ssd_ctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk_ctl>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ssd_ctl>       |          |
    -----------------------------------------------------------------------
Unit <scan_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <ssd_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ssd_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ssd_out>       |          |
    -----------------------------------------------------------------------
Unit <ssd_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x15-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 7
 4x4-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 2
 4x4-to-8-bit MAC                                      : 2
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 99
 Flip-Flops                                            : 99
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 21
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2677 - Node <cnt_m_0> of sequential type is unconnected in block <freq_div>.
WARNING:Xst:2677 - Node <cnt_m_1> of sequential type is unconnected in block <freq_div>.
WARNING:Xst:2677 - Node <cnt_m_2> of sequential type is unconnected in block <freq_div>.

Optimizing unit <two_digits_decimal_add_sub> ...

Optimizing unit <keypad_scan> ...

Optimizing unit <freq_div> ...

Optimizing unit <clock_generator> ...

Optimizing unit <debounce> ...

Optimizing unit <fsm> ...

Optimizing unit <answer_store> ...

Optimizing unit <binary_converter> ...
WARNING:Xst:1710 - FF/Latch <key_scan/pause_delay_3> (without init value) has a constant value of 0 in block <two_digits_decimal_add_sub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <key_scan/pause_delay_2> (without init value) has a constant value of 0 in block <two_digits_decimal_add_sub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <key_scan/pause_delay_1> (without init value) has a constant value of 0 in block <two_digits_decimal_add_sub>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_0> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_0> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_1> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_1> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_2> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_2> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_3> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_3> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_4> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_4> 
INFO:Xst:2261 - The FF/Latch <clk_generate/count_20M_5> in Unit <two_digits_decimal_add_sub> is equivalent to the following FF/Latch, which will be removed : <clk_generate/count_200K_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block two_digits_decimal_add_sub, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : two_digits_decimal_add_sub.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 410
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 66
#      LUT2                        : 47
#      LUT3                        : 13
#      LUT4                        : 29
#      LUT5                        : 42
#      LUT6                        : 51
#      MUXCY                       : 77
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 135
#      FDC                         : 95
#      FDCE                        : 37
#      FDP                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 8
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             135  out of  18224     0%  
 Number of Slice LUTs:                  256  out of   9112     2%  
    Number used as Logic:               256  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    276
   Number with an unused Flip Flop:     141  out of    276    51%  
   Number with an unused LUT:            20  out of    276     7%  
   Number of fully used LUT-FF pairs:   115  out of    276    41%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------------+-------+
clk_generate/clk_1                 | NONE(de_pulse_add/pulse/in_trig_delay)| 9     |
divider/clk_out                    | BUFG                                  | 32    |
clk_generate/clk_100               | BUFG                                  | 33    |
clk                                | BUFGP                                 | 61    |
-----------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.956ns (Maximum Frequency: 252.784MHz)
   Minimum input arrival time before clock: 4.405ns
   Maximum output required time after clock: 10.692ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generate/clk_1'
  Clock period: 2.188ns (frequency: 457.038MHz)
  Total number of paths / destination ports: 19 / 6
-------------------------------------------------------------------------
Delay:               2.188ns (Levels of Logic = 1)
  Source:            fsm/state_FSM_FFd3 (FF)
  Destination:       fsm/state_FSM_FFd2 (FF)
  Source Clock:      clk_generate/clk_1 rising
  Destination Clock: clk_generate/clk_1 rising

  Data Path: fsm/state_FSM_FFd3 to fsm/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.436  fsm/state_FSM_FFd3 (fsm/state_FSM_FFd3)
     LUT6:I0->O            1   0.203   0.000  fsm/state_FSM_FFd2-In1 (fsm/state_FSM_FFd2-In)
     FDC:D                     0.102          fsm/state_FSM_FFd2
    ----------------------------------------
    Total                      2.188ns (0.752ns logic, 1.436ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_out'
  Clock period: 3.505ns (frequency: 285.278MHz)
  Total number of paths / destination ports: 350 / 56
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 4)
  Source:            right/tens_out_2 (FF)
  Destination:       right/value_out_7 (FF)
  Source Clock:      divider/clk_out rising
  Destination Clock: divider/clk_out rising

  Data Path: right/tens_out_2 to right/value_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   0.907  right/tens_out_2 (right/tens_out_2)
     LUT2:I0->O            1   0.203   0.000  right/Maddsub_n0037_Madd1_lut<3> (right/Maddsub_n0037_Madd1_lut<3>)
     XORCY:LI->O           2   0.136   0.617  right/Maddsub_n0037_Madd1_xor<3> (right/Maddsub_n0037_3)
     LUT6:I5->O            4   0.205   0.684  right/Maddsub_n0037_Madd_xor<7>121 (right/Maddsub_n0037_Madd_xor<7>12)
     LUT2:I1->O            1   0.205   0.000  right/Maddsub_n0037_Madd_xor<4>11 (right/tens_out[3]_GND_10_o_add_5_OUT<4>)
     FDCE:D                    0.102          right/value_out_4
    ----------------------------------------
    Total                      3.505ns (1.298ns logic, 2.207ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generate/clk_100'
  Clock period: 3.472ns (frequency: 288.039MHz)
  Total number of paths / destination ports: 54 / 25
-------------------------------------------------------------------------
Delay:               3.472ns (Levels of Logic = 2)
  Source:            key_scan/sel_1 (FF)
  Destination:       key_scan/key_3 (FF)
  Source Clock:      clk_generate/clk_100 rising
  Destination Clock: clk_generate/clk_100 rising

  Data Path: key_scan/sel_1 to key_scan/key_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.961  key_scan/sel_1 (key_scan/sel_1)
     LUT6:I4->O            3   0.203   0.651  key_scan/Mmux_pressed_next11 (key_scan/Mmux_pressed_next11)
     LUT2:I1->O            4   0.205   0.683  key_scan/_n0066_inv1 (key_scan/_n0066_inv)
     FDCE:CE                   0.322          key_scan/key_0
    ----------------------------------------
    Total                      3.472ns (1.177ns logic, 2.295ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.956ns (frequency: 252.784MHz)
  Total number of paths / destination ports: 1615 / 62
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            clk_generate/count_20M_17 (FF)
  Destination:       clk_generate/count_20M_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_generate/count_20M_17 to clk_generate/count_20M_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_generate/count_20M_17 (clk_generate/count_20M_17)
     LUT6:I0->O            3   0.203   0.879  clk_generate/GND_3_o_GND_3_o_equal_1_o<24>4 (clk_generate/GND_3_o_GND_3_o_equal_1_o<24>3)
     LUT6:I3->O           13   0.205   0.933  clk_generate/GND_3_o_GND_3_o_equal_1_o<24>5 (clk_generate/GND_3_o_GND_3_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  clk_generate/Mcount_count_20M_eqn_241 (clk_generate/Mcount_count_20M_eqn_24)
     FDC:D                     0.102          clk_generate/count_20M_24
    ----------------------------------------
    Total                      3.956ns (1.162ns logic, 2.794ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generate/clk_1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       de_pulse_add/pulse/in_trig_delay (FF)
  Destination Clock: clk_generate/clk_1 rising

  Data Path: rst_n to de_pulse_add/pulse/in_trig_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            135   0.206   1.968  de_pulse_add/pulse/rst_n_inv1_INV_0 (answer/rst_n_inv)
     FDP:PRE                   0.430          de_pulse_add/pulse/out_pulse
    ----------------------------------------
    Total                      4.405ns (1.858ns logic, 2.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider/clk_out'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       right/value_out_7 (FF)
  Destination Clock: divider/clk_out rising

  Data Path: rst_n to right/value_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            135   0.206   1.968  de_pulse_add/pulse/rst_n_inv1_INV_0 (answer/rst_n_inv)
     FDCE:CLR                  0.430          right/unit_out_0
    ----------------------------------------
    Total                      4.405ns (1.858ns logic, 2.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generate/clk_100'
  Total number of paths / destination ports: 76 / 46
-------------------------------------------------------------------------
Offset:              4.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       key_scan/sel_1 (FF)
  Destination Clock: clk_generate/clk_100 rising

  Data Path: rst_n to key_scan/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            135   0.206   1.968  de_pulse_add/pulse/rst_n_inv1_INV_0 (answer/rst_n_inv)
     FDC:CLR                   0.430          answer/pos_neg
    ----------------------------------------
    Total                      4.405ns (1.858ns logic, 2.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              4.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       divider/clk_ctl_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to divider/clk_ctl_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            135   0.206   1.968  de_pulse_add/pulse/rst_n_inv1_INV_0 (answer/rst_n_inv)
     FDCE:CLR                  0.430          clk_generate/clk_100
    ----------------------------------------
    Total                      4.405ns (1.858ns logic, 2.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 243 / 12
-------------------------------------------------------------------------
Offset:              8.668ns (Levels of Logic = 5)
  Source:            divider/clk_ctl_0 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk rising

  Data Path: divider/clk_ctl_0 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  divider/clk_ctl_0 (divider/clk_ctl_0)
     LUT5:I0->O            4   0.203   1.048  scan_control/Mmux_bcd_out161 (scan_control/Mmux_bcd_out16)
     LUT6:I0->O            1   0.203   0.924  scan_control/Mmux_bcd_out21 (scan_control/Mmux_bcd_out2)
     LUT5:I0->O            8   0.203   1.050  scan_control/Mmux_bcd_out29 (bcd_out<1>)
     LUT4:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      8.668ns (3.830ns logic, 4.838ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_generate/clk_1'
  Total number of paths / destination ports: 649 / 9
-------------------------------------------------------------------------
Offset:              9.486ns (Levels of Logic = 6)
  Source:            fsm/state_FSM_FFd3 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk_generate/clk_1 rising

  Data Path: fsm/state_FSM_FFd3 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.300  fsm/state_FSM_FFd3 (fsm/state_FSM_FFd3)
     LUT3:I0->O            7   0.205   1.118  scan_control/Mmux_bcd_out151 (scan_control/Mmux_bcd_out15)
     LUT5:I0->O            1   0.203   0.684  scan_control/Mmux_bcd_out26 (scan_control/Mmux_bcd_out25)
     LUT6:I4->O            1   0.203   0.684  scan_control/Mmux_bcd_out28 (scan_control/Mmux_bcd_out27)
     LUT5:I3->O            8   0.203   1.050  scan_control/Mmux_bcd_out29 (bcd_out<1>)
     LUT4:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      9.486ns (4.035ns logic, 5.451ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_generate/clk_100'
  Total number of paths / destination ports: 3546 / 13
-------------------------------------------------------------------------
Offset:              10.692ns (Levels of Logic = 7)
  Source:            answer/answer_out_5 (FF)
  Destination:       display<8> (PAD)
  Source Clock:      clk_generate/clk_100 rising

  Data Path: answer/answer_out_5 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.253  answer/answer_out_5 (answer/answer_out_5)
     LUT6:I1->O            4   0.203   0.931  converter/m4/Mram_out111 (converter/c4<1>)
     LUT4:I0->O            2   0.203   0.961  converter/tens_tmp[3]_GND_13_o_equal_16_o<3>11 (converter/tens_tmp[3]_GND_13_o_equal_16_o<3>1)
     LUT6:I1->O            5   0.203   0.962  converter/tens_tmp[3]_GND_13_o_equal_16_o<3>1 (converter/tens_tmp[3]_GND_13_o_equal_16_o)
     LUT6:I2->O            1   0.203   0.684  scan_control/Mmux_bcd_out28 (scan_control/Mmux_bcd_out27)
     LUT5:I3->O            8   0.203   1.050  scan_control/Mmux_bcd_out29 (bcd_out<1>)
     LUT4:I0->O            2   0.203   0.616  display<8>1 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                     10.692ns (4.236ns logic, 6.456ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider/clk_out'
  Total number of paths / destination ports: 350 / 9
-------------------------------------------------------------------------
Offset:              8.482ns (Levels of Logic = 6)
  Source:            right/tens_out_1 (FF)
  Destination:       display<10> (PAD)
  Source Clock:      divider/clk_out rising

  Data Path: right/tens_out_1 to display<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.104  right/tens_out_1 (right/tens_out_1)
     LUT6:I2->O            1   0.203   0.580  scan_control/Mmux_bcd_out14_SW0 (N13)
     LUT6:I5->O            1   0.205   0.580  scan_control/Mmux_bcd_out14 (scan_control/Mmux_bcd_out17)
     LUT6:I5->O            1   0.205   0.580  scan_control/Mmux_bcd_out16 (scan_control/Mmux_bcd_out19)
     LUT6:I5->O            7   0.205   1.021  scan_control/Mmux_bcd_out112 (bcd_out<0>)
     LUT4:I0->O            1   0.203   0.579  decoder/Mram_ssd_out101 (display_10_OBUF)
     OBUF:I->O                 2.571          display_10_OBUF (display<10>)
    ----------------------------------------
    Total                      8.482ns (4.039ns logic, 4.443ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_generate/clk_1
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |    2.188|         |         |         |
clk_generate/clk_100|    1.371|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_generate/clk_100
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |    4.066|         |         |         |
clk_generate/clk_100|    3.472|         |         |         |
divider/clk_out     |    7.175|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_out
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_generate/clk_1  |    4.374|         |         |         |
clk_generate/clk_100|    2.821|         |         |         |
divider/clk_out     |    3.505|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 33.53 secs
 
--> 

Total memory usage is 291376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   12 (   0 filtered)

