\hypertarget{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim__ex_8h_source}{}\doxysection{stm32l4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}
\label{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim__ex_8h_source}\index{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_tim\_ex.h@{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_tim\_ex.h}}
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32L4xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32L4xx\_HAL\_TIM\_EX\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{38 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{48 \{}
\DoxyCodeLine{49   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};         }
\DoxyCodeLine{52   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};        }
\DoxyCodeLine{55   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};           }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5d74bf14283eb95439d6d37952274f07}{Commutation\_Delay}};   }
\DoxyCodeLine{60 \} \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}};}
\DoxyCodeLine{61 }
\DoxyCodeLine{65 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{66 \{}
\DoxyCodeLine{67   uint32\_t \mbox{\hyperlink{struct_t_i_m_ex___break_input_config_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}};         }
\DoxyCodeLine{69   uint32\_t \mbox{\hyperlink{struct_t_i_m_ex___break_input_config_type_def_affeaaeb5fc4bbc782c09b47bef36490f}{Enable}};         }
\DoxyCodeLine{71   uint32\_t \mbox{\hyperlink{struct_t_i_m_ex___break_input_config_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}};       }
\DoxyCodeLine{74 \} \mbox{\hyperlink{struct_t_i_m_ex___break_input_config_type_def}{TIMEx\_BreakInputConfigTypeDef}};}
\DoxyCodeLine{75 }
\DoxyCodeLine{79 \textcolor{comment}{/* End of exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{80 }
\DoxyCodeLine{81 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC1\_NONE      0x00000000U                                           }\textcolor{comment}{/* !< TIM1\_ETR is not connected to any AWD (analog watchdog)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC1\_AWD1      TIM1\_OR1\_ETR\_ADC1\_RMP\_0                               }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC1\_AWD2      TIM1\_OR1\_ETR\_ADC1\_RMP\_1                               }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC1\_AWD3      (TIM1\_OR1\_ETR\_ADC1\_RMP\_1 | TIM1\_OR1\_ETR\_ADC1\_RMP\_0)   }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC1 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#if defined (ADC3)}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC3\_NONE      0x00000000U                                           }\textcolor{comment}{/* !< TIM1\_ETR is not connected to any AWD (analog watchdog)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC3\_AWD1      TIM1\_OR1\_ETR\_ADC3\_RMP\_0                               }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC3\_AWD2      TIM1\_OR1\_ETR\_ADC3\_RMP\_1                               }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_ADC3\_AWD3      (TIM1\_OR1\_ETR\_ADC3\_RMP\_1 | TIM1\_OR1\_ETR\_ADC3\_RMP\_0)   }\textcolor{comment}{/* !< TIM1\_ETR is connected to ADC3 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define TIM\_TIM1\_TI1\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM1 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define TIM\_TIM1\_TI1\_COMP1          TIM1\_OR1\_TI1\_RMP                                      }\textcolor{comment}{/* !< TIM1 TI1 is connected to COMP1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM1\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_COMP1          TIM1\_OR2\_ETRSEL\_0                                     }\textcolor{comment}{/* !< TIM1\_ETR is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#if defined(COMP2)}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_COMP2          TIM1\_OR2\_ETRSEL\_1                                     }\textcolor{comment}{/* !< TIM1\_ETR is connected to COMP2 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{106 }
\DoxyCodeLine{107 \textcolor{preprocessor}{\#if defined (USB\_OTG\_FS)}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_TIM8\_TRGO     0x00000000U                                           }\textcolor{comment}{/* !< TIM2\_ITR1 is connected to TIM8\_TRGO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_OTG\_FS\_SOF    TIM2\_OR1\_ITR1\_RMP                                     }\textcolor{comment}{/* !< TIM2\_ITR1 is connected to OTG\_FS SOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#if defined(STM32L471xx)}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_TIM8\_TRGO     0x00000000U                                           }\textcolor{comment}{/* !< TIM2\_ITR1 is connected to TIM8\_TRGO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_NONE          TIM2\_OR1\_ITR1\_RMP                                     }\textcolor{comment}{/* !< No internal trigger on TIM2\_ITR1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_NONE          0x00000000U                                           }\textcolor{comment}{/* !< No internal trigger on TIM2\_ITR1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define TIM\_TIM2\_ITR1\_USB\_SOF       TIM2\_OR1\_ITR1\_RMP                                     }\textcolor{comment}{/* !< TIM2\_ITR1 is connected to USB SOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM2\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_LSE            TIM2\_OR1\_ETR1\_RMP                                     }\textcolor{comment}{/* !< TIM2\_ETR is connected to LSE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_COMP1          TIM2\_OR2\_ETRSEL\_0                                     }\textcolor{comment}{/* !< TIM2\_ETR is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#if defined(COMP2)}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_COMP2          TIM2\_OR2\_ETRSEL\_1                                     }\textcolor{comment}{/* !< TIM2\_ETR is connected to COMP2 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM2 TI4 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP1          TIM2\_OR1\_TI4\_RMP\_0                                    }\textcolor{comment}{/* !< TIM2 TI4 is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#if defined(COMP2)}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP2          TIM2\_OR1\_TI4\_RMP\_1                                    }\textcolor{comment}{/* !< TIM2 TI4 is connected to COMP2 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP1\_COMP2    (TIM2\_OR1\_TI4\_RMP\_1| TIM2\_OR1\_TI4\_RMP\_0)              }\textcolor{comment}{/* !< TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{131 }
\DoxyCodeLine{132 \textcolor{preprocessor}{\#if defined (TIM3)}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM3 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP1          TIM3\_OR1\_TI1\_RMP\_0                                    }\textcolor{comment}{/* !< TIM3 TI1 is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP2          TIM3\_OR1\_TI1\_RMP\_1                                    }\textcolor{comment}{/* !< TIM3 TI1 is connected to COMP2 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP1\_COMP2    (TIM3\_OR1\_TI1\_RMP\_1 | TIM3\_OR1\_TI1\_RMP\_0)             }\textcolor{comment}{/* !< TIM3 TI1 is connected to logical OR between COMP1 and COMP2 output2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define TIM\_TIM3\_ETR\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM3\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define TIM\_TIM3\_ETR\_COMP1          TIM3\_OR2\_ETRSEL\_0                                     }\textcolor{comment}{/* !< TIM3\_ETR is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{140 }
\DoxyCodeLine{141 \textcolor{preprocessor}{\#if defined (TIM8)}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#if defined(ADC2) \&\& defined(ADC3)}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC2\_NONE      0x00000000U                                           }\textcolor{comment}{/* !< TIM8\_ETR is not connected to any AWD (analog watchdog)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC2\_AWD1      TIM8\_OR1\_ETR\_ADC2\_RMP\_0                               }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC2\_AWD2      TIM8\_OR1\_ETR\_ADC2\_RMP\_1                               }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC2\_AWD3      (TIM8\_OR1\_ETR\_ADC2\_RMP\_1 | TIM8\_OR1\_ETR\_ADC2\_RMP\_0)   }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC2 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC3\_NONE      0x00000000U                                           }\textcolor{comment}{/* !< TIM8\_ETR is not connected to any AWD (analog watchdog)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC3\_AWD1      TIM8\_OR1\_ETR\_ADC3\_RMP\_0                               }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC3\_AWD2      TIM8\_OR1\_ETR\_ADC3\_RMP\_1                               }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_ADC3\_AWD3      (TIM8\_OR1\_ETR\_ADC3\_RMP\_1 | TIM8\_OR1\_ETR\_ADC3\_RMP\_0)   }\textcolor{comment}{/* !< TIM8\_ETR is connected to ADC3 AWD3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC2 \&\& ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{152 }
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define TIM\_TIM8\_TI1\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM8 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define TIM\_TIM8\_TI1\_COMP2          TIM8\_OR1\_TI1\_RMP                                      }\textcolor{comment}{/* !< TIM8 TI1 is connected to COMP1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_GPIO           0x00000000U                                           }\textcolor{comment}{/* !< TIM8\_ETR is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_COMP1          TIM8\_OR2\_ETRSEL\_0                                     }\textcolor{comment}{/* !< TIM8\_ETR is connected to COMP1 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_COMP2          TIM8\_OR2\_ETRSEL\_1                                     }\textcolor{comment}{/* !< TIM8\_ETR is connected to COMP2 output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{159 }
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define TIM\_TIM15\_TI1\_GPIO          0x00000000U                                           }\textcolor{comment}{/* !< TIM15 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define TIM\_TIM15\_TI1\_LSE           TIM15\_OR1\_TI1\_RMP                                     }\textcolor{comment}{/* !< TIM15 TI1 is connected to LSE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define TIM\_TIM15\_ENCODERMODE\_NONE  0x00000000U                                           }\textcolor{comment}{/* !< No redirection */}\textcolor{preprocessor}{}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define TIM\_TIM15\_ENCODERMODE\_TIM2  TIM15\_OR1\_ENCODER\_MODE\_0                              }\textcolor{comment}{/* !< TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */}\textcolor{preprocessor}{}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#if defined (TIM3)}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define TIM\_TIM15\_ENCODERMODE\_TIM3  TIM15\_OR1\_ENCODER\_MODE\_1                              }\textcolor{comment}{/* !< TIM3 IC1 and TIM3 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */}\textcolor{preprocessor}{}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#if defined (TIM4)}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define TIM\_TIM15\_ENCODERMODE\_TIM4  (TIM15\_OR1\_ENCODER\_MODE\_1 | TIM15\_OR1\_ENCODER\_MODE\_0) }\textcolor{comment}{/* !< TIM4 IC1 and TIM4 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively */}\textcolor{preprocessor}{}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{170 }
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_GPIO          0x00000000U                                           }\textcolor{comment}{/* !< TIM16 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_LSI           TIM16\_OR1\_TI1\_RMP\_0                                   }\textcolor{comment}{/* !< TIM16 TI1 is connected to LSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_LSE           TIM16\_OR1\_TI1\_RMP\_1                                   }\textcolor{comment}{/* !< TIM16 TI1 is connected to LSE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_RTC           (TIM16\_OR1\_TI1\_RMP\_1 | TIM16\_OR1\_TI1\_RMP\_0)           }\textcolor{comment}{/* !< TIM16 TI1 is connected to RTC wakeup interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#if defined (TIM16\_OR1\_TI1\_RMP\_2)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_MSI           TIM16\_OR1\_TI1\_RMP\_2                                   }\textcolor{comment}{/* !< TIM16 TI1 is connected to MSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_HSE\_32        (TIM16\_OR1\_TI1\_RMP\_2 | TIM16\_OR1\_TI1\_RMP\_0)           }\textcolor{comment}{/* !< TIM16 TI1 is connected to HSE div 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define TIM\_TIM16\_TI1\_MCO           (TIM16\_OR1\_TI1\_RMP\_2 | TIM16\_OR1\_TI1\_RMP\_1)           }\textcolor{comment}{/* !< TIM16 TI1 is connected to MCO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM16\_OR1\_TI1\_RMP\_2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{180 }
\DoxyCodeLine{181 \textcolor{preprocessor}{\#if defined (TIM17)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define TIM\_TIM17\_TI1\_GPIO          0x00000000U                                           }\textcolor{comment}{/* !< TIM17 TI1 is connected to GPIO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define TIM\_TIM17\_TI1\_MSI           TIM17\_OR1\_TI1\_RMP\_0                                   }\textcolor{comment}{/* !< TIM17 TI1 is connected to MSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define TIM\_TIM17\_TI1\_HSE\_32        TIM17\_OR1\_TI1\_RMP\_1                                   }\textcolor{comment}{/* !< TIM17 TI1 is connected to HSE div 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define TIM\_TIM17\_TI1\_MCO           (TIM17\_OR1\_TI1\_RMP\_1 | TIM17\_OR1\_TI1\_RMP\_0)           }\textcolor{comment}{/* !< TIM17 TI1 is connected to MCO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define TIM\_BREAKINPUT\_BRK     0x00000001U                                      }}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define TIM\_BREAKINPUT\_BRK2    0x00000002U                                      }}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_BKIN     0x00000001U                               }\textcolor{comment}{/* !< An external source (GPIO) is connected to the BKIN pin  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_COMP1    0x00000002U                               }\textcolor{comment}{/* !< The COMP1 output is connected to the break input */}\textcolor{preprocessor}{}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_COMP2    0x00000004U                               }\textcolor{comment}{/* !< The COMP2 output is connected to the break input */}\textcolor{preprocessor}{}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#if defined (DFSDM1\_Channel0)}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_DFSDM1   0x00000008U                               }\textcolor{comment}{/* !< The analog watchdog output of the DFSDM1 peripheral is connected to the break input */}\textcolor{preprocessor}{}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_DISABLE     0x00000000U                            }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_ENABLE      0x00000001U                            }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_POLARITY\_LOW     0x00000001U                       }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_POLARITY\_HIGH    0x00000000U                       }}
\DoxyCodeLine{234 \textcolor{comment}{/* End of exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{235 }
\DoxyCodeLine{236 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{244 \textcolor{comment}{/* End of exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{245 }
\DoxyCodeLine{246 \textcolor{comment}{/* Private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP(\_\_REMAP\_\_)    (((\_\_REMAP\_\_) <= (uint32\_t)0x0001C01F))}}
\DoxyCodeLine{251 }
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKINPUT(\_\_BREAKINPUT\_\_)  (((\_\_BREAKINPUT\_\_) == TIM\_BREAKINPUT\_BRK)  || \(\backslash\)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{                                            ((\_\_BREAKINPUT\_\_) == TIM\_BREAKINPUT\_BRK2))}}
\DoxyCodeLine{254 }
\DoxyCodeLine{255 \textcolor{preprocessor}{\#if defined (DFSDM1\_Channel0)}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKINPUTSOURCE(\_\_SOURCE\_\_)  (((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_BKIN)  || \(\backslash\)}}
\DoxyCodeLine{257 \textcolor{preprocessor}{                                              ((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_COMP1) || \(\backslash\)}}
\DoxyCodeLine{258 \textcolor{preprocessor}{                                              ((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_COMP2) || \(\backslash\)}}
\DoxyCodeLine{259 \textcolor{preprocessor}{                                              ((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_DFSDM1))}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKINPUTSOURCE(\_\_SOURCE\_\_)  (((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_BKIN)  || \(\backslash\)}}
\DoxyCodeLine{262 \textcolor{preprocessor}{                                              ((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_COMP1) || \(\backslash\)}}
\DoxyCodeLine{263 \textcolor{preprocessor}{                                              ((\_\_SOURCE\_\_) == TIM\_BREAKINPUTSOURCE\_COMP2))}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{265 }
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKINPUTSOURCE\_STATE(\_\_STATE\_\_)  (((\_\_STATE\_\_) == TIM\_BREAKINPUTSOURCE\_DISABLE)  || \(\backslash\)}}
\DoxyCodeLine{267 \textcolor{preprocessor}{                                                   ((\_\_STATE\_\_) == TIM\_BREAKINPUTSOURCE\_ENABLE))}}
\DoxyCodeLine{268 }
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKINPUTSOURCE\_POLARITY(\_\_POLARITY\_\_)  (((\_\_POLARITY\_\_) == TIM\_BREAKINPUTSOURCE\_POLARITY\_LOW)  || \(\backslash\)}}
\DoxyCodeLine{270 \textcolor{preprocessor}{                                                         ((\_\_POLARITY\_\_) == TIM\_BREAKINPUTSOURCE\_POLARITY\_HIGH))}}
\DoxyCodeLine{271 }
\DoxyCodeLine{275 \textcolor{comment}{/* End of private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{276 }
\DoxyCodeLine{277 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{286 \textcolor{comment}{/*  Timer Hall Sensor functions  **********************************************/}}
\DoxyCodeLine{287 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga70b3896d3c42d92d211c00566c623f71}{HAL\_TIMEx\_HallSensor\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}} *sConfig);}
\DoxyCodeLine{288 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga61f3c18eb8fe53b65b55ec855072631d}{HAL\_TIMEx\_HallSensor\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{289 }
\DoxyCodeLine{290 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{291 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{292 }
\DoxyCodeLine{293 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{294 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9f4bfa2a4b890a2219ca927bbbb455fc}{HAL\_TIMEx\_HallSensor\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{295 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga714c2a7a51f4ab61b04df84ab182eb86}{HAL\_TIMEx\_HallSensor\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{296 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{297 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gaf3e7068c5bc6fc74e016cc8e990cbb02}{HAL\_TIMEx\_HallSensor\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{298 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac6ab7ab0cada425a8d4deb637bd2ad71}{HAL\_TIMEx\_HallSensor\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{299 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{300 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga3d0d063498f6888d61411d56380f5211}{HAL\_TIMEx\_HallSensor\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{301 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gab361d1aa6e0eb244886b93908beded6f}{HAL\_TIMEx\_HallSensor\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{310 \textcolor{comment}{/*  Timer Complementary Output Compare functions  *****************************/}}
\DoxyCodeLine{311 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{312 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga56d25f544564ef28a66dca7ec150de00}{HAL\_TIMEx\_OCN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{313 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga576cb1c3e40fc49555f232773cb2cdbc}{HAL\_TIMEx\_OCN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{314 }
\DoxyCodeLine{315 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{316 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga2f4d7c285095d5293b81d2e11cd991af}{HAL\_TIMEx\_OCN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{317 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gabe91877781dbd7fb9fdd63262e6ea10f}{HAL\_TIMEx\_OCN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{318 }
\DoxyCodeLine{319 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{320 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga4d82bbece7e69bff83c478bbcf003e1d}{HAL\_TIMEx\_OCN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, \textcolor{keyword}{const} uint32\_t *pData,}
\DoxyCodeLine{321                                           uint16\_t Length);}
\DoxyCodeLine{322 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga09216649456d28828492740232b275fd}{HAL\_TIMEx\_OCN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{331 \textcolor{comment}{/*  Timer Complementary PWM functions  ****************************************/}}
\DoxyCodeLine{332 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{333 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga4f2b0bb4b66a5acd76eac4e8d32cc498}{HAL\_TIMEx\_PWMN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{334 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga0f2e27f3fb6d8f42d998e2071e5f0482}{HAL\_TIMEx\_PWMN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{335 }
\DoxyCodeLine{336 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{337 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga82f0b53f6b10e6aafc6835178662c488}{HAL\_TIMEx\_PWMN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{338 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga13848e20df29fa552ef4f5b69fef20a6}{HAL\_TIMEx\_PWMN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{339 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{340 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga40c945a8c706dbfc1da753fbcb821c4b}{HAL\_TIMEx\_PWMN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, \textcolor{keyword}{const} uint32\_t *pData,}
\DoxyCodeLine{341                                            uint16\_t Length);}
\DoxyCodeLine{342 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga10afdfdc5eed2e0288ccb969f48bc0e4}{HAL\_TIMEx\_PWMN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{351 \textcolor{comment}{/*  Timer Complementary One Pulse functions  **********************************/}}
\DoxyCodeLine{352 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{353 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga41e254708b0215a68acb6e0836d4f8ca}{HAL\_TIMEx\_OnePulseN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{354 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_gaf42ab805f75ecece735d600e54cabf83}{HAL\_TIMEx\_OnePulseN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{355 }
\DoxyCodeLine{356 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{357 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga297a97004076cee5734510a0dece7665}{HAL\_TIMEx\_OnePulseN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{358 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga5b6f320c18f453054a5409db6b98254e}{HAL\_TIMEx\_OnePulseN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{367 \textcolor{comment}{/* Extended Control functions  ************************************************/}}
\DoxyCodeLine{368 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gab5802aa4b8b5a79b93b209b0277622ac}{HAL\_TIMEx\_ConfigCommutEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{369                                               uint32\_t  CommutationSource);}
\DoxyCodeLine{370 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gad9f5f717a203adafb70e66451b4f0472}{HAL\_TIMEx\_ConfigCommutEvent\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{371                                                  uint32\_t  CommutationSource);}
\DoxyCodeLine{372 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga6ab2af489cfc5783e4ddd76a35edde31}{HAL\_TIMEx\_ConfigCommutEvent\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{373                                                   uint32\_t  CommutationSource);}
\DoxyCodeLine{374 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga772129e4fa76d4af34b9b6913698d3c8}{HAL\_TIMEx\_MasterConfigSynchronization}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{375                                                         \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}} *sMasterConfig);}
\DoxyCodeLine{376 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga5ebf7ce00c211c085633ed1fb964d054}{HAL\_TIMEx\_ConfigBreakDeadTime}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{377                                                 \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}} *sBreakDeadTimeConfig);}
\DoxyCodeLine{378 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gac256ab9cf21b344ff49044dcff0e64fc}{HAL\_TIMEx\_ConfigBreakInput}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BreakInput,}
\DoxyCodeLine{379                                              \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m_ex___break_input_config_type_def}{TIMEx\_BreakInputConfigTypeDef}} *sBreakInputConfig);}
\DoxyCodeLine{380 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga8aef10325df17a0d17a3a0a7ebfae383}{HAL\_TIMEx\_GroupChannel5}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channels);}
\DoxyCodeLine{381 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga683118282daf3aa2e319eb8eea93af31}{HAL\_TIMEx\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Remap);}
\DoxyCodeLine{390 \textcolor{comment}{/* Extended Callback **********************************************************/}}
\DoxyCodeLine{391 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{392 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{393 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{394 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{403 \textcolor{comment}{/* Extended Peripheral State functions  ***************************************/}}
\DoxyCodeLine{404 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_gaa27ea2ed2e334e5fe94b7b9be5af857e}{HAL\_TIMEx\_HallSensor\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{405 \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga974d8474ef6c31a41b46f46d31202888}{HAL\_TIMEx\_GetChannelNState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  uint32\_t ChannelN);}
\DoxyCodeLine{413 \textcolor{comment}{/* End of exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{414 }
\DoxyCodeLine{415 \textcolor{comment}{/* Private functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{419 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{420 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{424 \textcolor{comment}{/* End of private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{425 }
\DoxyCodeLine{434 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{435 \}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{437 }
\DoxyCodeLine{438 }
\DoxyCodeLine{439 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_HAL\_TIM\_EX\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
