###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       305675   # Number of WRITE/WRITEP commands
num_reads_done                 =      1547875   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1284008   # Number of read row buffer hits
num_read_cmds                  =      1547863   # Number of READ/READP commands
num_writes_done                =       305685   # Number of read requests issued
num_write_row_hits             =       225569   # Number of write row buffer hits
num_act_cmds                   =       348194   # Number of ACT commands
num_pre_cmds                   =       348169   # Number of PRE commands
num_ondemand_pres              =       321797   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9571412   # Cyles of rank active rank.0
rank_active_cycles.1           =      9415435   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       428588   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       584565   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1789181   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27102   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4237   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3173   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2782   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2727   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1382   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          960   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1031   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          754   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20278   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           36   # Write cmd latency (cycles)
write_latency[20-39]           =          193   # Write cmd latency (cycles)
write_latency[40-59]           =          235   # Write cmd latency (cycles)
write_latency[60-79]           =          358   # Write cmd latency (cycles)
write_latency[80-99]           =          541   # Write cmd latency (cycles)
write_latency[100-119]         =          795   # Write cmd latency (cycles)
write_latency[120-139]         =          974   # Write cmd latency (cycles)
write_latency[140-159]         =         1318   # Write cmd latency (cycles)
write_latency[160-179]         =         1617   # Write cmd latency (cycles)
write_latency[180-199]         =         2003   # Write cmd latency (cycles)
write_latency[200-]            =       297605   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       295503   # Read request latency (cycles)
read_latency[40-59]            =       130577   # Read request latency (cycles)
read_latency[60-79]            =       120426   # Read request latency (cycles)
read_latency[80-99]            =        82711   # Read request latency (cycles)
read_latency[100-119]          =        69577   # Read request latency (cycles)
read_latency[120-139]          =        61220   # Read request latency (cycles)
read_latency[140-159]          =        51761   # Read request latency (cycles)
read_latency[160-179]          =        46214   # Read request latency (cycles)
read_latency[180-199]          =        41643   # Read request latency (cycles)
read_latency[200-]             =       648228   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.52593e+09   # Write energy
read_energy                    =  6.24098e+09   # Read energy
act_energy                     =  9.52659e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.05722e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.80591e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97256e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87523e+09   # Active standby energy rank.1
average_read_latency           =       300.56   # Average read request latency (cycles)
average_interarrival           =      5.39489   # Average request interarrival latency (cycles)
total_energy                   =  2.17583e+10   # Total energy (pJ)
average_power                  =      2175.83   # Average power (mW)
average_bandwidth              =       15.817   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       290600   # Number of WRITE/WRITEP commands
num_reads_done                 =      1531991   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1228765   # Number of read row buffer hits
num_read_cmds                  =      1531983   # Number of READ/READP commands
num_writes_done                =       290602   # Number of read requests issued
num_write_row_hits             =       213596   # Number of write row buffer hits
num_act_cmds                   =       384107   # Number of ACT commands
num_pre_cmds                   =       384083   # Number of PRE commands
num_ondemand_pres              =       358324   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9513250   # Cyles of rank active rank.0
rank_active_cycles.1           =      9495666   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       486750   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       504334   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1755612   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29746   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4208   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3146   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2817   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2756   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1322   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          994   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          942   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          815   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20243   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          179   # Write cmd latency (cycles)
write_latency[40-59]           =          208   # Write cmd latency (cycles)
write_latency[60-79]           =          331   # Write cmd latency (cycles)
write_latency[80-99]           =          503   # Write cmd latency (cycles)
write_latency[100-119]         =          660   # Write cmd latency (cycles)
write_latency[120-139]         =          932   # Write cmd latency (cycles)
write_latency[140-159]         =         1225   # Write cmd latency (cycles)
write_latency[160-179]         =         1658   # Write cmd latency (cycles)
write_latency[180-199]         =         2156   # Write cmd latency (cycles)
write_latency[200-]            =       282730   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       295571   # Read request latency (cycles)
read_latency[40-59]            =       132478   # Read request latency (cycles)
read_latency[60-79]            =       132651   # Read request latency (cycles)
read_latency[80-99]            =        90595   # Read request latency (cycles)
read_latency[100-119]          =        75987   # Read request latency (cycles)
read_latency[120-139]          =        66472   # Read request latency (cycles)
read_latency[140-159]          =        56038   # Read request latency (cycles)
read_latency[160-179]          =        49191   # Read request latency (cycles)
read_latency[180-199]          =        43726   # Read request latency (cycles)
read_latency[200-]             =       589273   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.45068e+09   # Write energy
read_energy                    =  6.17696e+09   # Read energy
act_energy                     =  1.05092e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3364e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.4208e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93627e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9253e+09   # Active standby energy rank.1
average_read_latency           =      265.684   # Average read request latency (cycles)
average_interarrival           =      5.48666   # Average request interarrival latency (cycles)
total_energy                   =  2.17205e+10   # Total energy (pJ)
average_power                  =      2172.05   # Average power (mW)
average_bandwidth              =      15.5528   # Average bandwidth
