FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 4009.4.0 d5f7ffdfd010 */
/* bench 4009.4.1 20c9424da16b */
/* bench 4009.4.2 cecdee53b0dc */
/* bench 4009.4.3 244b1afdc1be */
/* bench 4009.4.4 9fc3891b9a63 */
/* bench 4009.4.5 85c87bf77825 */
/* bench 4009.4.6 e9a8e313f9c1 */
/* bench 4009.4.7 4cef3407d956 */
/* bench 4009.4.8 701ed3dc19d3 */
/* bench 4009.4.9 f0b042f66c5b */
/* bench 4009.4.10 85ad8013cbf2 */
/* bench 4009.4.11 f5728c77a224 */
/* bench 4009.4.12 05f3b13ff947 */
/* bench 4009.4.13 2fd7239bd01d */
/* bench 4009.4.14 bf7677a99ca4 */
/* bench 4009.4.15 398a045dcfcd */

#ifndef __LINUX_IMX7_IOMUXC_GPR_H
#define __LINUX_IMX7_IOMUXC_GPR_H

#define IOMUXC_GPR0	0x00
#define IOMUXC_GPR1	0x04
#define IOMUXC_GPR2	0x08
#define IOMUXC_GPR3	0x0c
/* bench 5296.6.0 96788d66dc02 */
/* bench 5296.6.1 5ee7aaf3926c */
/* bench 5296.6.2 e6ef23abf0b2 */
/* bench 5296.6.3 d23d3db8263d */
/* bench 5296.6.4 dedb142f9298 */
/* bench 5296.6.5 f434e44deae4 */
/* bench 5296.6.6 5fe4eaedadc6 */
#define IOMUXC_GPR4	0x10
#define IOMUXC_GPR5	0x14
#define IOMUXC_GPR6	0x18
#define IOMUXC_GPR7	0x1c
#define IOMUXC_GPR8	0x20
#define IOMUXC_GPR9	0x24
#define IOMUXC_GPR10	0x28
/* bench 11314.2.0 8747401f17bd */
/* bench 11314.2.1 61b538d80321 */
/* bench 11314.2.2 0e0695c0b35e */
/* bench 11314.2.3 f36161b7a07c */
/* bench 11314.2.4 ff225b6a1479 */
/* bench 11314.2.5 fda777d003a8 */
/* bench 11314.2.6 e566761b151c */
/* bench 11314.2.7 30e9881432ea */
#define IOMUXC_GPR12	0x30
#define IOMUXC_GPR13	0x34
#define IOMUXC_GPR14	0x38
#define IOMUXC_GPR15	0x3c
#define IOMUXC_GPR16	0x40
#define IOMUXC_GPR17	0x44
#define IOMUXC_GPR18	0x48
#define IOMUXC_GPR19	0x4c
#define IOMUXC_GPR20	0x50
#define IOMUXC_GPR21	0x54
#define IOMUXC_GPR22	0x58

/* For imx7d iomux gpr register field define */
#define IMX7D_GPR1_IRQ_MASK			(0x1 << 12)
#define IMX7D_GPR1_ENET1_TX_CLK_SEL_MASK	(0x1 << 13)
#define IMX7D_GPR1_ENET2_TX_CLK_SEL_MASK	(0x1 << 14)
#define IMX7D_GPR1_ENET_TX_CLK_SEL_MASK		(0x3 << 13)
#define IMX7D_GPR1_ENET1_CLK_DIR_MASK		(0x1 << 17)
#define IMX7D_GPR1_ENET2_CLK_DIR_MASK		(0x1 << 18)
#define IMX7D_GPR1_ENET_CLK_DIR_MASK		(0x3 << 17)

#define IMX7D_GPR5_CSI_MUX_CONTROL_MIPI		(0x1 << 4)

#define IMX7D_GPR12_PCIE_PHY_REFCLK_SEL		BIT(5)

#define IMX7D_GPR22_PCIE_PHY_PLL_LOCKED		BIT(31)

#endif /* __LINUX_IMX7_IOMUXC_GPR_H */
