
Serwomotor_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000547c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0800565c  0800565c  0000665c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056dc  080056dc  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080056dc  080056dc  000066dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056e4  080056e4  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056e4  080056e4  000066e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056e8  080056e8  000066e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080056ec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  20000060  0800574c  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  0800574c  000073cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013a5e  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c9  00000000  00000000  0001aaee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  0001d3b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbd  00000000  00000000  0001e418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d80  00000000  00000000  0001f0d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013fbc  00000000  00000000  00045e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbe48  00000000  00000000  00059e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155c59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004978  00000000  00000000  00155c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0015a614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005644 	.word	0x08005644

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08005644 	.word	0x08005644

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <SetAngle>:

#include "SerwoSimple.h"
#include "tim.h"

void SetAngle(uint16_t Angle, uint8_t Mode)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	717b      	strb	r3, [r7, #5]

	if(Angle < AngleMin)
	{
		Angle = AngleMin;
	}
	else if(Angle > AngleMax)
 800060c:	88fb      	ldrh	r3, [r7, #6]
 800060e:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000612:	d902      	bls.n	800061a <SetAngle+0x1e>
	{
		Angle = AngleMax;
 8000614:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8000618:	80fb      	strh	r3, [r7, #6]
	}

	if(Mode)
 800061a:	797b      	ldrb	r3, [r7, #5]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00f      	beq.n	8000640 <SetAngle+0x44>
	{
		Tmp = (PWM_Min + ((Angle - AngleMin) * STEP) / 1000);
 8000620:	88fb      	ldrh	r3, [r7, #6]
 8000622:	f240 4257 	movw	r2, #1111	@ 0x457
 8000626:	fb02 f303 	mul.w	r3, r2, r3
 800062a:	4a12      	ldr	r2, [pc, #72]	@ (8000674 <SetAngle+0x78>)
 800062c:	fb82 1203 	smull	r1, r2, r2, r3
 8000630:	1192      	asrs	r2, r2, #6
 8000632:	17db      	asrs	r3, r3, #31
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	b29b      	uxth	r3, r3
 8000638:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 800063c:	81fb      	strh	r3, [r7, #14]
 800063e:	e00e      	b.n	800065e <SetAngle+0x62>
	}
	else
	{
		Tmp = (PWM_Min - ((Angle - AngleMin) * STEP) / 1000);
 8000640:	88fb      	ldrh	r3, [r7, #6]
 8000642:	f240 4257 	movw	r2, #1111	@ 0x457
 8000646:	fb02 f303 	mul.w	r3, r2, r3
 800064a:	4a0a      	ldr	r2, [pc, #40]	@ (8000674 <SetAngle+0x78>)
 800064c:	fb82 1203 	smull	r1, r2, r2, r3
 8000650:	1192      	asrs	r2, r2, #6
 8000652:	17db      	asrs	r3, r3, #31
 8000654:	1a9b      	subs	r3, r3, r2
 8000656:	b29b      	uxth	r3, r3
 8000658:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 800065c:	81fb      	strh	r3, [r7, #14]
	}

	__HAL_TIM_SET_COMPARE(&WhichTimer, TimerChannel,Tmp);
 800065e:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <SetAngle+0x7c>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	89fa      	ldrh	r2, [r7, #14]
 8000664:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000666:	bf00      	nop
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	10624dd3 	.word	0x10624dd3
 8000678:	20000154 	.word	0x20000154

0800067c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB4   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b37      	ldr	r3, [pc, #220]	@ (8000770 <MX_GPIO_Init+0xf4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a36      	ldr	r2, [pc, #216]	@ (8000770 <MX_GPIO_Init+0xf4>)
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b34      	ldr	r3, [pc, #208]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f003 0304 	and.w	r3, r3, #4
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006aa:	4b31      	ldr	r3, [pc, #196]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a30      	ldr	r2, [pc, #192]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006b0:	f043 0320 	orr.w	r3, r3, #32
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0320 	and.w	r3, r3, #32
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	4a2a      	ldr	r2, [pc, #168]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ce:	4b28      	ldr	r3, [pc, #160]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006da:	4b25      	ldr	r3, [pc, #148]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006e0:	f043 0302 	orr.w	r3, r3, #2
 80006e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e6:	4b22      	ldr	r3, [pc, #136]	@ (8000770 <MX_GPIO_Init+0xf4>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	f003 0302 	and.w	r3, r3, #2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2120      	movs	r1, #32
 80006f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fa:	f000 ff8b 	bl	8001614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000704:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	4817      	ldr	r0, [pc, #92]	@ (8000774 <MX_GPIO_Init+0xf8>)
 8000716:	f000 fdfb 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800071a:	2320      	movs	r3, #32
 800071c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	2301      	movs	r3, #1
 8000720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000726:	2300      	movs	r3, #0
 8000728:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 0314 	add.w	r3, r7, #20
 800072e:	4619      	mov	r1, r3
 8000730:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000734:	f000 fdec 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000738:	2310      	movs	r3, #16
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8000748:	2301      	movs	r3, #1
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074c:	f107 0314 	add.w	r3, r7, #20
 8000750:	4619      	mov	r1, r3
 8000752:	4809      	ldr	r0, [pc, #36]	@ (8000778 <MX_GPIO_Init+0xfc>)
 8000754:	f000 fddc 	bl	8001310 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	2100      	movs	r1, #0
 800075c:	2028      	movs	r0, #40	@ 0x28
 800075e:	f000 fda2 	bl	80012a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000762:	2028      	movs	r0, #40	@ 0x28
 8000764:	f000 fdb9 	bl	80012da <HAL_NVIC_EnableIRQ>

}
 8000768:	bf00      	nop
 800076a:	3728      	adds	r7, #40	@ 0x28
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40021000 	.word	0x40021000
 8000774:	48000800 	.word	0x48000800
 8000778:	48000400 	.word	0x48000400

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f000 fc45 	bl	800100e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f842 	bl	800080c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f7ff ff78 	bl	800067c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800078c:	f000 fb74 	bl	8000e78 <MX_LPUART1_UART_Init>
  MX_TIM15_Init();
 8000790:	f000 f9fa 	bl	8000b88 <MX_TIM15_Init>
  MX_TIM1_Init();
 8000794:	f000 f9a4 	bl	8000ae0 <MX_TIM1_Init>
  MX_TIM20_Init();
 8000798:	f000 fa9a 	bl	8000cd0 <MX_TIM20_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800079c:	f000 f881 	bl	80008a2 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80007a0:	2100      	movs	r1, #0
 80007a2:	4812      	ldr	r0, [pc, #72]	@ (80007ec <main+0x70>)
 80007a4:	f002 f8ee 	bl	8002984 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80007a8:	4811      	ldr	r0, [pc, #68]	@ (80007f0 <main+0x74>)
 80007aa:	f002 f811 	bl	80027d0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim20);
 80007ae:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <main+0x78>)
 80007b0:	f002 f80e 	bl	80027d0 <HAL_TIM_Base_Start_IT>
		SetAngle(i, 1);
		HAL_Delay(10);

	}
	*/
	  if(InterruptFlag == 1)
 80007b4:	4b10      	ldr	r3, [pc, #64]	@ (80007f8 <main+0x7c>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d1fa      	bne.n	80007b4 <main+0x38>
	  {
		  InterruptFlag = 0;
 80007be:	4b0e      	ldr	r3, [pc, #56]	@ (80007f8 <main+0x7c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	701a      	strb	r2, [r3, #0]
		  sprintf(Message, "Kat = %d\n\r", ServoValue);
 80007c4:	4b0d      	ldr	r3, [pc, #52]	@ (80007fc <main+0x80>)
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	b21b      	sxth	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	490c      	ldr	r1, [pc, #48]	@ (8000800 <main+0x84>)
 80007ce:	480d      	ldr	r0, [pc, #52]	@ (8000804 <main+0x88>)
 80007d0:	f004 fa98 	bl	8004d04 <siprintf>
		  HAL_UART_Transmit(&hlpuart1, (uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);
 80007d4:	480b      	ldr	r0, [pc, #44]	@ (8000804 <main+0x88>)
 80007d6:	f7ff fd23 	bl	8000220 <strlen>
 80007da:	4603      	mov	r3, r0
 80007dc:	b29a      	uxth	r2, r3
 80007de:	f04f 33ff 	mov.w	r3, #4294967295
 80007e2:	4908      	ldr	r1, [pc, #32]	@ (8000804 <main+0x88>)
 80007e4:	4808      	ldr	r0, [pc, #32]	@ (8000808 <main+0x8c>)
 80007e6:	f003 fbe1 	bl	8003fac <HAL_UART_Transmit>
	  if(InterruptFlag == 1)
 80007ea:	e7e3      	b.n	80007b4 <main+0x38>
 80007ec:	20000154 	.word	0x20000154
 80007f0:	20000108 	.word	0x20000108
 80007f4:	200001a0 	.word	0x200001a0
 80007f8:	20000100 	.word	0x20000100
 80007fc:	2000007c 	.word	0x2000007c
 8000800:	0800565c 	.word	0x0800565c
 8000804:	20000080 	.word	0x20000080
 8000808:	200001ec 	.word	0x200001ec

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b094      	sub	sp, #80	@ 0x50
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0318 	add.w	r3, r7, #24
 8000816:	2238      	movs	r2, #56	@ 0x38
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f004 fa94 	bl	8004d48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800082e:	2000      	movs	r0, #0
 8000830:	f000 ff46 	bl	80016c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000834:	2302      	movs	r3, #2
 8000836:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000838:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800083e:	2340      	movs	r3, #64	@ 0x40
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000842:	2302      	movs	r3, #2
 8000844:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000846:	2302      	movs	r3, #2
 8000848:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800084a:	2304      	movs	r3, #4
 800084c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800084e:	2355      	movs	r3, #85	@ 0x55
 8000850:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000852:	2302      	movs	r3, #2
 8000854:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000856:	2302      	movs	r3, #2
 8000858:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800085a:	2302      	movs	r3, #2
 800085c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085e:	f107 0318 	add.w	r3, r7, #24
 8000862:	4618      	mov	r0, r3
 8000864:	f000 ffe0 	bl	8001828 <HAL_RCC_OscConfig>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800086e:	f000 f879 	bl	8000964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000872:	230f      	movs	r3, #15
 8000874:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000876:	2303      	movs	r3, #3
 8000878:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2104      	movs	r1, #4
 800088a:	4618      	mov	r0, r3
 800088c:	f001 fade 	bl	8001e4c <HAL_RCC_ClockConfig>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000896:	f000 f865 	bl	8000964 <Error_Handler>
  }
}
 800089a:	bf00      	nop
 800089c:	3750      	adds	r7, #80	@ 0x50
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2100      	movs	r1, #0
 80008aa:	2019      	movs	r0, #25
 80008ac:	f000 fcfb 	bl	80012a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80008b0:	2019      	movs	r0, #25
 80008b2:	f000 fd12 	bl	80012da <HAL_NVIC_EnableIRQ>
  /* TIM20_UP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM20_UP_IRQn, 0, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2100      	movs	r1, #0
 80008ba:	204e      	movs	r0, #78	@ 0x4e
 80008bc:	f000 fcf3 	bl	80012a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 80008c0:	204e      	movs	r0, #78	@ 0x4e
 80008c2:	f000 fd0a 	bl	80012da <HAL_NVIC_EnableIRQ>
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM1)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000950 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d104      	bne.n	80008e8 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008de:	2120      	movs	r1, #32
 80008e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e4:	f000 feae 	bl	8001644 <HAL_GPIO_TogglePin>
			Dir = 1;
		}
		SetAngle(ServoValue, 1);
	}
	*/
	if(htim->Instance == TIM20)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a19      	ldr	r2, [pc, #100]	@ (8000954 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d12a      	bne.n	8000948 <HAL_TIM_PeriodElapsedCallback+0x7c>
	{
		if(Dir == 1)
 80008f2:	4b19      	ldr	r3, [pc, #100]	@ (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	b25b      	sxtb	r3, r3
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d10f      	bne.n	800091c <HAL_TIM_PeriodElapsedCallback+0x50>
		{
			Dir = 0;
 80008fc:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	701a      	strb	r2, [r3, #0]
	        ServoValue = 450;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000904:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8000908:	801a      	strh	r2, [r3, #0]
			SetAngle(ServoValue , 1);
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	b21b      	sxth	r3, r3
 8000910:	b29b      	uxth	r3, r3
 8000912:	2101      	movs	r1, #1
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff fe71 	bl	80005fc <SetAngle>
 800091a:	e012      	b.n	8000942 <HAL_TIM_PeriodElapsedCallback+0x76>
		}
		else if(Dir == 0)
 800091c:	4b0e      	ldr	r3, [pc, #56]	@ (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b25b      	sxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d10d      	bne.n	8000942 <HAL_TIM_PeriodElapsedCallback+0x76>
		{
			Dir = 1;
 8000926:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000928:	2201      	movs	r2, #1
 800092a:	701a      	strb	r2, [r3, #0]
	        ServoValue = 0;
 800092c:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800092e:	2200      	movs	r2, #0
 8000930:	801a      	strh	r2, [r3, #0]
			SetAngle(ServoValue, 1);
 8000932:	4b0a      	ldr	r3, [pc, #40]	@ (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	b21b      	sxth	r3, r3
 8000938:	b29b      	uxth	r3, r3
 800093a:	2101      	movs	r1, #1
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fe5d 	bl	80005fc <SetAngle>
		}
		InterruptFlag = 1;
 8000942:	4b07      	ldr	r3, [pc, #28]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000944:	2201      	movs	r2, #1
 8000946:	701a      	strb	r2, [r3, #0]
	}

}
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40012c00 	.word	0x40012c00
 8000954:	40015000 	.word	0x40015000
 8000958:	20000000 	.word	0x20000000
 800095c:	2000007c 	.word	0x2000007c
 8000960:	20000100 	.word	0x20000100

08000964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000968:	b672      	cpsid	i
}
 800096a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <Error_Handler+0x8>

08000970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <HAL_MspInit+0x44>)
 8000978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097a:	4a0e      	ldr	r2, [pc, #56]	@ (80009b4 <HAL_MspInit+0x44>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6613      	str	r3, [r2, #96]	@ 0x60
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <HAL_MspInit+0x44>)
 8000984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_MspInit+0x44>)
 8000990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000992:	4a08      	ldr	r2, [pc, #32]	@ (80009b4 <HAL_MspInit+0x44>)
 8000994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000998:	6593      	str	r3, [r2, #88]	@ 0x58
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <HAL_MspInit+0x44>)
 800099c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800099e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009a6:	f000 ff2f 	bl	8001808 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40021000 	.word	0x40021000

080009b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <NMI_Handler+0x4>

080009c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <HardFault_Handler+0x4>

080009c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <MemManage_Handler+0x4>

080009d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <UsageFault_Handler+0x4>

080009e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr

080009ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ee:	b480      	push	{r7}
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f2:	bf00      	nop
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0e:	f000 fb51 	bl	80010b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a1c:	4802      	ldr	r0, [pc, #8]	@ (8000a28 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000a1e:	f002 f8c3 	bl	8002ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000108 	.word	0x20000108

08000a2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000a30:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a34:	f000 fe20 	bl	8001678 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <TIM20_UP_IRQHandler>:

/**
  * @brief This function handles TIM20 update interrupt.
  */
void TIM20_UP_IRQHandler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM20_UP_IRQn 0 */

  /* USER CODE END TIM20_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim20);
 8000a40:	4802      	ldr	r0, [pc, #8]	@ (8000a4c <TIM20_UP_IRQHandler+0x10>)
 8000a42:	f002 f8b1 	bl	8002ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM20_UP_IRQn 1 */

  /* USER CODE END TIM20_UP_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200001a0 	.word	0x200001a0

08000a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a58:	4a14      	ldr	r2, [pc, #80]	@ (8000aac <_sbrk+0x5c>)
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <_sbrk+0x60>)
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a64:	4b13      	ldr	r3, [pc, #76]	@ (8000ab4 <_sbrk+0x64>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d102      	bne.n	8000a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <_sbrk+0x64>)
 8000a6e:	4a12      	ldr	r2, [pc, #72]	@ (8000ab8 <_sbrk+0x68>)
 8000a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <_sbrk+0x64>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4413      	add	r3, r2
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d207      	bcs.n	8000a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a80:	f004 f96a 	bl	8004d58 <__errno>
 8000a84:	4603      	mov	r3, r0
 8000a86:	220c      	movs	r2, #12
 8000a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8e:	e009      	b.n	8000aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a90:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <_sbrk+0x64>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <_sbrk+0x64>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	4a05      	ldr	r2, [pc, #20]	@ (8000ab4 <_sbrk+0x64>)
 8000aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3718      	adds	r7, #24
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20020000 	.word	0x20020000
 8000ab0:	00000400 	.word	0x00000400
 8000ab4:	20000104 	.word	0x20000104
 8000ab8:	200003d0 	.word	0x200003d0

08000abc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <SystemInit+0x20>)
 8000ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ac6:	4a05      	ldr	r2, [pc, #20]	@ (8000adc <SystemInit+0x20>)
 8000ac8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000acc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b088      	sub	sp, #32
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ae6:	f107 0310 	add.w	r3, r7, #16
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000afe:	4b20      	ldr	r3, [pc, #128]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b00:	4a20      	ldr	r2, [pc, #128]	@ (8000b84 <MX_TIM1_Init+0xa4>)
 8000b02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8000b04:	4b1e      	ldr	r3, [pc, #120]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b06:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000b0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000b12:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b14:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000b18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b20:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b2c:	4814      	ldr	r0, [pc, #80]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b2e:	f001 fdf7 	bl	8002720 <HAL_TIM_Base_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000b38:	f7ff ff14 	bl	8000964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b42:	f107 0310 	add.w	r3, r7, #16
 8000b46:	4619      	mov	r1, r3
 8000b48:	480d      	ldr	r0, [pc, #52]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b4a:	f002 fa91 	bl	8003070 <HAL_TIM_ConfigClockSource>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000b54:	f7ff ff06 	bl	8000964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_TIM1_Init+0xa0>)
 8000b6a:	f003 f85f 	bl	8003c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b74:	f7ff fef6 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	3720      	adds	r7, #32
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000108 	.word	0x20000108
 8000b84:	40012c00 	.word	0x40012c00

08000b88 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b09c      	sub	sp, #112	@ 0x70
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
 8000bb8:	615a      	str	r2, [r3, #20]
 8000bba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2234      	movs	r2, #52	@ 0x34
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f004 f8c0 	bl	8004d48 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bca:	4a40      	ldr	r2, [pc, #256]	@ (8000ccc <MX_TIM15_Init+0x144>)
 8000bcc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 169;
 8000bce:	4b3e      	ldr	r3, [pc, #248]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bd0:	22a9      	movs	r2, #169	@ 0xa9
 8000bd2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 19999;
 8000bda:	4b3b      	ldr	r3, [pc, #236]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bdc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000be0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000be2:	4b39      	ldr	r3, [pc, #228]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000be8:	4b37      	ldr	r3, [pc, #220]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bee:	4b36      	ldr	r3, [pc, #216]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bf0:	2280      	movs	r2, #128	@ 0x80
 8000bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000bf4:	4834      	ldr	r0, [pc, #208]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000bf6:	f001 fd93 	bl	8002720 <HAL_TIM_Base_Init>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8000c00:	f7ff feb0 	bl	8000964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c08:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000c0a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000c0e:	4619      	mov	r1, r3
 8000c10:	482d      	ldr	r0, [pc, #180]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000c12:	f002 fa2d 	bl	8003070 <HAL_TIM_ConfigClockSource>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8000c1c:	f7ff fea2 	bl	8000964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000c20:	4829      	ldr	r0, [pc, #164]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000c22:	f001 fe4d 	bl	80028c0 <HAL_TIM_PWM_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8000c2c:	f7ff fe9a 	bl	8000964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c30:	2300      	movs	r3, #0
 8000c32:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c34:	2300      	movs	r3, #0
 8000c36:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4822      	ldr	r0, [pc, #136]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000c40:	f002 fff4 	bl	8003c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8000c4a:	f7ff fe8b 	bl	8000964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c4e:	2360      	movs	r3, #96	@ 0x60
 8000c50:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c56:	2300      	movs	r3, #0
 8000c58:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c62:	2300      	movs	r3, #0
 8000c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c66:	2300      	movs	r3, #0
 8000c68:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c6a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c6e:	2200      	movs	r2, #0
 8000c70:	4619      	mov	r1, r3
 8000c72:	4815      	ldr	r0, [pc, #84]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000c74:	f002 f8e8 	bl	8002e48 <HAL_TIM_PWM_ConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8000c7e:	f7ff fe71 	bl	8000964 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c82:	2300      	movs	r3, #0
 8000c84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c9a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4807      	ldr	r0, [pc, #28]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000caa:	f003 f855 	bl	8003d58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 8000cb4:	f7ff fe56 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000cb8:	4803      	ldr	r0, [pc, #12]	@ (8000cc8 <MX_TIM15_Init+0x140>)
 8000cba:	f000 f8a5 	bl	8000e08 <HAL_TIM_MspPostInit>

}
 8000cbe:	bf00      	nop
 8000cc0:	3770      	adds	r7, #112	@ 0x70
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000154 	.word	0x20000154
 8000ccc:	40014000 	.word	0x40014000

08000cd0 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd6:	f107 0310 	add.w	r3, r7, #16
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8000cee:	4b20      	ldr	r3, [pc, #128]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000cf0:	4a20      	ldr	r2, [pc, #128]	@ (8000d74 <MX_TIM20_Init+0xa4>)
 8000cf2:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 16999;
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000cf6:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000cfa:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 9999;
 8000d02:	4b1b      	ldr	r3, [pc, #108]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d04:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000d08:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8000d10:	4b17      	ldr	r3, [pc, #92]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d16:	4b16      	ldr	r3, [pc, #88]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8000d1c:	4814      	ldr	r0, [pc, #80]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d1e:	f001 fcff 	bl	8002720 <HAL_TIM_Base_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM20_Init+0x5c>
  {
    Error_Handler();
 8000d28:	f7ff fe1c 	bl	8000964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8000d32:	f107 0310 	add.w	r3, r7, #16
 8000d36:	4619      	mov	r1, r3
 8000d38:	480d      	ldr	r0, [pc, #52]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d3a:	f002 f999 	bl	8003070 <HAL_TIM_ConfigClockSource>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM20_Init+0x78>
  {
    Error_Handler();
 8000d44:	f7ff fe0e 	bl	8000964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4619      	mov	r1, r3
 8000d58:	4805      	ldr	r0, [pc, #20]	@ (8000d70 <MX_TIM20_Init+0xa0>)
 8000d5a:	f002 ff67 	bl	8003c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8000d64:	f7ff fdfe 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8000d68:	bf00      	nop
 8000d6a:	3720      	adds	r7, #32
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200001a0 	.word	0x200001a0
 8000d74:	40015000 	.word	0x40015000

08000d78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b087      	sub	sp, #28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a1c      	ldr	r2, [pc, #112]	@ (8000df8 <HAL_TIM_Base_MspInit+0x80>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d10c      	bne.n	8000da4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000d90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d96:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8000da2:	e022      	b.n	8000dea <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM15)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a15      	ldr	r2, [pc, #84]	@ (8000e00 <HAL_TIM_Base_MspInit+0x88>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d10c      	bne.n	8000dc8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000dae:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000db2:	4a12      	ldr	r2, [pc, #72]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000db8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	693b      	ldr	r3, [r7, #16]
}
 8000dc6:	e010      	b.n	8000dea <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM20)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e04 <HAL_TIM_Base_MspInit+0x8c>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d10b      	bne.n	8000dea <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dd6:	4a09      	ldr	r2, [pc, #36]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000dd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ddc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dde:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <HAL_TIM_Base_MspInit+0x84>)
 8000de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
}
 8000dea:	bf00      	nop
 8000dec:	371c      	adds	r7, #28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40012c00 	.word	0x40012c00
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	40014000 	.word	0x40014000
 8000e04:	40015000 	.word	0x40015000

08000e08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a11      	ldr	r2, [pc, #68]	@ (8000e6c <HAL_TIM_MspPostInit+0x64>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d11c      	bne.n	8000e64 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <HAL_TIM_MspPostInit+0x68>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	4a10      	ldr	r2, [pc, #64]	@ (8000e70 <HAL_TIM_MspPostInit+0x68>)
 8000e30:	f043 0302 	orr.w	r3, r3, #2
 8000e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e36:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <HAL_TIM_MspPostInit+0x68>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PB14     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000e42:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e46:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8000e54:	2301      	movs	r3, #1
 8000e56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <HAL_TIM_MspPostInit+0x6c>)
 8000e60:	f000 fa56 	bl	8001310 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8000e64:	bf00      	nop
 8000e66:	3720      	adds	r7, #32
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40014000 	.word	0x40014000
 8000e70:	40021000 	.word	0x40021000
 8000e74:	48000400 	.word	0x48000400

08000e78 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e7c:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e7e:	4a22      	ldr	r2, [pc, #136]	@ (8000f08 <MX_LPUART1_UART_Init+0x90>)
 8000e80:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000e82:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e88:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ea8:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eb4:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000eba:	4812      	ldr	r0, [pc, #72]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000ebc:	f003 f826 	bl	8003f0c <HAL_UART_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ec6:	f7ff fd4d 	bl	8000964 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eca:	2100      	movs	r1, #0
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000ece:	f003 fe4f 	bl	8004b70 <HAL_UARTEx_SetTxFifoThreshold>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000ed8:	f7ff fd44 	bl	8000964 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000edc:	2100      	movs	r1, #0
 8000ede:	4809      	ldr	r0, [pc, #36]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000ee0:	f003 fe84 	bl	8004bec <HAL_UARTEx_SetRxFifoThreshold>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000eea:	f7ff fd3b 	bl	8000964 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000eee:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_LPUART1_UART_Init+0x8c>)
 8000ef0:	f003 fe05 	bl	8004afe <HAL_UARTEx_DisableFifoMode>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000efa:	f7ff fd33 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200001ec 	.word	0x200001ec
 8000f08:	40008000 	.word	0x40008000

08000f0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b09e      	sub	sp, #120	@ 0x78
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	f107 0310 	add.w	r3, r7, #16
 8000f28:	2254      	movs	r2, #84	@ 0x54
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f003 ff0b 	bl	8004d48 <memset>
  if(uartHandle->Instance==LPUART1)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a1f      	ldr	r2, [pc, #124]	@ (8000fb4 <HAL_UART_MspInit+0xa8>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d136      	bne.n	8000faa <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f3c:	2320      	movs	r3, #32
 8000f3e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f44:	f107 0310 	add.w	r3, r7, #16
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f001 f99b 	bl	8002284 <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f54:	f7ff fd06 	bl	8000964 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f58:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f5c:	4a16      	ldr	r2, [pc, #88]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000f64:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f74:	4a10      	ldr	r2, [pc, #64]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <HAL_UART_MspInit+0xac>)
 8000f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000f88:	230c      	movs	r3, #12
 8000f8a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f98:	230c      	movs	r3, #12
 8000f9a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa6:	f000 f9b3 	bl	8001310 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000faa:	bf00      	nop
 8000fac:	3778      	adds	r7, #120	@ 0x78
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40008000 	.word	0x40008000
 8000fb8:	40021000 	.word	0x40021000

08000fbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fbc:	480d      	ldr	r0, [pc, #52]	@ (8000ff4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fc0:	f7ff fd7c 	bl	8000abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fc4:	480c      	ldr	r0, [pc, #48]	@ (8000ff8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fc6:	490d      	ldr	r1, [pc, #52]	@ (8000ffc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001000 <LoopForever+0xe>)
  movs r3, #0
 8000fca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000fcc:	e002      	b.n	8000fd4 <LoopCopyDataInit>

08000fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fd2:	3304      	adds	r3, #4

08000fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd8:	d3f9      	bcc.n	8000fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fda:	4a0a      	ldr	r2, [pc, #40]	@ (8001004 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fdc:	4c0a      	ldr	r4, [pc, #40]	@ (8001008 <LoopForever+0x16>)
  movs r3, #0
 8000fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe0:	e001      	b.n	8000fe6 <LoopFillZerobss>

08000fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe4:	3204      	adds	r2, #4

08000fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe8:	d3fb      	bcc.n	8000fe2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fea:	f003 febb 	bl	8004d64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fee:	f7ff fbc5 	bl	800077c <main>

08000ff2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ff2:	e7fe      	b.n	8000ff2 <LoopForever>
  ldr   r0, =_estack
 8000ff4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ffc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001000:	080056ec 	.word	0x080056ec
  ldr r2, =_sbss
 8001004:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001008:	200003cc 	.word	0x200003cc

0800100c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800100c:	e7fe      	b.n	800100c <ADC1_2_IRQHandler>

0800100e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001014:	2300      	movs	r3, #0
 8001016:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001018:	2003      	movs	r0, #3
 800101a:	f000 f939 	bl	8001290 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800101e:	2000      	movs	r0, #0
 8001020:	f000 f80e 	bl	8001040 <HAL_InitTick>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d002      	beq.n	8001030 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	71fb      	strb	r3, [r7, #7]
 800102e:	e001      	b.n	8001034 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001030:	f7ff fc9e 	bl	8000970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001034:	79fb      	ldrb	r3, [r7, #7]

}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800104c:	4b16      	ldr	r3, [pc, #88]	@ (80010a8 <HAL_InitTick+0x68>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d022      	beq.n	800109a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001054:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_InitTick+0x6c>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b13      	ldr	r3, [pc, #76]	@ (80010a8 <HAL_InitTick+0x68>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001060:	fbb1 f3f3 	udiv	r3, r1, r3
 8001064:	fbb2 f3f3 	udiv	r3, r2, r3
 8001068:	4618      	mov	r0, r3
 800106a:	f000 f944 	bl	80012f6 <HAL_SYSTICK_Config>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d10f      	bne.n	8001094 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b0f      	cmp	r3, #15
 8001078:	d809      	bhi.n	800108e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800107a:	2200      	movs	r2, #0
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	f04f 30ff 	mov.w	r0, #4294967295
 8001082:	f000 f910 	bl	80012a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <HAL_InitTick+0x70>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	e007      	b.n	800109e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	73fb      	strb	r3, [r7, #15]
 8001092:	e004      	b.n	800109e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	73fb      	strb	r3, [r7, #15]
 8001098:	e001      	b.n	800109e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	2000000c 	.word	0x2000000c
 80010ac:	20000004 	.word	0x20000004
 80010b0:	20000008 	.word	0x20000008

080010b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <HAL_IncTick+0x1c>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <HAL_IncTick+0x20>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4413      	add	r3, r2
 80010c2:	4a03      	ldr	r2, [pc, #12]	@ (80010d0 <HAL_IncTick+0x1c>)
 80010c4:	6013      	str	r3, [r2, #0]
}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	20000280 	.word	0x20000280
 80010d4:	2000000c 	.word	0x2000000c

080010d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return uwTick;
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <HAL_GetTick+0x14>)
 80010de:	681b      	ldr	r3, [r3, #0]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	20000280 	.word	0x20000280

080010f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800110c:	4013      	ands	r3, r2
 800110e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001118:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800111c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001122:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	60d3      	str	r3, [r2, #12]
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800113c:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <__NVIC_GetPriorityGrouping+0x18>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	f003 0307 	and.w	r3, r3, #7
}
 8001146:	4618      	mov	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	2b00      	cmp	r3, #0
 8001164:	db0b      	blt.n	800117e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 021f 	and.w	r2, r3, #31
 800116c:	4907      	ldr	r1, [pc, #28]	@ (800118c <__NVIC_EnableIRQ+0x38>)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	2001      	movs	r0, #1
 8001176:	fa00 f202 	lsl.w	r2, r0, r2
 800117a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	e000e100 	.word	0xe000e100

08001190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	db0a      	blt.n	80011ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	490c      	ldr	r1, [pc, #48]	@ (80011dc <__NVIC_SetPriority+0x4c>)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	0112      	lsls	r2, r2, #4
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	440b      	add	r3, r1
 80011b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b8:	e00a      	b.n	80011d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4908      	ldr	r1, [pc, #32]	@ (80011e0 <__NVIC_SetPriority+0x50>)
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	f003 030f 	and.w	r3, r3, #15
 80011c6:	3b04      	subs	r3, #4
 80011c8:	0112      	lsls	r2, r2, #4
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	440b      	add	r3, r1
 80011ce:	761a      	strb	r2, [r3, #24]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000e100 	.word	0xe000e100
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b089      	sub	sp, #36	@ 0x24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	f1c3 0307 	rsb	r3, r3, #7
 80011fe:	2b04      	cmp	r3, #4
 8001200:	bf28      	it	cs
 8001202:	2304      	movcs	r3, #4
 8001204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3304      	adds	r3, #4
 800120a:	2b06      	cmp	r3, #6
 800120c:	d902      	bls.n	8001214 <NVIC_EncodePriority+0x30>
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3b03      	subs	r3, #3
 8001212:	e000      	b.n	8001216 <NVIC_EncodePriority+0x32>
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	f04f 32ff 	mov.w	r2, #4294967295
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43da      	mvns	r2, r3
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	401a      	ands	r2, r3
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800122c:	f04f 31ff 	mov.w	r1, #4294967295
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	43d9      	mvns	r1, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800123c:	4313      	orrs	r3, r2
         );
}
 800123e:	4618      	mov	r0, r3
 8001240:	3724      	adds	r7, #36	@ 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
	...

0800124c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3b01      	subs	r3, #1
 8001258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800125c:	d301      	bcc.n	8001262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800125e:	2301      	movs	r3, #1
 8001260:	e00f      	b.n	8001282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001262:	4a0a      	ldr	r2, [pc, #40]	@ (800128c <SysTick_Config+0x40>)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3b01      	subs	r3, #1
 8001268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800126a:	210f      	movs	r1, #15
 800126c:	f04f 30ff 	mov.w	r0, #4294967295
 8001270:	f7ff ff8e 	bl	8001190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <SysTick_Config+0x40>)
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127a:	4b04      	ldr	r3, [pc, #16]	@ (800128c <SysTick_Config+0x40>)
 800127c:	2207      	movs	r2, #7
 800127e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	e000e010 	.word	0xe000e010

08001290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ff29 	bl	80010f0 <__NVIC_SetPriorityGrouping>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b086      	sub	sp, #24
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
 80012b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012b4:	f7ff ff40 	bl	8001138 <__NVIC_GetPriorityGrouping>
 80012b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68b9      	ldr	r1, [r7, #8]
 80012be:	6978      	ldr	r0, [r7, #20]
 80012c0:	f7ff ff90 	bl	80011e4 <NVIC_EncodePriority>
 80012c4:	4602      	mov	r2, r0
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff5f 	bl	8001190 <__NVIC_SetPriority>
}
 80012d2:	bf00      	nop
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff ff33 	bl	8001154 <__NVIC_EnableIRQ>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffa4 	bl	800124c <SysTick_Config>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001310:	b480      	push	{r7}
 8001312:	b087      	sub	sp, #28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800131e:	e15a      	b.n	80015d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	2101      	movs	r1, #1
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	4013      	ands	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 814c 	beq.w	80015d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b01      	cmp	r3, #1
 8001342:	d005      	beq.n	8001350 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800134c:	2b02      	cmp	r3, #2
 800134e:	d130      	bne.n	80013b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	4313      	orrs	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001386:	2201      	movs	r2, #1
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	091b      	lsrs	r3, r3, #4
 800139c:	f003 0201 	and.w	r2, r3, #1
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d017      	beq.n	80013ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	2203      	movs	r2, #3
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d123      	bne.n	8001442 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	08da      	lsrs	r2, r3, #3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3208      	adds	r2, #8
 8001402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	220f      	movs	r2, #15
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	691a      	ldr	r2, [r3, #16]
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	08da      	lsrs	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3208      	adds	r2, #8
 800143c:	6939      	ldr	r1, [r7, #16]
 800143e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	2203      	movs	r2, #3
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 0203 	and.w	r2, r3, #3
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 80a6 	beq.w	80015d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001484:	4b5b      	ldr	r3, [pc, #364]	@ (80015f4 <HAL_GPIO_Init+0x2e4>)
 8001486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001488:	4a5a      	ldr	r2, [pc, #360]	@ (80015f4 <HAL_GPIO_Init+0x2e4>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001490:	4b58      	ldr	r3, [pc, #352]	@ (80015f4 <HAL_GPIO_Init+0x2e4>)
 8001492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800149c:	4a56      	ldr	r2, [pc, #344]	@ (80015f8 <HAL_GPIO_Init+0x2e8>)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	3302      	adds	r3, #2
 80014a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	220f      	movs	r2, #15
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	43db      	mvns	r3, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80014c6:	d01f      	beq.n	8001508 <HAL_GPIO_Init+0x1f8>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a4c      	ldr	r2, [pc, #304]	@ (80015fc <HAL_GPIO_Init+0x2ec>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d019      	beq.n	8001504 <HAL_GPIO_Init+0x1f4>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a4b      	ldr	r2, [pc, #300]	@ (8001600 <HAL_GPIO_Init+0x2f0>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d013      	beq.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a4a      	ldr	r2, [pc, #296]	@ (8001604 <HAL_GPIO_Init+0x2f4>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d00d      	beq.n	80014fc <HAL_GPIO_Init+0x1ec>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a49      	ldr	r2, [pc, #292]	@ (8001608 <HAL_GPIO_Init+0x2f8>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d007      	beq.n	80014f8 <HAL_GPIO_Init+0x1e8>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a48      	ldr	r2, [pc, #288]	@ (800160c <HAL_GPIO_Init+0x2fc>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d101      	bne.n	80014f4 <HAL_GPIO_Init+0x1e4>
 80014f0:	2305      	movs	r3, #5
 80014f2:	e00a      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 80014f4:	2306      	movs	r3, #6
 80014f6:	e008      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 80014f8:	2304      	movs	r3, #4
 80014fa:	e006      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 80014fc:	2303      	movs	r3, #3
 80014fe:	e004      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 8001500:	2302      	movs	r3, #2
 8001502:	e002      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_GPIO_Init+0x1fa>
 8001508:	2300      	movs	r3, #0
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	f002 0203 	and.w	r2, r2, #3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	4093      	lsls	r3, r2
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800151a:	4937      	ldr	r1, [pc, #220]	@ (80015f8 <HAL_GPIO_Init+0x2e8>)
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	3302      	adds	r3, #2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001528:	4b39      	ldr	r3, [pc, #228]	@ (8001610 <HAL_GPIO_Init+0x300>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	43db      	mvns	r3, r3
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d003      	beq.n	800154c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800154c:	4a30      	ldr	r2, [pc, #192]	@ (8001610 <HAL_GPIO_Init+0x300>)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001552:	4b2f      	ldr	r3, [pc, #188]	@ (8001610 <HAL_GPIO_Init+0x300>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	43db      	mvns	r3, r3
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001576:	4a26      	ldr	r2, [pc, #152]	@ (8001610 <HAL_GPIO_Init+0x300>)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800157c:	4b24      	ldr	r3, [pc, #144]	@ (8001610 <HAL_GPIO_Init+0x300>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	43db      	mvns	r3, r3
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d003      	beq.n	80015a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001610 <HAL_GPIO_Init+0x300>)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <HAL_GPIO_Init+0x300>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	43db      	mvns	r3, r3
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	4013      	ands	r3, r2
 80015b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015ca:	4a11      	ldr	r2, [pc, #68]	@ (8001610 <HAL_GPIO_Init+0x300>)
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	3301      	adds	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	fa22 f303 	lsr.w	r3, r2, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f47f ae9d 	bne.w	8001320 <HAL_GPIO_Init+0x10>
  }
}
 80015e6:	bf00      	nop
 80015e8:	bf00      	nop
 80015ea:	371c      	adds	r7, #28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40010000 	.word	0x40010000
 80015fc:	48000400 	.word	0x48000400
 8001600:	48000800 	.word	0x48000800
 8001604:	48000c00 	.word	0x48000c00
 8001608:	48001000 	.word	0x48001000
 800160c:	48001400 	.word	0x48001400
 8001610:	40010400 	.word	0x40010400

08001614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	807b      	strh	r3, [r7, #2]
 8001620:	4613      	mov	r3, r2
 8001622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001624:	787b      	ldrb	r3, [r7, #1]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001630:	e002      	b.n	8001638 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001632:	887a      	ldrh	r2, [r7, #2]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	695b      	ldr	r3, [r3, #20]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001656:	887a      	ldrh	r2, [r7, #2]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4013      	ands	r3, r2
 800165c:	041a      	lsls	r2, r3, #16
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	43d9      	mvns	r1, r3
 8001662:	887b      	ldrh	r3, [r7, #2]
 8001664:	400b      	ands	r3, r1
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	619a      	str	r2, [r3, #24]
}
 800166c:	bf00      	nop
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	88fb      	ldrh	r3, [r7, #6]
 8001688:	4013      	ands	r3, r2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d006      	beq.n	800169c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800168e:	4a05      	ldr	r2, [pc, #20]	@ (80016a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001694:	88fb      	ldrh	r3, [r7, #6]
 8001696:	4618      	mov	r0, r3
 8001698:	f000 f806 	bl	80016a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40010400 	.word	0x40010400

080016a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016b2:	bf00      	nop
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d141      	bne.n	8001752 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80016ce:	4b4b      	ldr	r3, [pc, #300]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016da:	d131      	bne.n	8001740 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016dc:	4b47      	ldr	r3, [pc, #284]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016e2:	4a46      	ldr	r2, [pc, #280]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ec:	4b43      	ldr	r3, [pc, #268]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016f4:	4a41      	ldr	r2, [pc, #260]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016fc:	4b40      	ldr	r3, [pc, #256]	@ (8001800 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2232      	movs	r2, #50	@ 0x32
 8001702:	fb02 f303 	mul.w	r3, r2, r3
 8001706:	4a3f      	ldr	r2, [pc, #252]	@ (8001804 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001708:	fba2 2303 	umull	r2, r3, r2, r3
 800170c:	0c9b      	lsrs	r3, r3, #18
 800170e:	3301      	adds	r3, #1
 8001710:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001712:	e002      	b.n	800171a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	3b01      	subs	r3, #1
 8001718:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800171a:	4b38      	ldr	r3, [pc, #224]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001726:	d102      	bne.n	800172e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1f2      	bne.n	8001714 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800172e:	4b33      	ldr	r3, [pc, #204]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800173a:	d158      	bne.n	80017ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e057      	b.n	80017f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001740:	4b2e      	ldr	r3, [pc, #184]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001746:	4a2d      	ldr	r2, [pc, #180]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800174c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001750:	e04d      	b.n	80017ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001758:	d141      	bne.n	80017de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800175a:	4b28      	ldr	r3, [pc, #160]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001766:	d131      	bne.n	80017cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001768:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800176a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800176e:	4a23      	ldr	r2, [pc, #140]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001778:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001780:	4a1e      	ldr	r2, [pc, #120]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001782:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001786:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001788:	4b1d      	ldr	r3, [pc, #116]	@ (8001800 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2232      	movs	r2, #50	@ 0x32
 800178e:	fb02 f303 	mul.w	r3, r2, r3
 8001792:	4a1c      	ldr	r2, [pc, #112]	@ (8001804 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001794:	fba2 2303 	umull	r2, r3, r2, r3
 8001798:	0c9b      	lsrs	r3, r3, #18
 800179a:	3301      	adds	r3, #1
 800179c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800179e:	e002      	b.n	80017a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017b2:	d102      	bne.n	80017ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f2      	bne.n	80017a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ba:	4b10      	ldr	r3, [pc, #64]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017c6:	d112      	bne.n	80017ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e011      	b.n	80017f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017cc:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80017dc:	e007      	b.n	80017ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017de:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017e6:	4a05      	ldr	r2, [pc, #20]	@ (80017fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	40007000 	.word	0x40007000
 8001800:	20000004 	.word	0x20000004
 8001804:	431bde83 	.word	0x431bde83

08001808 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a04      	ldr	r2, [pc, #16]	@ (8001824 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001812:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001816:	6093      	str	r3, [r2, #8]
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40007000 	.word	0x40007000

08001828 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e2fe      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b00      	cmp	r3, #0
 8001844:	d075      	beq.n	8001932 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001846:	4b97      	ldr	r3, [pc, #604]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001850:	4b94      	ldr	r3, [pc, #592]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	f003 0303 	and.w	r3, r3, #3
 8001858:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	2b0c      	cmp	r3, #12
 800185e:	d102      	bne.n	8001866 <HAL_RCC_OscConfig+0x3e>
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	2b03      	cmp	r3, #3
 8001864:	d002      	beq.n	800186c <HAL_RCC_OscConfig+0x44>
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	2b08      	cmp	r3, #8
 800186a:	d10b      	bne.n	8001884 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186c:	4b8d      	ldr	r3, [pc, #564]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d05b      	beq.n	8001930 <HAL_RCC_OscConfig+0x108>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d157      	bne.n	8001930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e2d9      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800188c:	d106      	bne.n	800189c <HAL_RCC_OscConfig+0x74>
 800188e:	4b85      	ldr	r3, [pc, #532]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a84      	ldr	r2, [pc, #528]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	e01d      	b.n	80018d8 <HAL_RCC_OscConfig+0xb0>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018a4:	d10c      	bne.n	80018c0 <HAL_RCC_OscConfig+0x98>
 80018a6:	4b7f      	ldr	r3, [pc, #508]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a7e      	ldr	r2, [pc, #504]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	4b7c      	ldr	r3, [pc, #496]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a7b      	ldr	r2, [pc, #492]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	e00b      	b.n	80018d8 <HAL_RCC_OscConfig+0xb0>
 80018c0:	4b78      	ldr	r3, [pc, #480]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a77      	ldr	r2, [pc, #476]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ca:	6013      	str	r3, [r2, #0]
 80018cc:	4b75      	ldr	r3, [pc, #468]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a74      	ldr	r2, [pc, #464]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d013      	beq.n	8001908 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e0:	f7ff fbfa 	bl	80010d8 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e8:	f7ff fbf6 	bl	80010d8 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b64      	cmp	r3, #100	@ 0x64
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e29e      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018fa:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0xc0>
 8001906:	e014      	b.n	8001932 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001908:	f7ff fbe6 	bl	80010d8 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001910:	f7ff fbe2 	bl	80010d8 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	@ 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e28a      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001922:	4b60      	ldr	r3, [pc, #384]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0xe8>
 800192e:	e000      	b.n	8001932 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d075      	beq.n	8001a2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800193e:	4b59      	ldr	r3, [pc, #356]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001948:	4b56      	ldr	r3, [pc, #344]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	f003 0303 	and.w	r3, r3, #3
 8001950:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	2b0c      	cmp	r3, #12
 8001956:	d102      	bne.n	800195e <HAL_RCC_OscConfig+0x136>
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	2b02      	cmp	r3, #2
 800195c:	d002      	beq.n	8001964 <HAL_RCC_OscConfig+0x13c>
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	2b04      	cmp	r3, #4
 8001962:	d11f      	bne.n	80019a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001964:	4b4f      	ldr	r3, [pc, #316]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <HAL_RCC_OscConfig+0x154>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e25d      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197c:	4b49      	ldr	r3, [pc, #292]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	061b      	lsls	r3, r3, #24
 800198a:	4946      	ldr	r1, [pc, #280]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 800198c:	4313      	orrs	r3, r2
 800198e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001990:	4b45      	ldr	r3, [pc, #276]	@ (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fb53 	bl	8001040 <HAL_InitTick>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d043      	beq.n	8001a28 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e249      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d023      	beq.n	80019f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ac:	4b3d      	ldr	r3, [pc, #244]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a3c      	ldr	r2, [pc, #240]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b8:	f7ff fb8e 	bl	80010d8 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c0:	f7ff fb8a 	bl	80010d8 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e232      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d2:	4b34      	ldr	r3, [pc, #208]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019de:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	061b      	lsls	r3, r3, #24
 80019ec:	492d      	ldr	r1, [pc, #180]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019ee:	4313      	orrs	r3, r2
 80019f0:	604b      	str	r3, [r1, #4]
 80019f2:	e01a      	b.n	8001a2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019f4:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a2a      	ldr	r2, [pc, #168]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 80019fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a00:	f7ff fb6a 	bl	80010d8 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a08:	f7ff fb66 	bl	80010d8 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e20e      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a1a:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1f0      	bne.n	8001a08 <HAL_RCC_OscConfig+0x1e0>
 8001a26:	e000      	b.n	8001a2a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d041      	beq.n	8001aba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d01c      	beq.n	8001a78 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a3e:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a44:	4a17      	ldr	r2, [pc, #92]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a4e:	f7ff fb43 	bl	80010d8 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a56:	f7ff fb3f 	bl	80010d8 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e1e7      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a68:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0ef      	beq.n	8001a56 <HAL_RCC_OscConfig+0x22e>
 8001a76:	e020      	b.n	8001aba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a7e:	4a09      	ldr	r2, [pc, #36]	@ (8001aa4 <HAL_RCC_OscConfig+0x27c>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a88:	f7ff fb26 	bl	80010d8 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a8e:	e00d      	b.n	8001aac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a90:	f7ff fb22 	bl	80010d8 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d906      	bls.n	8001aac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e1ca      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aac:	4b8c      	ldr	r3, [pc, #560]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1ea      	bne.n	8001a90 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 80a6 	beq.w	8001c14 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001acc:	4b84      	ldr	r3, [pc, #528]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_RCC_OscConfig+0x2b4>
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e000      	b.n	8001ade <HAL_RCC_OscConfig+0x2b6>
 8001adc:	2300      	movs	r3, #0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00d      	beq.n	8001afe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ae2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aee:	4b7c      	ldr	r3, [pc, #496]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001afa:	2301      	movs	r3, #1
 8001afc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001afe:	4b79      	ldr	r3, [pc, #484]	@ (8001ce4 <HAL_RCC_OscConfig+0x4bc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d118      	bne.n	8001b3c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b0a:	4b76      	ldr	r3, [pc, #472]	@ (8001ce4 <HAL_RCC_OscConfig+0x4bc>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a75      	ldr	r2, [pc, #468]	@ (8001ce4 <HAL_RCC_OscConfig+0x4bc>)
 8001b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b16:	f7ff fadf 	bl	80010d8 <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b1e:	f7ff fadb 	bl	80010d8 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e183      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b30:	4b6c      	ldr	r3, [pc, #432]	@ (8001ce4 <HAL_RCC_OscConfig+0x4bc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0f0      	beq.n	8001b1e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d108      	bne.n	8001b56 <HAL_RCC_OscConfig+0x32e>
 8001b44:	4b66      	ldr	r3, [pc, #408]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b4a:	4a65      	ldr	r2, [pc, #404]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b54:	e024      	b.n	8001ba0 <HAL_RCC_OscConfig+0x378>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	2b05      	cmp	r3, #5
 8001b5c:	d110      	bne.n	8001b80 <HAL_RCC_OscConfig+0x358>
 8001b5e:	4b60      	ldr	r3, [pc, #384]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b64:	4a5e      	ldr	r2, [pc, #376]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b66:	f043 0304 	orr.w	r3, r3, #4
 8001b6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b6e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b74:	4a5a      	ldr	r2, [pc, #360]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b7e:	e00f      	b.n	8001ba0 <HAL_RCC_OscConfig+0x378>
 8001b80:	4b57      	ldr	r3, [pc, #348]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b86:	4a56      	ldr	r2, [pc, #344]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b88:	f023 0301 	bic.w	r3, r3, #1
 8001b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b90:	4b53      	ldr	r3, [pc, #332]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b96:	4a52      	ldr	r2, [pc, #328]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d016      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba8:	f7ff fa96 	bl	80010d8 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bae:	e00a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fa92 	bl	80010d8 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e138      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bc6:	4b46      	ldr	r3, [pc, #280]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0ed      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x388>
 8001bd4:	e015      	b.n	8001c02 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd6:	f7ff fa7f 	bl	80010d8 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bdc:	e00a      	b.n	8001bf4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bde:	f7ff fa7b 	bl	80010d8 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e121      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1ed      	bne.n	8001bde <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c02:	7ffb      	ldrb	r3, [r7, #31]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d105      	bne.n	8001c14 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c08:	4b35      	ldr	r3, [pc, #212]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0c:	4a34      	ldr	r2, [pc, #208]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c12:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0320 	and.w	r3, r3, #32
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d03c      	beq.n	8001c9a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d01c      	beq.n	8001c62 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c38:	f7ff fa4e 	bl	80010d8 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c40:	f7ff fa4a 	bl	80010d8 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0f2      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c52:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0ef      	beq.n	8001c40 <HAL_RCC_OscConfig+0x418>
 8001c60:	e01b      	b.n	8001c9a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c62:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c68:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c72:	f7ff fa31 	bl	80010d8 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c7a:	f7ff fa2d 	bl	80010d8 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e0d5      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1ef      	bne.n	8001c7a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 80c9 	beq.w	8001e36 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 030c 	and.w	r3, r3, #12
 8001cac:	2b0c      	cmp	r3, #12
 8001cae:	f000 8083 	beq.w	8001db8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d15e      	bne.n	8001d78 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a08      	ldr	r2, [pc, #32]	@ (8001ce0 <HAL_RCC_OscConfig+0x4b8>)
 8001cc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fa07 	bl	80010d8 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ccc:	e00c      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff fa03 	bl	80010d8 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d905      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e0ab      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ce8:	4b55      	ldr	r3, [pc, #340]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1ec      	bne.n	8001cce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cf4:	4b52      	ldr	r3, [pc, #328]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	4b52      	ldr	r3, [pc, #328]	@ (8001e44 <HAL_RCC_OscConfig+0x61c>)
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6a11      	ldr	r1, [r2, #32]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d04:	3a01      	subs	r2, #1
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	4311      	orrs	r1, r2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001d0e:	0212      	lsls	r2, r2, #8
 8001d10:	4311      	orrs	r1, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d16:	0852      	lsrs	r2, r2, #1
 8001d18:	3a01      	subs	r2, #1
 8001d1a:	0552      	lsls	r2, r2, #21
 8001d1c:	4311      	orrs	r1, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d22:	0852      	lsrs	r2, r2, #1
 8001d24:	3a01      	subs	r2, #1
 8001d26:	0652      	lsls	r2, r2, #25
 8001d28:	4311      	orrs	r1, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d2e:	06d2      	lsls	r2, r2, #27
 8001d30:	430a      	orrs	r2, r1
 8001d32:	4943      	ldr	r1, [pc, #268]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d34:	4313      	orrs	r3, r2
 8001d36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d38:	4b41      	ldr	r3, [pc, #260]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a40      	ldr	r2, [pc, #256]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d44:	4b3e      	ldr	r3, [pc, #248]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4a3d      	ldr	r2, [pc, #244]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d50:	f7ff f9c2 	bl	80010d8 <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d58:	f7ff f9be 	bl	80010d8 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e066      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d6a:	4b35      	ldr	r3, [pc, #212]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0f0      	beq.n	8001d58 <HAL_RCC_OscConfig+0x530>
 8001d76:	e05e      	b.n	8001e36 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d78:	4b31      	ldr	r3, [pc, #196]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a30      	ldr	r2, [pc, #192]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001d7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d84:	f7ff f9a8 	bl	80010d8 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8c:	f7ff f9a4 	bl	80010d8 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e04c      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d9e:	4b28      	ldr	r3, [pc, #160]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1f0      	bne.n	8001d8c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001daa:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	4924      	ldr	r1, [pc, #144]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001db0:	4b25      	ldr	r3, [pc, #148]	@ (8001e48 <HAL_RCC_OscConfig+0x620>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	60cb      	str	r3, [r1, #12]
 8001db6:	e03e      	b.n	8001e36 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e039      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <HAL_RCC_OscConfig+0x618>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	f003 0203 	and.w	r2, r3, #3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d12c      	bne.n	8001e32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	3b01      	subs	r3, #1
 8001de4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d123      	bne.n	8001e32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d11b      	bne.n	8001e32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e04:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d113      	bne.n	8001e32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e14:	085b      	lsrs	r3, r3, #1
 8001e16:	3b01      	subs	r3, #1
 8001e18:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d109      	bne.n	8001e32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e28:	085b      	lsrs	r3, r3, #1
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d001      	beq.n	8001e36 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3720      	adds	r7, #32
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	019f800c 	.word	0x019f800c
 8001e48:	feeefffc 	.word	0xfeeefffc

08001e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e11e      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e64:	4b91      	ldr	r3, [pc, #580]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 030f 	and.w	r3, r3, #15
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d910      	bls.n	8001e94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e72:	4b8e      	ldr	r3, [pc, #568]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 020f 	bic.w	r2, r3, #15
 8001e7a:	498c      	ldr	r1, [pc, #560]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e82:	4b8a      	ldr	r3, [pc, #552]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d001      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e106      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d073      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d129      	bne.n	8001efc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ea8:	4b81      	ldr	r3, [pc, #516]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d101      	bne.n	8001eb8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e0f4      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001eb8:	f000 f99e 	bl	80021f8 <RCC_GetSysClockFreqFromPLLSource>
 8001ebc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4a7c      	ldr	r2, [pc, #496]	@ (80020b4 <HAL_RCC_ClockConfig+0x268>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d93f      	bls.n	8001f46 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d009      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d033      	beq.n	8001f46 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d12f      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ee6:	4b72      	ldr	r3, [pc, #456]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001eee:	4a70      	ldr	r2, [pc, #448]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001ef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ef4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ef6:	2380      	movs	r3, #128	@ 0x80
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	e024      	b.n	8001f46 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d107      	bne.n	8001f14 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f04:	4b6a      	ldr	r3, [pc, #424]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d109      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e0c6      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f14:	4b66      	ldr	r3, [pc, #408]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0be      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001f24:	f000 f8ce 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8001f28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4a61      	ldr	r2, [pc, #388]	@ (80020b4 <HAL_RCC_ClockConfig+0x268>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d909      	bls.n	8001f46 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f32:	4b5f      	ldr	r3, [pc, #380]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f3a:	4a5d      	ldr	r2, [pc, #372]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f40:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f46:	4b5a      	ldr	r3, [pc, #360]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f023 0203 	bic.w	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4957      	ldr	r1, [pc, #348]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f58:	f7ff f8be 	bl	80010d8 <HAL_GetTick>
 8001f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5e:	e00a      	b.n	8001f76 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f60:	f7ff f8ba 	bl	80010d8 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e095      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f76:	4b4e      	ldr	r3, [pc, #312]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 020c 	and.w	r2, r3, #12
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d1eb      	bne.n	8001f60 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d023      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fa0:	4b43      	ldr	r3, [pc, #268]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	4a42      	ldr	r2, [pc, #264]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001faa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001fb8:	4b3d      	ldr	r3, [pc, #244]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001fc0:	4a3b      	ldr	r2, [pc, #236]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fc6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc8:	4b39      	ldr	r3, [pc, #228]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	4936      	ldr	r1, [pc, #216]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	608b      	str	r3, [r1, #8]
 8001fda:	e008      	b.n	8001fee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b80      	cmp	r3, #128	@ 0x80
 8001fe0:	d105      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001fe2:	4b33      	ldr	r3, [pc, #204]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	4a32      	ldr	r2, [pc, #200]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8001fe8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fee:	4b2f      	ldr	r3, [pc, #188]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d21d      	bcs.n	8002038 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f023 020f 	bic.w	r2, r3, #15
 8002004:	4929      	ldr	r1, [pc, #164]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800200c:	f7ff f864 	bl	80010d8 <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	e00a      	b.n	800202a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002014:	f7ff f860 	bl	80010d8 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e03b      	b.n	80020a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202a:	4b20      	ldr	r3, [pc, #128]	@ (80020ac <HAL_RCC_ClockConfig+0x260>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	d1ed      	bne.n	8002014 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002044:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	4917      	ldr	r1, [pc, #92]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002062:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	490f      	ldr	r1, [pc, #60]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002076:	f000 f825 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 800207a:	4602      	mov	r2, r0
 800207c:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <HAL_RCC_ClockConfig+0x264>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <HAL_RCC_ClockConfig+0x26c>)
 8002088:	5ccb      	ldrb	r3, [r1, r3]
 800208a:	f003 031f 	and.w	r3, r3, #31
 800208e:	fa22 f303 	lsr.w	r3, r2, r3
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <HAL_RCC_ClockConfig+0x270>)
 8002094:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe ffd0 	bl	8001040 <HAL_InitTick>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40022000 	.word	0x40022000
 80020b0:	40021000 	.word	0x40021000
 80020b4:	04c4b400 	.word	0x04c4b400
 80020b8:	08005668 	.word	0x08005668
 80020bc:	20000004 	.word	0x20000004
 80020c0:	20000008 	.word	0x20000008

080020c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020ca:	4b2c      	ldr	r3, [pc, #176]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d102      	bne.n	80020dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e047      	b.n	800216c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80020dc:	4b27      	ldr	r3, [pc, #156]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 030c 	and.w	r3, r3, #12
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d102      	bne.n	80020ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020e8:	4b26      	ldr	r3, [pc, #152]	@ (8002184 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	e03e      	b.n	800216c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80020ee:	4b23      	ldr	r3, [pc, #140]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b0c      	cmp	r3, #12
 80020f8:	d136      	bne.n	8002168 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020fa:	4b20      	ldr	r3, [pc, #128]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002104:	4b1d      	ldr	r3, [pc, #116]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	3301      	adds	r3, #1
 8002110:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2b03      	cmp	r3, #3
 8002116:	d10c      	bne.n	8002132 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002118:	4a1a      	ldr	r2, [pc, #104]	@ (8002184 <HAL_RCC_GetSysClockFreq+0xc0>)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002120:	4a16      	ldr	r2, [pc, #88]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002122:	68d2      	ldr	r2, [r2, #12]
 8002124:	0a12      	lsrs	r2, r2, #8
 8002126:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800212a:	fb02 f303 	mul.w	r3, r2, r3
 800212e:	617b      	str	r3, [r7, #20]
      break;
 8002130:	e00c      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002132:	4a13      	ldr	r2, [pc, #76]	@ (8002180 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4a10      	ldr	r2, [pc, #64]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 800213c:	68d2      	ldr	r2, [r2, #12]
 800213e:	0a12      	lsrs	r2, r2, #8
 8002140:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002144:	fb02 f303 	mul.w	r3, r2, r3
 8002148:	617b      	str	r3, [r7, #20]
      break;
 800214a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800214c:	4b0b      	ldr	r3, [pc, #44]	@ (800217c <HAL_RCC_GetSysClockFreq+0xb8>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	0e5b      	lsrs	r3, r3, #25
 8002152:	f003 0303 	and.w	r3, r3, #3
 8002156:	3301      	adds	r3, #1
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	fbb2 f3f3 	udiv	r3, r2, r3
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	e001      	b.n	800216c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002168:	2300      	movs	r3, #0
 800216a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800216c:	693b      	ldr	r3, [r7, #16]
}
 800216e:	4618      	mov	r0, r3
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000
 8002180:	00f42400 	.word	0x00f42400
 8002184:	016e3600 	.word	0x016e3600

08002188 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800218c:	4b03      	ldr	r3, [pc, #12]	@ (800219c <HAL_RCC_GetHCLKFreq+0x14>)
 800218e:	681b      	ldr	r3, [r3, #0]
}
 8002190:	4618      	mov	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20000004 	.word	0x20000004

080021a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021a4:	f7ff fff0 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 80021a8:	4602      	mov	r2, r0
 80021aa:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	0a1b      	lsrs	r3, r3, #8
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	4904      	ldr	r1, [pc, #16]	@ (80021c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021b6:	5ccb      	ldrb	r3, [r1, r3]
 80021b8:	f003 031f 	and.w	r3, r3, #31
 80021bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40021000 	.word	0x40021000
 80021c8:	08005678 	.word	0x08005678

080021cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80021d0:	f7ff ffda 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 80021d4:	4602      	mov	r2, r0
 80021d6:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	0adb      	lsrs	r3, r3, #11
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	4904      	ldr	r1, [pc, #16]	@ (80021f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021e2:	5ccb      	ldrb	r3, [r1, r3]
 80021e4:	f003 031f 	and.w	r3, r3, #31
 80021e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40021000 	.word	0x40021000
 80021f4:	08005678 	.word	0x08005678

080021f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002278 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f003 0303 	and.w	r3, r3, #3
 8002206:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002208:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	091b      	lsrs	r3, r3, #4
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	3301      	adds	r3, #1
 8002214:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	2b03      	cmp	r3, #3
 800221a:	d10c      	bne.n	8002236 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800221c:	4a17      	ldr	r2, [pc, #92]	@ (800227c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	fbb2 f3f3 	udiv	r3, r2, r3
 8002224:	4a14      	ldr	r2, [pc, #80]	@ (8002278 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002226:	68d2      	ldr	r2, [r2, #12]
 8002228:	0a12      	lsrs	r2, r2, #8
 800222a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800222e:	fb02 f303 	mul.w	r3, r2, r3
 8002232:	617b      	str	r3, [r7, #20]
    break;
 8002234:	e00c      	b.n	8002250 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002236:	4a12      	ldr	r2, [pc, #72]	@ (8002280 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	fbb2 f3f3 	udiv	r3, r2, r3
 800223e:	4a0e      	ldr	r2, [pc, #56]	@ (8002278 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002240:	68d2      	ldr	r2, [r2, #12]
 8002242:	0a12      	lsrs	r2, r2, #8
 8002244:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	617b      	str	r3, [r7, #20]
    break;
 800224e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	0e5b      	lsrs	r3, r3, #25
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	3301      	adds	r3, #1
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800226a:	687b      	ldr	r3, [r7, #4]
}
 800226c:	4618      	mov	r0, r3
 800226e:	371c      	adds	r7, #28
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	40021000 	.word	0x40021000
 800227c:	016e3600 	.word	0x016e3600
 8002280:	00f42400 	.word	0x00f42400

08002284 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800228c:	2300      	movs	r3, #0
 800228e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002290:	2300      	movs	r3, #0
 8002292:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 8098 	beq.w	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a6:	4b43      	ldr	r3, [pc, #268]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10d      	bne.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022b2:	4b40      	ldr	r3, [pc, #256]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b6:	4a3f      	ldr	r2, [pc, #252]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80022be:	4b3d      	ldr	r3, [pc, #244]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ca:	2301      	movs	r3, #1
 80022cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022ce:	4b3a      	ldr	r3, [pc, #232]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a39      	ldr	r2, [pc, #228]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022da:	f7fe fefd 	bl	80010d8 <HAL_GetTick>
 80022de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022e0:	e009      	b.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022e2:	f7fe fef9 	bl	80010d8 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d902      	bls.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	74fb      	strb	r3, [r7, #19]
        break;
 80022f4:	e005      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022f6:	4b30      	ldr	r3, [pc, #192]	@ (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0ef      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002302:	7cfb      	ldrb	r3, [r7, #19]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d159      	bne.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002308:	4b2a      	ldr	r3, [pc, #168]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800230a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800230e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002312:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d01e      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	429a      	cmp	r2, r3
 8002322:	d019      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002324:	4b23      	ldr	r3, [pc, #140]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800232a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800232e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002330:	4b20      	ldr	r3, [pc, #128]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002336:	4a1f      	ldr	r2, [pc, #124]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800233c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002340:	4b1c      	ldr	r3, [pc, #112]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002346:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800234c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002350:	4a18      	ldr	r2, [pc, #96]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	d016      	beq.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002362:	f7fe feb9 	bl	80010d8 <HAL_GetTick>
 8002366:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002368:	e00b      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236a:	f7fe feb5 	bl	80010d8 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d902      	bls.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	74fb      	strb	r3, [r7, #19]
            break;
 8002380:	e006      	b.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002382:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0ec      	beq.n	800236a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002390:	7cfb      	ldrb	r3, [r7, #19]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10b      	bne.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002396:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800239c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a4:	4903      	ldr	r1, [pc, #12]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80023ac:	e008      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023ae:	7cfb      	ldrb	r3, [r7, #19]
 80023b0:	74bb      	strb	r3, [r7, #18]
 80023b2:	e005      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023bc:	7cfb      	ldrb	r3, [r7, #19]
 80023be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023c0:	7c7b      	ldrb	r3, [r7, #17]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d105      	bne.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c6:	4ba7      	ldr	r3, [pc, #668]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	4aa6      	ldr	r2, [pc, #664]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00a      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023de:	4ba1      	ldr	r3, [pc, #644]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e4:	f023 0203 	bic.w	r2, r3, #3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	499d      	ldr	r1, [pc, #628]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00a      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002400:	4b98      	ldr	r3, [pc, #608]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002406:	f023 020c 	bic.w	r2, r3, #12
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	4995      	ldr	r1, [pc, #596]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002410:	4313      	orrs	r3, r2
 8002412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00a      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002422:	4b90      	ldr	r3, [pc, #576]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002428:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	498c      	ldr	r1, [pc, #560]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002432:	4313      	orrs	r3, r2
 8002434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00a      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002444:	4b87      	ldr	r3, [pc, #540]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800244a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	4984      	ldr	r1, [pc, #528]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0310 	and.w	r3, r3, #16
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002466:	4b7f      	ldr	r3, [pc, #508]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	497b      	ldr	r1, [pc, #492]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002476:	4313      	orrs	r3, r2
 8002478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002488:	4b76      	ldr	r3, [pc, #472]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	4973      	ldr	r1, [pc, #460]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024aa:	4b6e      	ldr	r3, [pc, #440]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	496a      	ldr	r1, [pc, #424]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00a      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024cc:	4b65      	ldr	r3, [pc, #404]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	4962      	ldr	r1, [pc, #392]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00a      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fc:	4959      	ldr	r1, [pc, #356]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00a      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002510:	4b54      	ldr	r3, [pc, #336]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002512:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002516:	f023 0203 	bic.w	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251e:	4951      	ldr	r1, [pc, #324]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002520:	4313      	orrs	r3, r2
 8002522:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00a      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002532:	4b4c      	ldr	r3, [pc, #304]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002538:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002540:	4948      	ldr	r1, [pc, #288]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002542:	4313      	orrs	r3, r2
 8002544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d015      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002554:	4b43      	ldr	r3, [pc, #268]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	4940      	ldr	r1, [pc, #256]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002564:	4313      	orrs	r3, r2
 8002566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002572:	d105      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002574:	4b3b      	ldr	r3, [pc, #236]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4a3a      	ldr	r2, [pc, #232]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800257a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800257e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002588:	2b00      	cmp	r3, #0
 800258a:	d015      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800258c:	4b35      	ldr	r3, [pc, #212]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800258e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002592:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800259a:	4932      	ldr	r1, [pc, #200]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025aa:	d105      	bne.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a2c      	ldr	r2, [pc, #176]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d015      	beq.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80025c4:	4b27      	ldr	r3, [pc, #156]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d2:	4924      	ldr	r1, [pc, #144]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e2:	d105      	bne.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4a1e      	ldr	r2, [pc, #120]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d015      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002602:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800260a:	4916      	ldr	r1, [pc, #88]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800260c:	4313      	orrs	r3, r2
 800260e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002616:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800261a:	d105      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002626:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d019      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	4908      	ldr	r1, [pc, #32]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002644:	4313      	orrs	r3, r2
 8002646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002652:	d109      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4a02      	ldr	r2, [pc, #8]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800265a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800265e:	60d3      	str	r3, [r2, #12]
 8002660:	e002      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d015      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002674:	4b29      	ldr	r3, [pc, #164]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4926      	ldr	r1, [pc, #152]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002684:	4313      	orrs	r3, r2
 8002686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002692:	d105      	bne.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002694:	4b21      	ldr	r3, [pc, #132]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	4a20      	ldr	r2, [pc, #128]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800269a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800269e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d015      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80026ac:	4b1b      	ldr	r3, [pc, #108]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ba:	4918      	ldr	r1, [pc, #96]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026ca:	d105      	bne.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80026cc:	4b13      	ldr	r3, [pc, #76]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	4a12      	ldr	r2, [pc, #72]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d015      	beq.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80026e4:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f2:	490a      	ldr	r1, [pc, #40]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002702:	d105      	bne.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002704:	4b05      	ldr	r3, [pc, #20]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	4a04      	ldr	r2, [pc, #16]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800270a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800270e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002710:	7cbb      	ldrb	r3, [r7, #18]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40021000 	.word	0x40021000

08002720 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e049      	b.n	80027c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d106      	bne.n	800274c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fb16 	bl	8000d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3304      	adds	r3, #4
 800275c:	4619      	mov	r1, r3
 800275e:	4610      	mov	r0, r2
 8002760:	f000 fdc4 	bl	80032ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d001      	beq.n	80027e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e054      	b.n	8002892 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a26      	ldr	r2, [pc, #152]	@ (80028a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d022      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002812:	d01d      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a22      	ldr	r2, [pc, #136]	@ (80028a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d018      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a21      	ldr	r2, [pc, #132]	@ (80028a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d013      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1f      	ldr	r2, [pc, #124]	@ (80028ac <HAL_TIM_Base_Start_IT+0xdc>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00e      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a1e      	ldr	r2, [pc, #120]	@ (80028b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d009      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a1c      	ldr	r2, [pc, #112]	@ (80028b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d004      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a1b      	ldr	r2, [pc, #108]	@ (80028b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d115      	bne.n	800287c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <HAL_TIM_Base_Start_IT+0xec>)
 8002858:	4013      	ands	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b06      	cmp	r3, #6
 8002860:	d015      	beq.n	800288e <HAL_TIM_Base_Start_IT+0xbe>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002868:	d011      	beq.n	800288e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0201 	orr.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800287a:	e008      	b.n	800288e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0201 	orr.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	e000      	b.n	8002890 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800288e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40012c00 	.word	0x40012c00
 80028a4:	40000400 	.word	0x40000400
 80028a8:	40000800 	.word	0x40000800
 80028ac:	40000c00 	.word	0x40000c00
 80028b0:	40013400 	.word	0x40013400
 80028b4:	40014000 	.word	0x40014000
 80028b8:	40015000 	.word	0x40015000
 80028bc:	00010007 	.word	0x00010007

080028c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e049      	b.n	8002966 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f841 	bl	800296e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3304      	adds	r3, #4
 80028fc:	4619      	mov	r1, r3
 80028fe:	4610      	mov	r0, r2
 8002900:	f000 fcf4 	bl	80032ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d109      	bne.n	80029a8 <HAL_TIM_PWM_Start+0x24>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	e03c      	b.n	8002a22 <HAL_TIM_PWM_Start+0x9e>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d109      	bne.n	80029c2 <HAL_TIM_PWM_Start+0x3e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	bf14      	ite	ne
 80029ba:	2301      	movne	r3, #1
 80029bc:	2300      	moveq	r3, #0
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	e02f      	b.n	8002a22 <HAL_TIM_PWM_Start+0x9e>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d109      	bne.n	80029dc <HAL_TIM_PWM_Start+0x58>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	bf14      	ite	ne
 80029d4:	2301      	movne	r3, #1
 80029d6:	2300      	moveq	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	e022      	b.n	8002a22 <HAL_TIM_PWM_Start+0x9e>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	2b0c      	cmp	r3, #12
 80029e0:	d109      	bne.n	80029f6 <HAL_TIM_PWM_Start+0x72>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	bf14      	ite	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	2300      	moveq	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	e015      	b.n	8002a22 <HAL_TIM_PWM_Start+0x9e>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b10      	cmp	r3, #16
 80029fa:	d109      	bne.n	8002a10 <HAL_TIM_PWM_Start+0x8c>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	bf14      	ite	ne
 8002a08:	2301      	movne	r3, #1
 8002a0a:	2300      	moveq	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	e008      	b.n	8002a22 <HAL_TIM_PWM_Start+0x9e>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	bf14      	ite	ne
 8002a1c:	2301      	movne	r3, #1
 8002a1e:	2300      	moveq	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e0a6      	b.n	8002b78 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d104      	bne.n	8002a3a <HAL_TIM_PWM_Start+0xb6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2202      	movs	r2, #2
 8002a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a38:	e023      	b.n	8002a82 <HAL_TIM_PWM_Start+0xfe>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d104      	bne.n	8002a4a <HAL_TIM_PWM_Start+0xc6>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2202      	movs	r2, #2
 8002a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a48:	e01b      	b.n	8002a82 <HAL_TIM_PWM_Start+0xfe>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d104      	bne.n	8002a5a <HAL_TIM_PWM_Start+0xd6>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2202      	movs	r2, #2
 8002a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a58:	e013      	b.n	8002a82 <HAL_TIM_PWM_Start+0xfe>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	2b0c      	cmp	r3, #12
 8002a5e:	d104      	bne.n	8002a6a <HAL_TIM_PWM_Start+0xe6>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2202      	movs	r2, #2
 8002a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002a68:	e00b      	b.n	8002a82 <HAL_TIM_PWM_Start+0xfe>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2b10      	cmp	r3, #16
 8002a6e:	d104      	bne.n	8002a7a <HAL_TIM_PWM_Start+0xf6>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2202      	movs	r2, #2
 8002a74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a78:	e003      	b.n	8002a82 <HAL_TIM_PWM_Start+0xfe>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2201      	movs	r2, #1
 8002a88:	6839      	ldr	r1, [r7, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f001 f8a8 	bl	8003be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a3a      	ldr	r2, [pc, #232]	@ (8002b80 <HAL_TIM_PWM_Start+0x1fc>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d018      	beq.n	8002acc <HAL_TIM_PWM_Start+0x148>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a39      	ldr	r2, [pc, #228]	@ (8002b84 <HAL_TIM_PWM_Start+0x200>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d013      	beq.n	8002acc <HAL_TIM_PWM_Start+0x148>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a37      	ldr	r2, [pc, #220]	@ (8002b88 <HAL_TIM_PWM_Start+0x204>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00e      	beq.n	8002acc <HAL_TIM_PWM_Start+0x148>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a36      	ldr	r2, [pc, #216]	@ (8002b8c <HAL_TIM_PWM_Start+0x208>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d009      	beq.n	8002acc <HAL_TIM_PWM_Start+0x148>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a34      	ldr	r2, [pc, #208]	@ (8002b90 <HAL_TIM_PWM_Start+0x20c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d004      	beq.n	8002acc <HAL_TIM_PWM_Start+0x148>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a33      	ldr	r2, [pc, #204]	@ (8002b94 <HAL_TIM_PWM_Start+0x210>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d101      	bne.n	8002ad0 <HAL_TIM_PWM_Start+0x14c>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <HAL_TIM_PWM_Start+0x14e>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ae4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a25      	ldr	r2, [pc, #148]	@ (8002b80 <HAL_TIM_PWM_Start+0x1fc>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d022      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002af8:	d01d      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a26      	ldr	r2, [pc, #152]	@ (8002b98 <HAL_TIM_PWM_Start+0x214>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d018      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a24      	ldr	r2, [pc, #144]	@ (8002b9c <HAL_TIM_PWM_Start+0x218>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d013      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a23      	ldr	r2, [pc, #140]	@ (8002ba0 <HAL_TIM_PWM_Start+0x21c>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d00e      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a19      	ldr	r2, [pc, #100]	@ (8002b84 <HAL_TIM_PWM_Start+0x200>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d009      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a18      	ldr	r2, [pc, #96]	@ (8002b88 <HAL_TIM_PWM_Start+0x204>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d004      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x1b2>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a18      	ldr	r2, [pc, #96]	@ (8002b94 <HAL_TIM_PWM_Start+0x210>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d115      	bne.n	8002b62 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <HAL_TIM_PWM_Start+0x220>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2b06      	cmp	r3, #6
 8002b46:	d015      	beq.n	8002b74 <HAL_TIM_PWM_Start+0x1f0>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b4e:	d011      	beq.n	8002b74 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0201 	orr.w	r2, r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b60:	e008      	b.n	8002b74 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0201 	orr.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	e000      	b.n	8002b76 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40012c00 	.word	0x40012c00
 8002b84:	40013400 	.word	0x40013400
 8002b88:	40014000 	.word	0x40014000
 8002b8c:	40014400 	.word	0x40014400
 8002b90:	40014800 	.word	0x40014800
 8002b94:	40015000 	.word	0x40015000
 8002b98:	40000400 	.word	0x40000400
 8002b9c:	40000800 	.word	0x40000800
 8002ba0:	40000c00 	.word	0x40000c00
 8002ba4:	00010007 	.word	0x00010007

08002ba8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d020      	beq.n	8002c0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d01b      	beq.n	8002c0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f06f 0202 	mvn.w	r2, #2
 8002bdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fb5c 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002bf8:	e005      	b.n	8002c06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 fb4e 	bl	800329c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 fb5f 	bl	80032c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0304 	and.w	r3, r3, #4
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d020      	beq.n	8002c58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d01b      	beq.n	8002c58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0204 	mvn.w	r2, #4
 8002c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fb36 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002c44:	e005      	b.n	8002c52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fb28 	bl	800329c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 fb39 	bl	80032c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	f003 0308 	and.w	r3, r3, #8
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d020      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d01b      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0208 	mvn.w	r2, #8
 8002c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2204      	movs	r2, #4
 8002c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fb10 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002c90:	e005      	b.n	8002c9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fb02 	bl	800329c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fb13 	bl	80032c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d020      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0210 	mvn.w	r2, #16
 8002cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 faea 	bl	80032b0 <HAL_TIM_IC_CaptureCallback>
 8002cdc:	e005      	b.n	8002cea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fadc 	bl	800329c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 faed 	bl	80032c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00c      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d007      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0201 	mvn.w	r2, #1
 8002d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7fd fddc 	bl	80008cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d104      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00c      	beq.n	8002d42 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d007      	beq.n	8002d42 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002d3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f001 f8a9 	bl	8003e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00c      	beq.n	8002d66 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d007      	beq.n	8002d66 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002d5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f001 f8a1 	bl	8003ea8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00c      	beq.n	8002d8a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d007      	beq.n	8002d8a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 faa7 	bl	80032d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f003 0320 	and.w	r3, r3, #32
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00c      	beq.n	8002dae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f003 0320 	and.w	r3, r3, #32
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d007      	beq.n	8002dae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f06f 0220 	mvn.w	r2, #32
 8002da6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f001 f869 	bl	8003e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00c      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d007      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f001 f875 	bl	8003ebc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00c      	beq.n	8002df6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002dee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f001 f86d 	bl	8003ed0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00c      	beq.n	8002e1a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d007      	beq.n	8002e1a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8002e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f001 f865 	bl	8003ee4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00c      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d007      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8002e36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f001 f85d 	bl	8003ef8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e0ff      	b.n	8003066 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b14      	cmp	r3, #20
 8002e72:	f200 80f0 	bhi.w	8003056 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002e76:	a201      	add	r2, pc, #4	@ (adr r2, 8002e7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7c:	08002ed1 	.word	0x08002ed1
 8002e80:	08003057 	.word	0x08003057
 8002e84:	08003057 	.word	0x08003057
 8002e88:	08003057 	.word	0x08003057
 8002e8c:	08002f11 	.word	0x08002f11
 8002e90:	08003057 	.word	0x08003057
 8002e94:	08003057 	.word	0x08003057
 8002e98:	08003057 	.word	0x08003057
 8002e9c:	08002f53 	.word	0x08002f53
 8002ea0:	08003057 	.word	0x08003057
 8002ea4:	08003057 	.word	0x08003057
 8002ea8:	08003057 	.word	0x08003057
 8002eac:	08002f93 	.word	0x08002f93
 8002eb0:	08003057 	.word	0x08003057
 8002eb4:	08003057 	.word	0x08003057
 8002eb8:	08003057 	.word	0x08003057
 8002ebc:	08002fd5 	.word	0x08002fd5
 8002ec0:	08003057 	.word	0x08003057
 8002ec4:	08003057 	.word	0x08003057
 8002ec8:	08003057 	.word	0x08003057
 8002ecc:	08003015 	.word	0x08003015
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fabc 	bl	8003454 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	699a      	ldr	r2, [r3, #24]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0208 	orr.w	r2, r2, #8
 8002eea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	699a      	ldr	r2, [r3, #24]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0204 	bic.w	r2, r2, #4
 8002efa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6999      	ldr	r1, [r3, #24]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	691a      	ldr	r2, [r3, #16]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	619a      	str	r2, [r3, #24]
      break;
 8002f0e:	e0a5      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 fb36 	bl	8003588 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	699a      	ldr	r2, [r3, #24]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6999      	ldr	r1, [r3, #24]
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	021a      	lsls	r2, r3, #8
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	619a      	str	r2, [r3, #24]
      break;
 8002f50:	e084      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68b9      	ldr	r1, [r7, #8]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 fba9 	bl	80036b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	69da      	ldr	r2, [r3, #28]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f042 0208 	orr.w	r2, r2, #8
 8002f6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	69da      	ldr	r2, [r3, #28]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0204 	bic.w	r2, r2, #4
 8002f7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	69d9      	ldr	r1, [r3, #28]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	61da      	str	r2, [r3, #28]
      break;
 8002f90:	e064      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68b9      	ldr	r1, [r7, #8]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 fc1b 	bl	80037d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	69da      	ldr	r2, [r3, #28]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	69da      	ldr	r2, [r3, #28]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	69d9      	ldr	r1, [r3, #28]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	021a      	lsls	r2, r3, #8
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	61da      	str	r2, [r3, #28]
      break;
 8002fd2:	e043      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 fc8e 	bl	80038fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0208 	orr.w	r2, r2, #8
 8002fee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0204 	bic.w	r2, r2, #4
 8002ffe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003012:	e023      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68b9      	ldr	r1, [r7, #8]
 800301a:	4618      	mov	r0, r3
 800301c:	f000 fcd8 	bl	80039d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800302e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800303e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	021a      	lsls	r2, r3, #8
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003054:	e002      	b.n	800305c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
      break;
 800305a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003064:	7dfb      	ldrb	r3, [r7, #23]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop

08003070 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800307a:	2300      	movs	r3, #0
 800307c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_TIM_ConfigClockSource+0x1c>
 8003088:	2302      	movs	r3, #2
 800308a:	e0f6      	b.n	800327a <HAL_TIM_ConfigClockSource+0x20a>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80030aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68ba      	ldr	r2, [r7, #8]
 80030be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a6f      	ldr	r2, [pc, #444]	@ (8003284 <HAL_TIM_ConfigClockSource+0x214>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	f000 80c1 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 80030cc:	4a6d      	ldr	r2, [pc, #436]	@ (8003284 <HAL_TIM_ConfigClockSource+0x214>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	f200 80c6 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 80030d4:	4a6c      	ldr	r2, [pc, #432]	@ (8003288 <HAL_TIM_ConfigClockSource+0x218>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	f000 80b9 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 80030dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003288 <HAL_TIM_ConfigClockSource+0x218>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	f200 80be 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 80030e4:	4a69      	ldr	r2, [pc, #420]	@ (800328c <HAL_TIM_ConfigClockSource+0x21c>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	f000 80b1 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 80030ec:	4a67      	ldr	r2, [pc, #412]	@ (800328c <HAL_TIM_ConfigClockSource+0x21c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	f200 80b6 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 80030f4:	4a66      	ldr	r2, [pc, #408]	@ (8003290 <HAL_TIM_ConfigClockSource+0x220>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	f000 80a9 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 80030fc:	4a64      	ldr	r2, [pc, #400]	@ (8003290 <HAL_TIM_ConfigClockSource+0x220>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	f200 80ae 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003104:	4a63      	ldr	r2, [pc, #396]	@ (8003294 <HAL_TIM_ConfigClockSource+0x224>)
 8003106:	4293      	cmp	r3, r2
 8003108:	f000 80a1 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 800310c:	4a61      	ldr	r2, [pc, #388]	@ (8003294 <HAL_TIM_ConfigClockSource+0x224>)
 800310e:	4293      	cmp	r3, r2
 8003110:	f200 80a6 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003114:	4a60      	ldr	r2, [pc, #384]	@ (8003298 <HAL_TIM_ConfigClockSource+0x228>)
 8003116:	4293      	cmp	r3, r2
 8003118:	f000 8099 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 800311c:	4a5e      	ldr	r2, [pc, #376]	@ (8003298 <HAL_TIM_ConfigClockSource+0x228>)
 800311e:	4293      	cmp	r3, r2
 8003120:	f200 809e 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003124:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003128:	f000 8091 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 800312c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003130:	f200 8096 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003138:	f000 8089 	beq.w	800324e <HAL_TIM_ConfigClockSource+0x1de>
 800313c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003140:	f200 808e 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003144:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003148:	d03e      	beq.n	80031c8 <HAL_TIM_ConfigClockSource+0x158>
 800314a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800314e:	f200 8087 	bhi.w	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003156:	f000 8086 	beq.w	8003266 <HAL_TIM_ConfigClockSource+0x1f6>
 800315a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800315e:	d87f      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003160:	2b70      	cmp	r3, #112	@ 0x70
 8003162:	d01a      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x12a>
 8003164:	2b70      	cmp	r3, #112	@ 0x70
 8003166:	d87b      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003168:	2b60      	cmp	r3, #96	@ 0x60
 800316a:	d050      	beq.n	800320e <HAL_TIM_ConfigClockSource+0x19e>
 800316c:	2b60      	cmp	r3, #96	@ 0x60
 800316e:	d877      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003170:	2b50      	cmp	r3, #80	@ 0x50
 8003172:	d03c      	beq.n	80031ee <HAL_TIM_ConfigClockSource+0x17e>
 8003174:	2b50      	cmp	r3, #80	@ 0x50
 8003176:	d873      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003178:	2b40      	cmp	r3, #64	@ 0x40
 800317a:	d058      	beq.n	800322e <HAL_TIM_ConfigClockSource+0x1be>
 800317c:	2b40      	cmp	r3, #64	@ 0x40
 800317e:	d86f      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003180:	2b30      	cmp	r3, #48	@ 0x30
 8003182:	d064      	beq.n	800324e <HAL_TIM_ConfigClockSource+0x1de>
 8003184:	2b30      	cmp	r3, #48	@ 0x30
 8003186:	d86b      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003188:	2b20      	cmp	r3, #32
 800318a:	d060      	beq.n	800324e <HAL_TIM_ConfigClockSource+0x1de>
 800318c:	2b20      	cmp	r3, #32
 800318e:	d867      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
 8003190:	2b00      	cmp	r3, #0
 8003192:	d05c      	beq.n	800324e <HAL_TIM_ConfigClockSource+0x1de>
 8003194:	2b10      	cmp	r3, #16
 8003196:	d05a      	beq.n	800324e <HAL_TIM_ConfigClockSource+0x1de>
 8003198:	e062      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031aa:	f000 fcf9 	bl	8003ba0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80031bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	609a      	str	r2, [r3, #8]
      break;
 80031c6:	e04f      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031d8:	f000 fce2 	bl	8003ba0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689a      	ldr	r2, [r3, #8]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031ea:	609a      	str	r2, [r3, #8]
      break;
 80031ec:	e03c      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fa:	461a      	mov	r2, r3
 80031fc:	f000 fc54 	bl	8003aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2150      	movs	r1, #80	@ 0x50
 8003206:	4618      	mov	r0, r3
 8003208:	f000 fcad 	bl	8003b66 <TIM_ITRx_SetConfig>
      break;
 800320c:	e02c      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800321a:	461a      	mov	r2, r3
 800321c:	f000 fc73 	bl	8003b06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2160      	movs	r1, #96	@ 0x60
 8003226:	4618      	mov	r0, r3
 8003228:	f000 fc9d 	bl	8003b66 <TIM_ITRx_SetConfig>
      break;
 800322c:	e01c      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800323a:	461a      	mov	r2, r3
 800323c:	f000 fc34 	bl	8003aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2140      	movs	r1, #64	@ 0x40
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fc8d 	bl	8003b66 <TIM_ITRx_SetConfig>
      break;
 800324c:	e00c      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4619      	mov	r1, r3
 8003258:	4610      	mov	r0, r2
 800325a:	f000 fc84 	bl	8003b66 <TIM_ITRx_SetConfig>
      break;
 800325e:	e003      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e000      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003266:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003278:	7bfb      	ldrb	r3, [r7, #15]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	00100070 	.word	0x00100070
 8003288:	00100060 	.word	0x00100060
 800328c:	00100050 	.word	0x00100050
 8003290:	00100040 	.word	0x00100040
 8003294:	00100030 	.word	0x00100030
 8003298:	00100020 	.word	0x00100020

0800329c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003430 <TIM_Base_SetConfig+0x144>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d017      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800330a:	d013      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a49      	ldr	r2, [pc, #292]	@ (8003434 <TIM_Base_SetConfig+0x148>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d00f      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a48      	ldr	r2, [pc, #288]	@ (8003438 <TIM_Base_SetConfig+0x14c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00b      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a47      	ldr	r2, [pc, #284]	@ (800343c <TIM_Base_SetConfig+0x150>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d007      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a46      	ldr	r2, [pc, #280]	@ (8003440 <TIM_Base_SetConfig+0x154>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d003      	beq.n	8003334 <TIM_Base_SetConfig+0x48>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a45      	ldr	r2, [pc, #276]	@ (8003444 <TIM_Base_SetConfig+0x158>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d108      	bne.n	8003346 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800333a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	4313      	orrs	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a39      	ldr	r2, [pc, #228]	@ (8003430 <TIM_Base_SetConfig+0x144>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d023      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003354:	d01f      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a36      	ldr	r2, [pc, #216]	@ (8003434 <TIM_Base_SetConfig+0x148>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d01b      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a35      	ldr	r2, [pc, #212]	@ (8003438 <TIM_Base_SetConfig+0x14c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d017      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a34      	ldr	r2, [pc, #208]	@ (800343c <TIM_Base_SetConfig+0x150>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d013      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a33      	ldr	r2, [pc, #204]	@ (8003440 <TIM_Base_SetConfig+0x154>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d00f      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a33      	ldr	r2, [pc, #204]	@ (8003448 <TIM_Base_SetConfig+0x15c>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d00b      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a32      	ldr	r2, [pc, #200]	@ (800344c <TIM_Base_SetConfig+0x160>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d007      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a31      	ldr	r2, [pc, #196]	@ (8003450 <TIM_Base_SetConfig+0x164>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d003      	beq.n	8003396 <TIM_Base_SetConfig+0xaa>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a2c      	ldr	r2, [pc, #176]	@ (8003444 <TIM_Base_SetConfig+0x158>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d108      	bne.n	80033a8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800339c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a18      	ldr	r2, [pc, #96]	@ (8003430 <TIM_Base_SetConfig+0x144>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d013      	beq.n	80033fc <TIM_Base_SetConfig+0x110>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003440 <TIM_Base_SetConfig+0x154>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d00f      	beq.n	80033fc <TIM_Base_SetConfig+0x110>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a1a      	ldr	r2, [pc, #104]	@ (8003448 <TIM_Base_SetConfig+0x15c>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d00b      	beq.n	80033fc <TIM_Base_SetConfig+0x110>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a19      	ldr	r2, [pc, #100]	@ (800344c <TIM_Base_SetConfig+0x160>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d007      	beq.n	80033fc <TIM_Base_SetConfig+0x110>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a18      	ldr	r2, [pc, #96]	@ (8003450 <TIM_Base_SetConfig+0x164>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d003      	beq.n	80033fc <TIM_Base_SetConfig+0x110>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a13      	ldr	r2, [pc, #76]	@ (8003444 <TIM_Base_SetConfig+0x158>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d103      	bne.n	8003404 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f023 0201 	bic.w	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	611a      	str	r2, [r3, #16]
  }
}
 8003422:	bf00      	nop
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40012c00 	.word	0x40012c00
 8003434:	40000400 	.word	0x40000400
 8003438:	40000800 	.word	0x40000800
 800343c:	40000c00 	.word	0x40000c00
 8003440:	40013400 	.word	0x40013400
 8003444:	40015000 	.word	0x40015000
 8003448:	40014000 	.word	0x40014000
 800344c:	40014400 	.word	0x40014400
 8003450:	40014800 	.word	0x40014800

08003454 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003454:	b480      	push	{r7}
 8003456:	b087      	sub	sp, #28
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f023 0201 	bic.w	r2, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 0303 	bic.w	r3, r3, #3
 800348e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f023 0302 	bic.w	r3, r3, #2
 80034a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a30      	ldr	r2, [pc, #192]	@ (8003570 <TIM_OC1_SetConfig+0x11c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d013      	beq.n	80034dc <TIM_OC1_SetConfig+0x88>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a2f      	ldr	r2, [pc, #188]	@ (8003574 <TIM_OC1_SetConfig+0x120>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00f      	beq.n	80034dc <TIM_OC1_SetConfig+0x88>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a2e      	ldr	r2, [pc, #184]	@ (8003578 <TIM_OC1_SetConfig+0x124>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00b      	beq.n	80034dc <TIM_OC1_SetConfig+0x88>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a2d      	ldr	r2, [pc, #180]	@ (800357c <TIM_OC1_SetConfig+0x128>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d007      	beq.n	80034dc <TIM_OC1_SetConfig+0x88>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003580 <TIM_OC1_SetConfig+0x12c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d003      	beq.n	80034dc <TIM_OC1_SetConfig+0x88>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a2b      	ldr	r2, [pc, #172]	@ (8003584 <TIM_OC1_SetConfig+0x130>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d10c      	bne.n	80034f6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f023 0308 	bic.w	r3, r3, #8
 80034e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f023 0304 	bic.w	r3, r3, #4
 80034f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003570 <TIM_OC1_SetConfig+0x11c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d013      	beq.n	8003526 <TIM_OC1_SetConfig+0xd2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a1c      	ldr	r2, [pc, #112]	@ (8003574 <TIM_OC1_SetConfig+0x120>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00f      	beq.n	8003526 <TIM_OC1_SetConfig+0xd2>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a1b      	ldr	r2, [pc, #108]	@ (8003578 <TIM_OC1_SetConfig+0x124>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d00b      	beq.n	8003526 <TIM_OC1_SetConfig+0xd2>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a1a      	ldr	r2, [pc, #104]	@ (800357c <TIM_OC1_SetConfig+0x128>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d007      	beq.n	8003526 <TIM_OC1_SetConfig+0xd2>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a19      	ldr	r2, [pc, #100]	@ (8003580 <TIM_OC1_SetConfig+0x12c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d003      	beq.n	8003526 <TIM_OC1_SetConfig+0xd2>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a18      	ldr	r2, [pc, #96]	@ (8003584 <TIM_OC1_SetConfig+0x130>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d111      	bne.n	800354a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800352c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003534:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4313      	orrs	r3, r2
 8003548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	621a      	str	r2, [r3, #32]
}
 8003564:	bf00      	nop
 8003566:	371c      	adds	r7, #28
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	40012c00 	.word	0x40012c00
 8003574:	40013400 	.word	0x40013400
 8003578:	40014000 	.word	0x40014000
 800357c:	40014400 	.word	0x40014400
 8003580:	40014800 	.word	0x40014800
 8003584:	40015000 	.word	0x40015000

08003588 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003588:	b480      	push	{r7}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f023 0210 	bic.w	r2, r3, #16
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	021b      	lsls	r3, r3, #8
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f023 0320 	bic.w	r3, r3, #32
 80035d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003698 <TIM_OC2_SetConfig+0x110>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d007      	beq.n	80035fc <TIM_OC2_SetConfig+0x74>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a2b      	ldr	r2, [pc, #172]	@ (800369c <TIM_OC2_SetConfig+0x114>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d003      	beq.n	80035fc <TIM_OC2_SetConfig+0x74>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a2a      	ldr	r2, [pc, #168]	@ (80036a0 <TIM_OC2_SetConfig+0x118>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d10d      	bne.n	8003618 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	4313      	orrs	r3, r2
 800360e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003616:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a1f      	ldr	r2, [pc, #124]	@ (8003698 <TIM_OC2_SetConfig+0x110>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d013      	beq.n	8003648 <TIM_OC2_SetConfig+0xc0>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a1e      	ldr	r2, [pc, #120]	@ (800369c <TIM_OC2_SetConfig+0x114>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d00f      	beq.n	8003648 <TIM_OC2_SetConfig+0xc0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a1e      	ldr	r2, [pc, #120]	@ (80036a4 <TIM_OC2_SetConfig+0x11c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d00b      	beq.n	8003648 <TIM_OC2_SetConfig+0xc0>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a1d      	ldr	r2, [pc, #116]	@ (80036a8 <TIM_OC2_SetConfig+0x120>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d007      	beq.n	8003648 <TIM_OC2_SetConfig+0xc0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4a1c      	ldr	r2, [pc, #112]	@ (80036ac <TIM_OC2_SetConfig+0x124>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d003      	beq.n	8003648 <TIM_OC2_SetConfig+0xc0>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a17      	ldr	r2, [pc, #92]	@ (80036a0 <TIM_OC2_SetConfig+0x118>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d113      	bne.n	8003670 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800364e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003656:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	621a      	str	r2, [r3, #32]
}
 800368a:	bf00      	nop
 800368c:	371c      	adds	r7, #28
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	40012c00 	.word	0x40012c00
 800369c:	40013400 	.word	0x40013400
 80036a0:	40015000 	.word	0x40015000
 80036a4:	40014000 	.word	0x40014000
 80036a8:	40014400 	.word	0x40014400
 80036ac:	40014800 	.word	0x40014800

080036b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f023 0303 	bic.w	r3, r3, #3
 80036ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a2b      	ldr	r2, [pc, #172]	@ (80037bc <TIM_OC3_SetConfig+0x10c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d007      	beq.n	8003722 <TIM_OC3_SetConfig+0x72>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a2a      	ldr	r2, [pc, #168]	@ (80037c0 <TIM_OC3_SetConfig+0x110>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d003      	beq.n	8003722 <TIM_OC3_SetConfig+0x72>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a29      	ldr	r2, [pc, #164]	@ (80037c4 <TIM_OC3_SetConfig+0x114>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d10d      	bne.n	800373e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003728:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800373c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a1e      	ldr	r2, [pc, #120]	@ (80037bc <TIM_OC3_SetConfig+0x10c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <TIM_OC3_SetConfig+0xbe>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a1d      	ldr	r2, [pc, #116]	@ (80037c0 <TIM_OC3_SetConfig+0x110>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00f      	beq.n	800376e <TIM_OC3_SetConfig+0xbe>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a1d      	ldr	r2, [pc, #116]	@ (80037c8 <TIM_OC3_SetConfig+0x118>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d00b      	beq.n	800376e <TIM_OC3_SetConfig+0xbe>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a1c      	ldr	r2, [pc, #112]	@ (80037cc <TIM_OC3_SetConfig+0x11c>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d007      	beq.n	800376e <TIM_OC3_SetConfig+0xbe>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a1b      	ldr	r2, [pc, #108]	@ (80037d0 <TIM_OC3_SetConfig+0x120>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d003      	beq.n	800376e <TIM_OC3_SetConfig+0xbe>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a16      	ldr	r2, [pc, #88]	@ (80037c4 <TIM_OC3_SetConfig+0x114>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d113      	bne.n	8003796 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800377c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	621a      	str	r2, [r3, #32]
}
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40013400 	.word	0x40013400
 80037c4:	40015000 	.word	0x40015000
 80037c8:	40014000 	.word	0x40014000
 80037cc:	40014400 	.word	0x40014400
 80037d0:	40014800 	.word	0x40014800

080037d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800380e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	021b      	lsls	r3, r3, #8
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	4313      	orrs	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003822:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	031b      	lsls	r3, r3, #12
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a2c      	ldr	r2, [pc, #176]	@ (80038e4 <TIM_OC4_SetConfig+0x110>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d007      	beq.n	8003848 <TIM_OC4_SetConfig+0x74>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a2b      	ldr	r2, [pc, #172]	@ (80038e8 <TIM_OC4_SetConfig+0x114>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d003      	beq.n	8003848 <TIM_OC4_SetConfig+0x74>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a2a      	ldr	r2, [pc, #168]	@ (80038ec <TIM_OC4_SetConfig+0x118>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d10d      	bne.n	8003864 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800384e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	031b      	lsls	r3, r3, #12
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	4313      	orrs	r3, r2
 800385a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003862:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a1f      	ldr	r2, [pc, #124]	@ (80038e4 <TIM_OC4_SetConfig+0x110>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d013      	beq.n	8003894 <TIM_OC4_SetConfig+0xc0>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a1e      	ldr	r2, [pc, #120]	@ (80038e8 <TIM_OC4_SetConfig+0x114>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00f      	beq.n	8003894 <TIM_OC4_SetConfig+0xc0>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a1e      	ldr	r2, [pc, #120]	@ (80038f0 <TIM_OC4_SetConfig+0x11c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d00b      	beq.n	8003894 <TIM_OC4_SetConfig+0xc0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a1d      	ldr	r2, [pc, #116]	@ (80038f4 <TIM_OC4_SetConfig+0x120>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d007      	beq.n	8003894 <TIM_OC4_SetConfig+0xc0>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a1c      	ldr	r2, [pc, #112]	@ (80038f8 <TIM_OC4_SetConfig+0x124>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d003      	beq.n	8003894 <TIM_OC4_SetConfig+0xc0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <TIM_OC4_SetConfig+0x118>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d113      	bne.n	80038bc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800389a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	019b      	lsls	r3, r3, #6
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	019b      	lsls	r3, r3, #6
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	621a      	str	r2, [r3, #32]
}
 80038d6:	bf00      	nop
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40012c00 	.word	0x40012c00
 80038e8:	40013400 	.word	0x40013400
 80038ec:	40015000 	.word	0x40015000
 80038f0:	40014000 	.word	0x40014000
 80038f4:	40014400 	.word	0x40014400
 80038f8:	40014800 	.word	0x40014800

080038fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b087      	sub	sp, #28
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800392a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800392e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003940:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	041b      	lsls	r3, r3, #16
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a19      	ldr	r2, [pc, #100]	@ (80039b8 <TIM_OC5_SetConfig+0xbc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d013      	beq.n	800397e <TIM_OC5_SetConfig+0x82>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a18      	ldr	r2, [pc, #96]	@ (80039bc <TIM_OC5_SetConfig+0xc0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d00f      	beq.n	800397e <TIM_OC5_SetConfig+0x82>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a17      	ldr	r2, [pc, #92]	@ (80039c0 <TIM_OC5_SetConfig+0xc4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00b      	beq.n	800397e <TIM_OC5_SetConfig+0x82>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a16      	ldr	r2, [pc, #88]	@ (80039c4 <TIM_OC5_SetConfig+0xc8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d007      	beq.n	800397e <TIM_OC5_SetConfig+0x82>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a15      	ldr	r2, [pc, #84]	@ (80039c8 <TIM_OC5_SetConfig+0xcc>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d003      	beq.n	800397e <TIM_OC5_SetConfig+0x82>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a14      	ldr	r2, [pc, #80]	@ (80039cc <TIM_OC5_SetConfig+0xd0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d109      	bne.n	8003992 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003984:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	021b      	lsls	r3, r3, #8
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	4313      	orrs	r3, r2
 8003990:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	621a      	str	r2, [r3, #32]
}
 80039ac:	bf00      	nop
 80039ae:	371c      	adds	r7, #28
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	40012c00 	.word	0x40012c00
 80039bc:	40013400 	.word	0x40013400
 80039c0:	40014000 	.word	0x40014000
 80039c4:	40014400 	.word	0x40014400
 80039c8:	40014800 	.word	0x40014800
 80039cc:	40015000 	.word	0x40015000

080039d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	021b      	lsls	r3, r3, #8
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	051b      	lsls	r3, r3, #20
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a1a      	ldr	r2, [pc, #104]	@ (8003a90 <TIM_OC6_SetConfig+0xc0>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d013      	beq.n	8003a54 <TIM_OC6_SetConfig+0x84>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a19      	ldr	r2, [pc, #100]	@ (8003a94 <TIM_OC6_SetConfig+0xc4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d00f      	beq.n	8003a54 <TIM_OC6_SetConfig+0x84>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a18      	ldr	r2, [pc, #96]	@ (8003a98 <TIM_OC6_SetConfig+0xc8>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d00b      	beq.n	8003a54 <TIM_OC6_SetConfig+0x84>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a17      	ldr	r2, [pc, #92]	@ (8003a9c <TIM_OC6_SetConfig+0xcc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d007      	beq.n	8003a54 <TIM_OC6_SetConfig+0x84>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a16      	ldr	r2, [pc, #88]	@ (8003aa0 <TIM_OC6_SetConfig+0xd0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d003      	beq.n	8003a54 <TIM_OC6_SetConfig+0x84>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a15      	ldr	r2, [pc, #84]	@ (8003aa4 <TIM_OC6_SetConfig+0xd4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d109      	bne.n	8003a68 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	029b      	lsls	r3, r3, #10
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	621a      	str	r2, [r3, #32]
}
 8003a82:	bf00      	nop
 8003a84:	371c      	adds	r7, #28
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40012c00 	.word	0x40012c00
 8003a94:	40013400 	.word	0x40013400
 8003a98:	40014000 	.word	0x40014000
 8003a9c:	40014400 	.word	0x40014400
 8003aa0:	40014800 	.word	0x40014800
 8003aa4:	40015000 	.word	0x40015000

08003aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	f023 0201 	bic.w	r2, r3, #1
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	011b      	lsls	r3, r3, #4
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f023 030a 	bic.w	r3, r3, #10
 8003ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	621a      	str	r2, [r3, #32]
}
 8003afa:	bf00      	nop
 8003afc:	371c      	adds	r7, #28
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b087      	sub	sp, #28
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	60f8      	str	r0, [r7, #12]
 8003b0e:	60b9      	str	r1, [r7, #8]
 8003b10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f023 0210 	bic.w	r2, r3, #16
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	031b      	lsls	r3, r3, #12
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	621a      	str	r2, [r3, #32]
}
 8003b5a:	bf00      	nop
 8003b5c:	371c      	adds	r7, #28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b085      	sub	sp, #20
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
 8003b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f043 0307 	orr.w	r3, r3, #7
 8003b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	609a      	str	r2, [r3, #8]
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	021a      	lsls	r2, r3, #8
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	609a      	str	r2, [r3, #8]
}
 8003bd4:	bf00      	nop
 8003bd6:	371c      	adds	r7, #28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b087      	sub	sp, #28
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f003 031f 	and.w	r3, r3, #31
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a1a      	ldr	r2, [r3, #32]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	401a      	ands	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6a1a      	ldr	r2, [r3, #32]
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 031f 	and.w	r3, r3, #31
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	fa01 f303 	lsl.w	r3, r1, r3
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	621a      	str	r2, [r3, #32]
}
 8003c1e:	bf00      	nop
 8003c20:	371c      	adds	r7, #28
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c40:	2302      	movs	r3, #2
 8003c42:	e074      	b.n	8003d2e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a34      	ldr	r2, [pc, #208]	@ (8003d3c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d009      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a33      	ldr	r2, [pc, #204]	@ (8003d40 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d004      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a31      	ldr	r2, [pc, #196]	@ (8003d44 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d108      	bne.n	8003c94 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003c88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a21      	ldr	r2, [pc, #132]	@ (8003d3c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d022      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cc4:	d01d      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a1f      	ldr	r2, [pc, #124]	@ (8003d48 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d018      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d4c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d013      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a1c      	ldr	r2, [pc, #112]	@ (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d00e      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a15      	ldr	r2, [pc, #84]	@ (8003d40 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d009      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a18      	ldr	r2, [pc, #96]	@ (8003d54 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d004      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a11      	ldr	r2, [pc, #68]	@ (8003d44 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10c      	bne.n	8003d1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40012c00 	.word	0x40012c00
 8003d40:	40013400 	.word	0x40013400
 8003d44:	40015000 	.word	0x40015000
 8003d48:	40000400 	.word	0x40000400
 8003d4c:	40000800 	.word	0x40000800
 8003d50:	40000c00 	.word	0x40000c00
 8003d54:	40014000 	.word	0x40014000

08003d58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003d62:	2300      	movs	r3, #0
 8003d64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d101      	bne.n	8003d74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003d70:	2302      	movs	r3, #2
 8003d72:	e078      	b.n	8003e66 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	041b      	lsls	r3, r3, #16
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a1c      	ldr	r2, [pc, #112]	@ (8003e74 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d009      	beq.n	8003e1a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e78 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a19      	ldr	r2, [pc, #100]	@ (8003e7c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d11c      	bne.n	8003e54 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e24:	051b      	lsls	r3, r3, #20
 8003e26:	4313      	orrs	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40012c00 	.word	0x40012c00
 8003e78:	40013400 	.word	0x40013400
 8003e7c:	40015000 	.word	0x40015000

08003e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e042      	b.n	8003fa4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d106      	bne.n	8003f36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7fc ffeb 	bl	8000f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2224      	movs	r2, #36	@ 0x24
 8003f3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0201 	bic.w	r2, r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 fbb2 	bl	80046c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f8b3 	bl	80040c8 <UART_SetConfig>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e01b      	b.n	8003fa4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0201 	orr.w	r2, r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 fc31 	bl	8004804 <UART_CheckIdleState>
 8003fa2:	4603      	mov	r3, r0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08a      	sub	sp, #40	@ 0x28
 8003fb0:	af02      	add	r7, sp, #8
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	603b      	str	r3, [r7, #0]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc2:	2b20      	cmp	r3, #32
 8003fc4:	d17b      	bne.n	80040be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <HAL_UART_Transmit+0x26>
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e074      	b.n	80040c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2221      	movs	r2, #33	@ 0x21
 8003fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fe6:	f7fd f877 	bl	80010d8 <HAL_GetTick>
 8003fea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	88fa      	ldrh	r2, [r7, #6]
 8003ff0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	88fa      	ldrh	r2, [r7, #6]
 8003ff8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004004:	d108      	bne.n	8004018 <HAL_UART_Transmit+0x6c>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d104      	bne.n	8004018 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	61bb      	str	r3, [r7, #24]
 8004016:	e003      	b.n	8004020 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004020:	e030      	b.n	8004084 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2200      	movs	r2, #0
 800402a:	2180      	movs	r1, #128	@ 0x80
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 fc93 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2220      	movs	r2, #32
 800403c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e03d      	b.n	80040c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004058:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	3302      	adds	r3, #2
 800405e:	61bb      	str	r3, [r7, #24]
 8004060:	e007      	b.n	8004072 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	781a      	ldrb	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	3301      	adds	r3, #1
 8004070:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004078:	b29b      	uxth	r3, r3
 800407a:	3b01      	subs	r3, #1
 800407c:	b29a      	uxth	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1c8      	bne.n	8004022 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2200      	movs	r2, #0
 8004098:	2140      	movs	r1, #64	@ 0x40
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 fc5c 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e006      	b.n	80040c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e000      	b.n	80040c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80040be:	2302      	movs	r3, #2
  }
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3720      	adds	r7, #32
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040cc:	b08c      	sub	sp, #48	@ 0x30
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	431a      	orrs	r2, r3
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	431a      	orrs	r2, r3
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	4baa      	ldr	r3, [pc, #680]	@ (80043a0 <UART_SetConfig+0x2d8>)
 80040f8:	4013      	ands	r3, r2
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	6812      	ldr	r2, [r2, #0]
 80040fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004100:	430b      	orrs	r3, r1
 8004102:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	68da      	ldr	r2, [r3, #12]
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a9f      	ldr	r2, [pc, #636]	@ (80043a4 <UART_SetConfig+0x2dc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004130:	4313      	orrs	r3, r2
 8004132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800413e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	6812      	ldr	r2, [r2, #0]
 8004146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004148:	430b      	orrs	r3, r1
 800414a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	f023 010f 	bic.w	r1, r3, #15
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	430a      	orrs	r2, r1
 8004160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a90      	ldr	r2, [pc, #576]	@ (80043a8 <UART_SetConfig+0x2e0>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d125      	bne.n	80041b8 <UART_SetConfig+0xf0>
 800416c:	4b8f      	ldr	r3, [pc, #572]	@ (80043ac <UART_SetConfig+0x2e4>)
 800416e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004172:	f003 0303 	and.w	r3, r3, #3
 8004176:	2b03      	cmp	r3, #3
 8004178:	d81a      	bhi.n	80041b0 <UART_SetConfig+0xe8>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <UART_SetConfig+0xb8>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	08004191 	.word	0x08004191
 8004184:	080041a1 	.word	0x080041a1
 8004188:	08004199 	.word	0x08004199
 800418c:	080041a9 	.word	0x080041a9
 8004190:	2301      	movs	r3, #1
 8004192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004196:	e116      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004198:	2302      	movs	r3, #2
 800419a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800419e:	e112      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80041a0:	2304      	movs	r3, #4
 80041a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041a6:	e10e      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80041a8:	2308      	movs	r3, #8
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ae:	e10a      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80041b0:	2310      	movs	r3, #16
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b6:	e106      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a7c      	ldr	r2, [pc, #496]	@ (80043b0 <UART_SetConfig+0x2e8>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d138      	bne.n	8004234 <UART_SetConfig+0x16c>
 80041c2:	4b7a      	ldr	r3, [pc, #488]	@ (80043ac <UART_SetConfig+0x2e4>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	f003 030c 	and.w	r3, r3, #12
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d82d      	bhi.n	800422c <UART_SetConfig+0x164>
 80041d0:	a201      	add	r2, pc, #4	@ (adr r2, 80041d8 <UART_SetConfig+0x110>)
 80041d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d6:	bf00      	nop
 80041d8:	0800420d 	.word	0x0800420d
 80041dc:	0800422d 	.word	0x0800422d
 80041e0:	0800422d 	.word	0x0800422d
 80041e4:	0800422d 	.word	0x0800422d
 80041e8:	0800421d 	.word	0x0800421d
 80041ec:	0800422d 	.word	0x0800422d
 80041f0:	0800422d 	.word	0x0800422d
 80041f4:	0800422d 	.word	0x0800422d
 80041f8:	08004215 	.word	0x08004215
 80041fc:	0800422d 	.word	0x0800422d
 8004200:	0800422d 	.word	0x0800422d
 8004204:	0800422d 	.word	0x0800422d
 8004208:	08004225 	.word	0x08004225
 800420c:	2300      	movs	r3, #0
 800420e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004212:	e0d8      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004214:	2302      	movs	r3, #2
 8004216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800421a:	e0d4      	b.n	80043c6 <UART_SetConfig+0x2fe>
 800421c:	2304      	movs	r3, #4
 800421e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004222:	e0d0      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004224:	2308      	movs	r3, #8
 8004226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800422a:	e0cc      	b.n	80043c6 <UART_SetConfig+0x2fe>
 800422c:	2310      	movs	r3, #16
 800422e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004232:	e0c8      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a5e      	ldr	r2, [pc, #376]	@ (80043b4 <UART_SetConfig+0x2ec>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d125      	bne.n	800428a <UART_SetConfig+0x1c2>
 800423e:	4b5b      	ldr	r3, [pc, #364]	@ (80043ac <UART_SetConfig+0x2e4>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004244:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004248:	2b30      	cmp	r3, #48	@ 0x30
 800424a:	d016      	beq.n	800427a <UART_SetConfig+0x1b2>
 800424c:	2b30      	cmp	r3, #48	@ 0x30
 800424e:	d818      	bhi.n	8004282 <UART_SetConfig+0x1ba>
 8004250:	2b20      	cmp	r3, #32
 8004252:	d00a      	beq.n	800426a <UART_SetConfig+0x1a2>
 8004254:	2b20      	cmp	r3, #32
 8004256:	d814      	bhi.n	8004282 <UART_SetConfig+0x1ba>
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <UART_SetConfig+0x19a>
 800425c:	2b10      	cmp	r3, #16
 800425e:	d008      	beq.n	8004272 <UART_SetConfig+0x1aa>
 8004260:	e00f      	b.n	8004282 <UART_SetConfig+0x1ba>
 8004262:	2300      	movs	r3, #0
 8004264:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004268:	e0ad      	b.n	80043c6 <UART_SetConfig+0x2fe>
 800426a:	2302      	movs	r3, #2
 800426c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004270:	e0a9      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004272:	2304      	movs	r3, #4
 8004274:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004278:	e0a5      	b.n	80043c6 <UART_SetConfig+0x2fe>
 800427a:	2308      	movs	r3, #8
 800427c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004280:	e0a1      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004282:	2310      	movs	r3, #16
 8004284:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004288:	e09d      	b.n	80043c6 <UART_SetConfig+0x2fe>
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a4a      	ldr	r2, [pc, #296]	@ (80043b8 <UART_SetConfig+0x2f0>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d125      	bne.n	80042e0 <UART_SetConfig+0x218>
 8004294:	4b45      	ldr	r3, [pc, #276]	@ (80043ac <UART_SetConfig+0x2e4>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800429e:	2bc0      	cmp	r3, #192	@ 0xc0
 80042a0:	d016      	beq.n	80042d0 <UART_SetConfig+0x208>
 80042a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80042a4:	d818      	bhi.n	80042d8 <UART_SetConfig+0x210>
 80042a6:	2b80      	cmp	r3, #128	@ 0x80
 80042a8:	d00a      	beq.n	80042c0 <UART_SetConfig+0x1f8>
 80042aa:	2b80      	cmp	r3, #128	@ 0x80
 80042ac:	d814      	bhi.n	80042d8 <UART_SetConfig+0x210>
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d002      	beq.n	80042b8 <UART_SetConfig+0x1f0>
 80042b2:	2b40      	cmp	r3, #64	@ 0x40
 80042b4:	d008      	beq.n	80042c8 <UART_SetConfig+0x200>
 80042b6:	e00f      	b.n	80042d8 <UART_SetConfig+0x210>
 80042b8:	2300      	movs	r3, #0
 80042ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042be:	e082      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80042c0:	2302      	movs	r3, #2
 80042c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042c6:	e07e      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80042c8:	2304      	movs	r3, #4
 80042ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ce:	e07a      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80042d0:	2308      	movs	r3, #8
 80042d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042d6:	e076      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80042d8:	2310      	movs	r3, #16
 80042da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042de:	e072      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a35      	ldr	r2, [pc, #212]	@ (80043bc <UART_SetConfig+0x2f4>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d12a      	bne.n	8004340 <UART_SetConfig+0x278>
 80042ea:	4b30      	ldr	r3, [pc, #192]	@ (80043ac <UART_SetConfig+0x2e4>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042f8:	d01a      	beq.n	8004330 <UART_SetConfig+0x268>
 80042fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042fe:	d81b      	bhi.n	8004338 <UART_SetConfig+0x270>
 8004300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004304:	d00c      	beq.n	8004320 <UART_SetConfig+0x258>
 8004306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800430a:	d815      	bhi.n	8004338 <UART_SetConfig+0x270>
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <UART_SetConfig+0x250>
 8004310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004314:	d008      	beq.n	8004328 <UART_SetConfig+0x260>
 8004316:	e00f      	b.n	8004338 <UART_SetConfig+0x270>
 8004318:	2300      	movs	r3, #0
 800431a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800431e:	e052      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004320:	2302      	movs	r3, #2
 8004322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004326:	e04e      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004328:	2304      	movs	r3, #4
 800432a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800432e:	e04a      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004330:	2308      	movs	r3, #8
 8004332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004336:	e046      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004338:	2310      	movs	r3, #16
 800433a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433e:	e042      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a17      	ldr	r2, [pc, #92]	@ (80043a4 <UART_SetConfig+0x2dc>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d13a      	bne.n	80043c0 <UART_SetConfig+0x2f8>
 800434a:	4b18      	ldr	r3, [pc, #96]	@ (80043ac <UART_SetConfig+0x2e4>)
 800434c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004350:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004358:	d01a      	beq.n	8004390 <UART_SetConfig+0x2c8>
 800435a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800435e:	d81b      	bhi.n	8004398 <UART_SetConfig+0x2d0>
 8004360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004364:	d00c      	beq.n	8004380 <UART_SetConfig+0x2b8>
 8004366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800436a:	d815      	bhi.n	8004398 <UART_SetConfig+0x2d0>
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <UART_SetConfig+0x2b0>
 8004370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004374:	d008      	beq.n	8004388 <UART_SetConfig+0x2c0>
 8004376:	e00f      	b.n	8004398 <UART_SetConfig+0x2d0>
 8004378:	2300      	movs	r3, #0
 800437a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800437e:	e022      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004380:	2302      	movs	r3, #2
 8004382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004386:	e01e      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004388:	2304      	movs	r3, #4
 800438a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800438e:	e01a      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004390:	2308      	movs	r3, #8
 8004392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004396:	e016      	b.n	80043c6 <UART_SetConfig+0x2fe>
 8004398:	2310      	movs	r3, #16
 800439a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800439e:	e012      	b.n	80043c6 <UART_SetConfig+0x2fe>
 80043a0:	cfff69f3 	.word	0xcfff69f3
 80043a4:	40008000 	.word	0x40008000
 80043a8:	40013800 	.word	0x40013800
 80043ac:	40021000 	.word	0x40021000
 80043b0:	40004400 	.word	0x40004400
 80043b4:	40004800 	.word	0x40004800
 80043b8:	40004c00 	.word	0x40004c00
 80043bc:	40005000 	.word	0x40005000
 80043c0:	2310      	movs	r3, #16
 80043c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4aae      	ldr	r2, [pc, #696]	@ (8004684 <UART_SetConfig+0x5bc>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	f040 8097 	bne.w	8004500 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80043d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d823      	bhi.n	8004422 <UART_SetConfig+0x35a>
 80043da:	a201      	add	r2, pc, #4	@ (adr r2, 80043e0 <UART_SetConfig+0x318>)
 80043dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e0:	08004405 	.word	0x08004405
 80043e4:	08004423 	.word	0x08004423
 80043e8:	0800440d 	.word	0x0800440d
 80043ec:	08004423 	.word	0x08004423
 80043f0:	08004413 	.word	0x08004413
 80043f4:	08004423 	.word	0x08004423
 80043f8:	08004423 	.word	0x08004423
 80043fc:	08004423 	.word	0x08004423
 8004400:	0800441b 	.word	0x0800441b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004404:	f7fd fecc 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 8004408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800440a:	e010      	b.n	800442e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800440c:	4b9e      	ldr	r3, [pc, #632]	@ (8004688 <UART_SetConfig+0x5c0>)
 800440e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004410:	e00d      	b.n	800442e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004412:	f7fd fe57 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8004416:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004418:	e009      	b.n	800442e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800441a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800441e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004420:	e005      	b.n	800442e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004422:	2300      	movs	r3, #0
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800442c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 8130 	beq.w	8004696 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	4a94      	ldr	r2, [pc, #592]	@ (800468c <UART_SetConfig+0x5c4>)
 800443c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004440:	461a      	mov	r2, r3
 8004442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004444:	fbb3 f3f2 	udiv	r3, r3, r2
 8004448:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	4413      	add	r3, r2
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	429a      	cmp	r2, r3
 8004458:	d305      	bcc.n	8004466 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	429a      	cmp	r2, r3
 8004464:	d903      	bls.n	800446e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800446c:	e113      	b.n	8004696 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800446e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004470:	2200      	movs	r2, #0
 8004472:	60bb      	str	r3, [r7, #8]
 8004474:	60fa      	str	r2, [r7, #12]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447a:	4a84      	ldr	r2, [pc, #528]	@ (800468c <UART_SetConfig+0x5c4>)
 800447c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004480:	b29b      	uxth	r3, r3
 8004482:	2200      	movs	r2, #0
 8004484:	603b      	str	r3, [r7, #0]
 8004486:	607a      	str	r2, [r7, #4]
 8004488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800448c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004490:	f7fb ff1e 	bl	80002d0 <__aeabi_uldivmod>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	4610      	mov	r0, r2
 800449a:	4619      	mov	r1, r3
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	020b      	lsls	r3, r1, #8
 80044a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80044aa:	0202      	lsls	r2, r0, #8
 80044ac:	6979      	ldr	r1, [r7, #20]
 80044ae:	6849      	ldr	r1, [r1, #4]
 80044b0:	0849      	lsrs	r1, r1, #1
 80044b2:	2000      	movs	r0, #0
 80044b4:	460c      	mov	r4, r1
 80044b6:	4605      	mov	r5, r0
 80044b8:	eb12 0804 	adds.w	r8, r2, r4
 80044bc:	eb43 0905 	adc.w	r9, r3, r5
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	469a      	mov	sl, r3
 80044c8:	4693      	mov	fp, r2
 80044ca:	4652      	mov	r2, sl
 80044cc:	465b      	mov	r3, fp
 80044ce:	4640      	mov	r0, r8
 80044d0:	4649      	mov	r1, r9
 80044d2:	f7fb fefd 	bl	80002d0 <__aeabi_uldivmod>
 80044d6:	4602      	mov	r2, r0
 80044d8:	460b      	mov	r3, r1
 80044da:	4613      	mov	r3, r2
 80044dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044e4:	d308      	bcc.n	80044f8 <UART_SetConfig+0x430>
 80044e6:	6a3b      	ldr	r3, [r7, #32]
 80044e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ec:	d204      	bcs.n	80044f8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6a3a      	ldr	r2, [r7, #32]
 80044f4:	60da      	str	r2, [r3, #12]
 80044f6:	e0ce      	b.n	8004696 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80044fe:	e0ca      	b.n	8004696 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004508:	d166      	bne.n	80045d8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800450a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800450e:	2b08      	cmp	r3, #8
 8004510:	d827      	bhi.n	8004562 <UART_SetConfig+0x49a>
 8004512:	a201      	add	r2, pc, #4	@ (adr r2, 8004518 <UART_SetConfig+0x450>)
 8004514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004518:	0800453d 	.word	0x0800453d
 800451c:	08004545 	.word	0x08004545
 8004520:	0800454d 	.word	0x0800454d
 8004524:	08004563 	.word	0x08004563
 8004528:	08004553 	.word	0x08004553
 800452c:	08004563 	.word	0x08004563
 8004530:	08004563 	.word	0x08004563
 8004534:	08004563 	.word	0x08004563
 8004538:	0800455b 	.word	0x0800455b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800453c:	f7fd fe30 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 8004540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004542:	e014      	b.n	800456e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004544:	f7fd fe42 	bl	80021cc <HAL_RCC_GetPCLK2Freq>
 8004548:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800454a:	e010      	b.n	800456e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800454c:	4b4e      	ldr	r3, [pc, #312]	@ (8004688 <UART_SetConfig+0x5c0>)
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004550:	e00d      	b.n	800456e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004552:	f7fd fdb7 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8004556:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004558:	e009      	b.n	800456e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800455a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800455e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004560:	e005      	b.n	800456e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800456c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800456e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8090 	beq.w	8004696 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	4a44      	ldr	r2, [pc, #272]	@ (800468c <UART_SetConfig+0x5c4>)
 800457c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004580:	461a      	mov	r2, r3
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	fbb3 f3f2 	udiv	r3, r3, r2
 8004588:	005a      	lsls	r2, r3, #1
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	441a      	add	r2, r3
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	fbb2 f3f3 	udiv	r3, r2, r3
 800459a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	2b0f      	cmp	r3, #15
 80045a0:	d916      	bls.n	80045d0 <UART_SetConfig+0x508>
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045a8:	d212      	bcs.n	80045d0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	f023 030f 	bic.w	r3, r3, #15
 80045b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045b4:	6a3b      	ldr	r3, [r7, #32]
 80045b6:	085b      	lsrs	r3, r3, #1
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	b29a      	uxth	r2, r3
 80045c0:	8bfb      	ldrh	r3, [r7, #30]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	8bfa      	ldrh	r2, [r7, #30]
 80045cc:	60da      	str	r2, [r3, #12]
 80045ce:	e062      	b.n	8004696 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80045d6:	e05e      	b.n	8004696 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d828      	bhi.n	8004632 <UART_SetConfig+0x56a>
 80045e0:	a201      	add	r2, pc, #4	@ (adr r2, 80045e8 <UART_SetConfig+0x520>)
 80045e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e6:	bf00      	nop
 80045e8:	0800460d 	.word	0x0800460d
 80045ec:	08004615 	.word	0x08004615
 80045f0:	0800461d 	.word	0x0800461d
 80045f4:	08004633 	.word	0x08004633
 80045f8:	08004623 	.word	0x08004623
 80045fc:	08004633 	.word	0x08004633
 8004600:	08004633 	.word	0x08004633
 8004604:	08004633 	.word	0x08004633
 8004608:	0800462b 	.word	0x0800462b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800460c:	f7fd fdc8 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 8004610:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004612:	e014      	b.n	800463e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004614:	f7fd fdda 	bl	80021cc <HAL_RCC_GetPCLK2Freq>
 8004618:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800461a:	e010      	b.n	800463e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800461c:	4b1a      	ldr	r3, [pc, #104]	@ (8004688 <UART_SetConfig+0x5c0>)
 800461e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004620:	e00d      	b.n	800463e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004622:	f7fd fd4f 	bl	80020c4 <HAL_RCC_GetSysClockFreq>
 8004626:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004628:	e009      	b.n	800463e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800462a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004630:	e005      	b.n	800463e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800463c:	bf00      	nop
    }

    if (pclk != 0U)
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	2b00      	cmp	r3, #0
 8004642:	d028      	beq.n	8004696 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	4a10      	ldr	r2, [pc, #64]	@ (800468c <UART_SetConfig+0x5c4>)
 800464a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800464e:	461a      	mov	r2, r3
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	fbb3 f2f2 	udiv	r2, r3, r2
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	085b      	lsrs	r3, r3, #1
 800465c:	441a      	add	r2, r3
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	fbb2 f3f3 	udiv	r3, r2, r3
 8004666:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	2b0f      	cmp	r3, #15
 800466c:	d910      	bls.n	8004690 <UART_SetConfig+0x5c8>
 800466e:	6a3b      	ldr	r3, [r7, #32]
 8004670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004674:	d20c      	bcs.n	8004690 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	b29a      	uxth	r2, r3
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60da      	str	r2, [r3, #12]
 8004680:	e009      	b.n	8004696 <UART_SetConfig+0x5ce>
 8004682:	bf00      	nop
 8004684:	40008000 	.word	0x40008000
 8004688:	00f42400 	.word	0x00f42400
 800468c:	08005680 	.word	0x08005680
      }
      else
      {
        ret = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2201      	movs	r2, #1
 800469a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	2200      	movs	r2, #0
 80046aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2200      	movs	r2, #0
 80046b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80046b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3730      	adds	r7, #48	@ 0x30
 80046ba:	46bd      	mov	sp, r7
 80046bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080046c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046cc:	f003 0308 	and.w	r3, r3, #8
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00a      	beq.n	80046ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	430a      	orrs	r2, r1
 80046e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	430a      	orrs	r2, r1
 800470a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00a      	beq.n	800472e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	430a      	orrs	r2, r1
 800474e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01a      	beq.n	80047d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047be:	d10a      	bne.n	80047d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	605a      	str	r2, [r3, #4]
  }
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b098      	sub	sp, #96	@ 0x60
 8004808:	af02      	add	r7, sp, #8
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004814:	f7fc fc60 	bl	80010d8 <HAL_GetTick>
 8004818:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b08      	cmp	r3, #8
 8004826:	d12f      	bne.n	8004888 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004828:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004830:	2200      	movs	r2, #0
 8004832:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f88e 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d022      	beq.n	8004888 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800484a:	e853 3f00 	ldrex	r3, [r3]
 800484e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004856:	653b      	str	r3, [r7, #80]	@ 0x50
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004860:	647b      	str	r3, [r7, #68]	@ 0x44
 8004862:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004864:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004868:	e841 2300 	strex	r3, r2, [r1]
 800486c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800486e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1e6      	bne.n	8004842 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2220      	movs	r2, #32
 8004878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e063      	b.n	8004950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b04      	cmp	r3, #4
 8004894:	d149      	bne.n	800492a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004896:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800489e:	2200      	movs	r2, #0
 80048a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f857 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d03c      	beq.n	800492a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	e853 3f00 	ldrex	r3, [r3]
 80048bc:	623b      	str	r3, [r7, #32]
   return(result);
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80048d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048d6:	e841 2300 	strex	r3, r2, [r1]
 80048da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1e6      	bne.n	80048b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	3308      	adds	r3, #8
 80048e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	e853 3f00 	ldrex	r3, [r3]
 80048f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f023 0301 	bic.w	r3, r3, #1
 80048f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3308      	adds	r3, #8
 8004900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004902:	61fa      	str	r2, [r7, #28]
 8004904:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004906:	69b9      	ldr	r1, [r7, #24]
 8004908:	69fa      	ldr	r2, [r7, #28]
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	617b      	str	r3, [r7, #20]
   return(result);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1e5      	bne.n	80048e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e012      	b.n	8004950 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2220      	movs	r2, #32
 800492e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2220      	movs	r2, #32
 8004936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3758      	adds	r7, #88	@ 0x58
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004968:	e04f      	b.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d04b      	beq.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004972:	f7fc fbb1 	bl	80010d8 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <UART_WaitOnFlagUntilTimeout+0x30>
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e04e      	b.n	8004a2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0304 	and.w	r3, r3, #4
 8004996:	2b00      	cmp	r3, #0
 8004998:	d037      	beq.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b80      	cmp	r3, #128	@ 0x80
 800499e:	d034      	beq.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b40      	cmp	r3, #64	@ 0x40
 80049a4:	d031      	beq.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	f003 0308 	and.w	r3, r3, #8
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d110      	bne.n	80049d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2208      	movs	r2, #8
 80049ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f000 f838 	bl	8004a32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2208      	movs	r2, #8
 80049c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e029      	b.n	8004a2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049e4:	d111      	bne.n	8004a0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f000 f81e 	bl	8004a32 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e00f      	b.n	8004a2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	69da      	ldr	r2, [r3, #28]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	4013      	ands	r3, r2
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	bf0c      	ite	eq
 8004a1a:	2301      	moveq	r3, #1
 8004a1c:	2300      	movne	r3, #0
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	461a      	mov	r2, r3
 8004a22:	79fb      	ldrb	r3, [r7, #7]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d0a0      	beq.n	800496a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b095      	sub	sp, #84	@ 0x54
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a42:	e853 3f00 	ldrex	r3, [r3]
 8004a46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	461a      	mov	r2, r3
 8004a56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a60:	e841 2300 	strex	r3, r2, [r1]
 8004a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1e6      	bne.n	8004a3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3308      	adds	r3, #8
 8004a72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a82:	f023 0301 	bic.w	r3, r3, #1
 8004a86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3308      	adds	r3, #8
 8004a8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e3      	bne.n	8004a6c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d118      	bne.n	8004ade <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	e853 3f00 	ldrex	r3, [r3]
 8004ab8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	f023 0310 	bic.w	r3, r3, #16
 8004ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aca:	61bb      	str	r3, [r7, #24]
 8004acc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ace:	6979      	ldr	r1, [r7, #20]
 8004ad0:	69ba      	ldr	r2, [r7, #24]
 8004ad2:	e841 2300 	strex	r3, r2, [r1]
 8004ad6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1e6      	bne.n	8004aac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004af2:	bf00      	nop
 8004af4:	3754      	adds	r7, #84	@ 0x54
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b085      	sub	sp, #20
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_UARTEx_DisableFifoMode+0x16>
 8004b10:	2302      	movs	r3, #2
 8004b12:	e027      	b.n	8004b64 <HAL_UARTEx_DisableFifoMode+0x66>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2224      	movs	r2, #36	@ 0x24
 8004b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f022 0201 	bic.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004b42:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e02d      	b.n	8004be4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2224      	movs	r2, #36	@ 0x24
 8004b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0201 	bic.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f84f 	bl	8004c68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e02d      	b.n	8004c60 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2224      	movs	r2, #36	@ 0x24
 8004c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0201 	bic.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f811 	bl	8004c68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d108      	bne.n	8004c8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004c88:	e031      	b.n	8004cee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004c8a:	2308      	movs	r3, #8
 8004c8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004c8e:	2308      	movs	r3, #8
 8004c90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	0e5b      	lsrs	r3, r3, #25
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	0f5b      	lsrs	r3, r3, #29
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	f003 0307 	and.w	r3, r3, #7
 8004cb0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004cb2:	7bbb      	ldrb	r3, [r7, #14]
 8004cb4:	7b3a      	ldrb	r2, [r7, #12]
 8004cb6:	4911      	ldr	r1, [pc, #68]	@ (8004cfc <UARTEx_SetNbDataToProcess+0x94>)
 8004cb8:	5c8a      	ldrb	r2, [r1, r2]
 8004cba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004cbe:	7b3a      	ldrb	r2, [r7, #12]
 8004cc0:	490f      	ldr	r1, [pc, #60]	@ (8004d00 <UARTEx_SetNbDataToProcess+0x98>)
 8004cc2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004cc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	7b7a      	ldrb	r2, [r7, #13]
 8004cd4:	4909      	ldr	r1, [pc, #36]	@ (8004cfc <UARTEx_SetNbDataToProcess+0x94>)
 8004cd6:	5c8a      	ldrb	r2, [r1, r2]
 8004cd8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004cdc:	7b7a      	ldrb	r2, [r7, #13]
 8004cde:	4908      	ldr	r1, [pc, #32]	@ (8004d00 <UARTEx_SetNbDataToProcess+0x98>)
 8004ce0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ce2:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	08005698 	.word	0x08005698
 8004d00:	080056a0 	.word	0x080056a0

08004d04 <siprintf>:
 8004d04:	b40e      	push	{r1, r2, r3}
 8004d06:	b510      	push	{r4, lr}
 8004d08:	b09d      	sub	sp, #116	@ 0x74
 8004d0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004d0c:	9002      	str	r0, [sp, #8]
 8004d0e:	9006      	str	r0, [sp, #24]
 8004d10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004d14:	480a      	ldr	r0, [pc, #40]	@ (8004d40 <siprintf+0x3c>)
 8004d16:	9107      	str	r1, [sp, #28]
 8004d18:	9104      	str	r1, [sp, #16]
 8004d1a:	490a      	ldr	r1, [pc, #40]	@ (8004d44 <siprintf+0x40>)
 8004d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d20:	9105      	str	r1, [sp, #20]
 8004d22:	2400      	movs	r4, #0
 8004d24:	a902      	add	r1, sp, #8
 8004d26:	6800      	ldr	r0, [r0, #0]
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004d2c:	f000 f994 	bl	8005058 <_svfiprintf_r>
 8004d30:	9b02      	ldr	r3, [sp, #8]
 8004d32:	701c      	strb	r4, [r3, #0]
 8004d34:	b01d      	add	sp, #116	@ 0x74
 8004d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d3a:	b003      	add	sp, #12
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	20000010 	.word	0x20000010
 8004d44:	ffff0208 	.word	0xffff0208

08004d48 <memset>:
 8004d48:	4402      	add	r2, r0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d100      	bne.n	8004d52 <memset+0xa>
 8004d50:	4770      	bx	lr
 8004d52:	f803 1b01 	strb.w	r1, [r3], #1
 8004d56:	e7f9      	b.n	8004d4c <memset+0x4>

08004d58 <__errno>:
 8004d58:	4b01      	ldr	r3, [pc, #4]	@ (8004d60 <__errno+0x8>)
 8004d5a:	6818      	ldr	r0, [r3, #0]
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	20000010 	.word	0x20000010

08004d64 <__libc_init_array>:
 8004d64:	b570      	push	{r4, r5, r6, lr}
 8004d66:	4d0d      	ldr	r5, [pc, #52]	@ (8004d9c <__libc_init_array+0x38>)
 8004d68:	4c0d      	ldr	r4, [pc, #52]	@ (8004da0 <__libc_init_array+0x3c>)
 8004d6a:	1b64      	subs	r4, r4, r5
 8004d6c:	10a4      	asrs	r4, r4, #2
 8004d6e:	2600      	movs	r6, #0
 8004d70:	42a6      	cmp	r6, r4
 8004d72:	d109      	bne.n	8004d88 <__libc_init_array+0x24>
 8004d74:	4d0b      	ldr	r5, [pc, #44]	@ (8004da4 <__libc_init_array+0x40>)
 8004d76:	4c0c      	ldr	r4, [pc, #48]	@ (8004da8 <__libc_init_array+0x44>)
 8004d78:	f000 fc64 	bl	8005644 <_init>
 8004d7c:	1b64      	subs	r4, r4, r5
 8004d7e:	10a4      	asrs	r4, r4, #2
 8004d80:	2600      	movs	r6, #0
 8004d82:	42a6      	cmp	r6, r4
 8004d84:	d105      	bne.n	8004d92 <__libc_init_array+0x2e>
 8004d86:	bd70      	pop	{r4, r5, r6, pc}
 8004d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8c:	4798      	blx	r3
 8004d8e:	3601      	adds	r6, #1
 8004d90:	e7ee      	b.n	8004d70 <__libc_init_array+0xc>
 8004d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d96:	4798      	blx	r3
 8004d98:	3601      	adds	r6, #1
 8004d9a:	e7f2      	b.n	8004d82 <__libc_init_array+0x1e>
 8004d9c:	080056e4 	.word	0x080056e4
 8004da0:	080056e4 	.word	0x080056e4
 8004da4:	080056e4 	.word	0x080056e4
 8004da8:	080056e8 	.word	0x080056e8

08004dac <__retarget_lock_acquire_recursive>:
 8004dac:	4770      	bx	lr

08004dae <__retarget_lock_release_recursive>:
 8004dae:	4770      	bx	lr

08004db0 <_free_r>:
 8004db0:	b538      	push	{r3, r4, r5, lr}
 8004db2:	4605      	mov	r5, r0
 8004db4:	2900      	cmp	r1, #0
 8004db6:	d041      	beq.n	8004e3c <_free_r+0x8c>
 8004db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dbc:	1f0c      	subs	r4, r1, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bfb8      	it	lt
 8004dc2:	18e4      	addlt	r4, r4, r3
 8004dc4:	f000 f8e0 	bl	8004f88 <__malloc_lock>
 8004dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e40 <_free_r+0x90>)
 8004dca:	6813      	ldr	r3, [r2, #0]
 8004dcc:	b933      	cbnz	r3, 8004ddc <_free_r+0x2c>
 8004dce:	6063      	str	r3, [r4, #4]
 8004dd0:	6014      	str	r4, [r2, #0]
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dd8:	f000 b8dc 	b.w	8004f94 <__malloc_unlock>
 8004ddc:	42a3      	cmp	r3, r4
 8004dde:	d908      	bls.n	8004df2 <_free_r+0x42>
 8004de0:	6820      	ldr	r0, [r4, #0]
 8004de2:	1821      	adds	r1, r4, r0
 8004de4:	428b      	cmp	r3, r1
 8004de6:	bf01      	itttt	eq
 8004de8:	6819      	ldreq	r1, [r3, #0]
 8004dea:	685b      	ldreq	r3, [r3, #4]
 8004dec:	1809      	addeq	r1, r1, r0
 8004dee:	6021      	streq	r1, [r4, #0]
 8004df0:	e7ed      	b.n	8004dce <_free_r+0x1e>
 8004df2:	461a      	mov	r2, r3
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	b10b      	cbz	r3, 8004dfc <_free_r+0x4c>
 8004df8:	42a3      	cmp	r3, r4
 8004dfa:	d9fa      	bls.n	8004df2 <_free_r+0x42>
 8004dfc:	6811      	ldr	r1, [r2, #0]
 8004dfe:	1850      	adds	r0, r2, r1
 8004e00:	42a0      	cmp	r0, r4
 8004e02:	d10b      	bne.n	8004e1c <_free_r+0x6c>
 8004e04:	6820      	ldr	r0, [r4, #0]
 8004e06:	4401      	add	r1, r0
 8004e08:	1850      	adds	r0, r2, r1
 8004e0a:	4283      	cmp	r3, r0
 8004e0c:	6011      	str	r1, [r2, #0]
 8004e0e:	d1e0      	bne.n	8004dd2 <_free_r+0x22>
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	6053      	str	r3, [r2, #4]
 8004e16:	4408      	add	r0, r1
 8004e18:	6010      	str	r0, [r2, #0]
 8004e1a:	e7da      	b.n	8004dd2 <_free_r+0x22>
 8004e1c:	d902      	bls.n	8004e24 <_free_r+0x74>
 8004e1e:	230c      	movs	r3, #12
 8004e20:	602b      	str	r3, [r5, #0]
 8004e22:	e7d6      	b.n	8004dd2 <_free_r+0x22>
 8004e24:	6820      	ldr	r0, [r4, #0]
 8004e26:	1821      	adds	r1, r4, r0
 8004e28:	428b      	cmp	r3, r1
 8004e2a:	bf04      	itt	eq
 8004e2c:	6819      	ldreq	r1, [r3, #0]
 8004e2e:	685b      	ldreq	r3, [r3, #4]
 8004e30:	6063      	str	r3, [r4, #4]
 8004e32:	bf04      	itt	eq
 8004e34:	1809      	addeq	r1, r1, r0
 8004e36:	6021      	streq	r1, [r4, #0]
 8004e38:	6054      	str	r4, [r2, #4]
 8004e3a:	e7ca      	b.n	8004dd2 <_free_r+0x22>
 8004e3c:	bd38      	pop	{r3, r4, r5, pc}
 8004e3e:	bf00      	nop
 8004e40:	200003c8 	.word	0x200003c8

08004e44 <sbrk_aligned>:
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	4e0f      	ldr	r6, [pc, #60]	@ (8004e84 <sbrk_aligned+0x40>)
 8004e48:	460c      	mov	r4, r1
 8004e4a:	6831      	ldr	r1, [r6, #0]
 8004e4c:	4605      	mov	r5, r0
 8004e4e:	b911      	cbnz	r1, 8004e56 <sbrk_aligned+0x12>
 8004e50:	f000 fba4 	bl	800559c <_sbrk_r>
 8004e54:	6030      	str	r0, [r6, #0]
 8004e56:	4621      	mov	r1, r4
 8004e58:	4628      	mov	r0, r5
 8004e5a:	f000 fb9f 	bl	800559c <_sbrk_r>
 8004e5e:	1c43      	adds	r3, r0, #1
 8004e60:	d103      	bne.n	8004e6a <sbrk_aligned+0x26>
 8004e62:	f04f 34ff 	mov.w	r4, #4294967295
 8004e66:	4620      	mov	r0, r4
 8004e68:	bd70      	pop	{r4, r5, r6, pc}
 8004e6a:	1cc4      	adds	r4, r0, #3
 8004e6c:	f024 0403 	bic.w	r4, r4, #3
 8004e70:	42a0      	cmp	r0, r4
 8004e72:	d0f8      	beq.n	8004e66 <sbrk_aligned+0x22>
 8004e74:	1a21      	subs	r1, r4, r0
 8004e76:	4628      	mov	r0, r5
 8004e78:	f000 fb90 	bl	800559c <_sbrk_r>
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d1f2      	bne.n	8004e66 <sbrk_aligned+0x22>
 8004e80:	e7ef      	b.n	8004e62 <sbrk_aligned+0x1e>
 8004e82:	bf00      	nop
 8004e84:	200003c4 	.word	0x200003c4

08004e88 <_malloc_r>:
 8004e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e8c:	1ccd      	adds	r5, r1, #3
 8004e8e:	f025 0503 	bic.w	r5, r5, #3
 8004e92:	3508      	adds	r5, #8
 8004e94:	2d0c      	cmp	r5, #12
 8004e96:	bf38      	it	cc
 8004e98:	250c      	movcc	r5, #12
 8004e9a:	2d00      	cmp	r5, #0
 8004e9c:	4606      	mov	r6, r0
 8004e9e:	db01      	blt.n	8004ea4 <_malloc_r+0x1c>
 8004ea0:	42a9      	cmp	r1, r5
 8004ea2:	d904      	bls.n	8004eae <_malloc_r+0x26>
 8004ea4:	230c      	movs	r3, #12
 8004ea6:	6033      	str	r3, [r6, #0]
 8004ea8:	2000      	movs	r0, #0
 8004eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f84 <_malloc_r+0xfc>
 8004eb2:	f000 f869 	bl	8004f88 <__malloc_lock>
 8004eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004eba:	461c      	mov	r4, r3
 8004ebc:	bb44      	cbnz	r4, 8004f10 <_malloc_r+0x88>
 8004ebe:	4629      	mov	r1, r5
 8004ec0:	4630      	mov	r0, r6
 8004ec2:	f7ff ffbf 	bl	8004e44 <sbrk_aligned>
 8004ec6:	1c43      	adds	r3, r0, #1
 8004ec8:	4604      	mov	r4, r0
 8004eca:	d158      	bne.n	8004f7e <_malloc_r+0xf6>
 8004ecc:	f8d8 4000 	ldr.w	r4, [r8]
 8004ed0:	4627      	mov	r7, r4
 8004ed2:	2f00      	cmp	r7, #0
 8004ed4:	d143      	bne.n	8004f5e <_malloc_r+0xd6>
 8004ed6:	2c00      	cmp	r4, #0
 8004ed8:	d04b      	beq.n	8004f72 <_malloc_r+0xea>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	4639      	mov	r1, r7
 8004ede:	4630      	mov	r0, r6
 8004ee0:	eb04 0903 	add.w	r9, r4, r3
 8004ee4:	f000 fb5a 	bl	800559c <_sbrk_r>
 8004ee8:	4581      	cmp	r9, r0
 8004eea:	d142      	bne.n	8004f72 <_malloc_r+0xea>
 8004eec:	6821      	ldr	r1, [r4, #0]
 8004eee:	1a6d      	subs	r5, r5, r1
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	4630      	mov	r0, r6
 8004ef4:	f7ff ffa6 	bl	8004e44 <sbrk_aligned>
 8004ef8:	3001      	adds	r0, #1
 8004efa:	d03a      	beq.n	8004f72 <_malloc_r+0xea>
 8004efc:	6823      	ldr	r3, [r4, #0]
 8004efe:	442b      	add	r3, r5
 8004f00:	6023      	str	r3, [r4, #0]
 8004f02:	f8d8 3000 	ldr.w	r3, [r8]
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	bb62      	cbnz	r2, 8004f64 <_malloc_r+0xdc>
 8004f0a:	f8c8 7000 	str.w	r7, [r8]
 8004f0e:	e00f      	b.n	8004f30 <_malloc_r+0xa8>
 8004f10:	6822      	ldr	r2, [r4, #0]
 8004f12:	1b52      	subs	r2, r2, r5
 8004f14:	d420      	bmi.n	8004f58 <_malloc_r+0xd0>
 8004f16:	2a0b      	cmp	r2, #11
 8004f18:	d917      	bls.n	8004f4a <_malloc_r+0xc2>
 8004f1a:	1961      	adds	r1, r4, r5
 8004f1c:	42a3      	cmp	r3, r4
 8004f1e:	6025      	str	r5, [r4, #0]
 8004f20:	bf18      	it	ne
 8004f22:	6059      	strne	r1, [r3, #4]
 8004f24:	6863      	ldr	r3, [r4, #4]
 8004f26:	bf08      	it	eq
 8004f28:	f8c8 1000 	streq.w	r1, [r8]
 8004f2c:	5162      	str	r2, [r4, r5]
 8004f2e:	604b      	str	r3, [r1, #4]
 8004f30:	4630      	mov	r0, r6
 8004f32:	f000 f82f 	bl	8004f94 <__malloc_unlock>
 8004f36:	f104 000b 	add.w	r0, r4, #11
 8004f3a:	1d23      	adds	r3, r4, #4
 8004f3c:	f020 0007 	bic.w	r0, r0, #7
 8004f40:	1ac2      	subs	r2, r0, r3
 8004f42:	bf1c      	itt	ne
 8004f44:	1a1b      	subne	r3, r3, r0
 8004f46:	50a3      	strne	r3, [r4, r2]
 8004f48:	e7af      	b.n	8004eaa <_malloc_r+0x22>
 8004f4a:	6862      	ldr	r2, [r4, #4]
 8004f4c:	42a3      	cmp	r3, r4
 8004f4e:	bf0c      	ite	eq
 8004f50:	f8c8 2000 	streq.w	r2, [r8]
 8004f54:	605a      	strne	r2, [r3, #4]
 8004f56:	e7eb      	b.n	8004f30 <_malloc_r+0xa8>
 8004f58:	4623      	mov	r3, r4
 8004f5a:	6864      	ldr	r4, [r4, #4]
 8004f5c:	e7ae      	b.n	8004ebc <_malloc_r+0x34>
 8004f5e:	463c      	mov	r4, r7
 8004f60:	687f      	ldr	r7, [r7, #4]
 8004f62:	e7b6      	b.n	8004ed2 <_malloc_r+0x4a>
 8004f64:	461a      	mov	r2, r3
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	42a3      	cmp	r3, r4
 8004f6a:	d1fb      	bne.n	8004f64 <_malloc_r+0xdc>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	6053      	str	r3, [r2, #4]
 8004f70:	e7de      	b.n	8004f30 <_malloc_r+0xa8>
 8004f72:	230c      	movs	r3, #12
 8004f74:	6033      	str	r3, [r6, #0]
 8004f76:	4630      	mov	r0, r6
 8004f78:	f000 f80c 	bl	8004f94 <__malloc_unlock>
 8004f7c:	e794      	b.n	8004ea8 <_malloc_r+0x20>
 8004f7e:	6005      	str	r5, [r0, #0]
 8004f80:	e7d6      	b.n	8004f30 <_malloc_r+0xa8>
 8004f82:	bf00      	nop
 8004f84:	200003c8 	.word	0x200003c8

08004f88 <__malloc_lock>:
 8004f88:	4801      	ldr	r0, [pc, #4]	@ (8004f90 <__malloc_lock+0x8>)
 8004f8a:	f7ff bf0f 	b.w	8004dac <__retarget_lock_acquire_recursive>
 8004f8e:	bf00      	nop
 8004f90:	200003c0 	.word	0x200003c0

08004f94 <__malloc_unlock>:
 8004f94:	4801      	ldr	r0, [pc, #4]	@ (8004f9c <__malloc_unlock+0x8>)
 8004f96:	f7ff bf0a 	b.w	8004dae <__retarget_lock_release_recursive>
 8004f9a:	bf00      	nop
 8004f9c:	200003c0 	.word	0x200003c0

08004fa0 <__ssputs_r>:
 8004fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fa4:	688e      	ldr	r6, [r1, #8]
 8004fa6:	461f      	mov	r7, r3
 8004fa8:	42be      	cmp	r6, r7
 8004faa:	680b      	ldr	r3, [r1, #0]
 8004fac:	4682      	mov	sl, r0
 8004fae:	460c      	mov	r4, r1
 8004fb0:	4690      	mov	r8, r2
 8004fb2:	d82d      	bhi.n	8005010 <__ssputs_r+0x70>
 8004fb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fb8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004fbc:	d026      	beq.n	800500c <__ssputs_r+0x6c>
 8004fbe:	6965      	ldr	r5, [r4, #20]
 8004fc0:	6909      	ldr	r1, [r1, #16]
 8004fc2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fc6:	eba3 0901 	sub.w	r9, r3, r1
 8004fca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fce:	1c7b      	adds	r3, r7, #1
 8004fd0:	444b      	add	r3, r9
 8004fd2:	106d      	asrs	r5, r5, #1
 8004fd4:	429d      	cmp	r5, r3
 8004fd6:	bf38      	it	cc
 8004fd8:	461d      	movcc	r5, r3
 8004fda:	0553      	lsls	r3, r2, #21
 8004fdc:	d527      	bpl.n	800502e <__ssputs_r+0x8e>
 8004fde:	4629      	mov	r1, r5
 8004fe0:	f7ff ff52 	bl	8004e88 <_malloc_r>
 8004fe4:	4606      	mov	r6, r0
 8004fe6:	b360      	cbz	r0, 8005042 <__ssputs_r+0xa2>
 8004fe8:	6921      	ldr	r1, [r4, #16]
 8004fea:	464a      	mov	r2, r9
 8004fec:	f000 fae6 	bl	80055bc <memcpy>
 8004ff0:	89a3      	ldrh	r3, [r4, #12]
 8004ff2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ffa:	81a3      	strh	r3, [r4, #12]
 8004ffc:	6126      	str	r6, [r4, #16]
 8004ffe:	6165      	str	r5, [r4, #20]
 8005000:	444e      	add	r6, r9
 8005002:	eba5 0509 	sub.w	r5, r5, r9
 8005006:	6026      	str	r6, [r4, #0]
 8005008:	60a5      	str	r5, [r4, #8]
 800500a:	463e      	mov	r6, r7
 800500c:	42be      	cmp	r6, r7
 800500e:	d900      	bls.n	8005012 <__ssputs_r+0x72>
 8005010:	463e      	mov	r6, r7
 8005012:	6820      	ldr	r0, [r4, #0]
 8005014:	4632      	mov	r2, r6
 8005016:	4641      	mov	r1, r8
 8005018:	f000 faa6 	bl	8005568 <memmove>
 800501c:	68a3      	ldr	r3, [r4, #8]
 800501e:	1b9b      	subs	r3, r3, r6
 8005020:	60a3      	str	r3, [r4, #8]
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	4433      	add	r3, r6
 8005026:	6023      	str	r3, [r4, #0]
 8005028:	2000      	movs	r0, #0
 800502a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800502e:	462a      	mov	r2, r5
 8005030:	f000 fad2 	bl	80055d8 <_realloc_r>
 8005034:	4606      	mov	r6, r0
 8005036:	2800      	cmp	r0, #0
 8005038:	d1e0      	bne.n	8004ffc <__ssputs_r+0x5c>
 800503a:	6921      	ldr	r1, [r4, #16]
 800503c:	4650      	mov	r0, sl
 800503e:	f7ff feb7 	bl	8004db0 <_free_r>
 8005042:	230c      	movs	r3, #12
 8005044:	f8ca 3000 	str.w	r3, [sl]
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800504e:	81a3      	strh	r3, [r4, #12]
 8005050:	f04f 30ff 	mov.w	r0, #4294967295
 8005054:	e7e9      	b.n	800502a <__ssputs_r+0x8a>
	...

08005058 <_svfiprintf_r>:
 8005058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800505c:	4698      	mov	r8, r3
 800505e:	898b      	ldrh	r3, [r1, #12]
 8005060:	061b      	lsls	r3, r3, #24
 8005062:	b09d      	sub	sp, #116	@ 0x74
 8005064:	4607      	mov	r7, r0
 8005066:	460d      	mov	r5, r1
 8005068:	4614      	mov	r4, r2
 800506a:	d510      	bpl.n	800508e <_svfiprintf_r+0x36>
 800506c:	690b      	ldr	r3, [r1, #16]
 800506e:	b973      	cbnz	r3, 800508e <_svfiprintf_r+0x36>
 8005070:	2140      	movs	r1, #64	@ 0x40
 8005072:	f7ff ff09 	bl	8004e88 <_malloc_r>
 8005076:	6028      	str	r0, [r5, #0]
 8005078:	6128      	str	r0, [r5, #16]
 800507a:	b930      	cbnz	r0, 800508a <_svfiprintf_r+0x32>
 800507c:	230c      	movs	r3, #12
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	f04f 30ff 	mov.w	r0, #4294967295
 8005084:	b01d      	add	sp, #116	@ 0x74
 8005086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800508a:	2340      	movs	r3, #64	@ 0x40
 800508c:	616b      	str	r3, [r5, #20]
 800508e:	2300      	movs	r3, #0
 8005090:	9309      	str	r3, [sp, #36]	@ 0x24
 8005092:	2320      	movs	r3, #32
 8005094:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005098:	f8cd 800c 	str.w	r8, [sp, #12]
 800509c:	2330      	movs	r3, #48	@ 0x30
 800509e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800523c <_svfiprintf_r+0x1e4>
 80050a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050a6:	f04f 0901 	mov.w	r9, #1
 80050aa:	4623      	mov	r3, r4
 80050ac:	469a      	mov	sl, r3
 80050ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050b2:	b10a      	cbz	r2, 80050b8 <_svfiprintf_r+0x60>
 80050b4:	2a25      	cmp	r2, #37	@ 0x25
 80050b6:	d1f9      	bne.n	80050ac <_svfiprintf_r+0x54>
 80050b8:	ebba 0b04 	subs.w	fp, sl, r4
 80050bc:	d00b      	beq.n	80050d6 <_svfiprintf_r+0x7e>
 80050be:	465b      	mov	r3, fp
 80050c0:	4622      	mov	r2, r4
 80050c2:	4629      	mov	r1, r5
 80050c4:	4638      	mov	r0, r7
 80050c6:	f7ff ff6b 	bl	8004fa0 <__ssputs_r>
 80050ca:	3001      	adds	r0, #1
 80050cc:	f000 80a7 	beq.w	800521e <_svfiprintf_r+0x1c6>
 80050d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050d2:	445a      	add	r2, fp
 80050d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80050d6:	f89a 3000 	ldrb.w	r3, [sl]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 809f 	beq.w	800521e <_svfiprintf_r+0x1c6>
 80050e0:	2300      	movs	r3, #0
 80050e2:	f04f 32ff 	mov.w	r2, #4294967295
 80050e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050ea:	f10a 0a01 	add.w	sl, sl, #1
 80050ee:	9304      	str	r3, [sp, #16]
 80050f0:	9307      	str	r3, [sp, #28]
 80050f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80050f8:	4654      	mov	r4, sl
 80050fa:	2205      	movs	r2, #5
 80050fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005100:	484e      	ldr	r0, [pc, #312]	@ (800523c <_svfiprintf_r+0x1e4>)
 8005102:	f7fb f895 	bl	8000230 <memchr>
 8005106:	9a04      	ldr	r2, [sp, #16]
 8005108:	b9d8      	cbnz	r0, 8005142 <_svfiprintf_r+0xea>
 800510a:	06d0      	lsls	r0, r2, #27
 800510c:	bf44      	itt	mi
 800510e:	2320      	movmi	r3, #32
 8005110:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005114:	0711      	lsls	r1, r2, #28
 8005116:	bf44      	itt	mi
 8005118:	232b      	movmi	r3, #43	@ 0x2b
 800511a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800511e:	f89a 3000 	ldrb.w	r3, [sl]
 8005122:	2b2a      	cmp	r3, #42	@ 0x2a
 8005124:	d015      	beq.n	8005152 <_svfiprintf_r+0xfa>
 8005126:	9a07      	ldr	r2, [sp, #28]
 8005128:	4654      	mov	r4, sl
 800512a:	2000      	movs	r0, #0
 800512c:	f04f 0c0a 	mov.w	ip, #10
 8005130:	4621      	mov	r1, r4
 8005132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005136:	3b30      	subs	r3, #48	@ 0x30
 8005138:	2b09      	cmp	r3, #9
 800513a:	d94b      	bls.n	80051d4 <_svfiprintf_r+0x17c>
 800513c:	b1b0      	cbz	r0, 800516c <_svfiprintf_r+0x114>
 800513e:	9207      	str	r2, [sp, #28]
 8005140:	e014      	b.n	800516c <_svfiprintf_r+0x114>
 8005142:	eba0 0308 	sub.w	r3, r0, r8
 8005146:	fa09 f303 	lsl.w	r3, r9, r3
 800514a:	4313      	orrs	r3, r2
 800514c:	9304      	str	r3, [sp, #16]
 800514e:	46a2      	mov	sl, r4
 8005150:	e7d2      	b.n	80050f8 <_svfiprintf_r+0xa0>
 8005152:	9b03      	ldr	r3, [sp, #12]
 8005154:	1d19      	adds	r1, r3, #4
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	9103      	str	r1, [sp, #12]
 800515a:	2b00      	cmp	r3, #0
 800515c:	bfbb      	ittet	lt
 800515e:	425b      	neglt	r3, r3
 8005160:	f042 0202 	orrlt.w	r2, r2, #2
 8005164:	9307      	strge	r3, [sp, #28]
 8005166:	9307      	strlt	r3, [sp, #28]
 8005168:	bfb8      	it	lt
 800516a:	9204      	strlt	r2, [sp, #16]
 800516c:	7823      	ldrb	r3, [r4, #0]
 800516e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005170:	d10a      	bne.n	8005188 <_svfiprintf_r+0x130>
 8005172:	7863      	ldrb	r3, [r4, #1]
 8005174:	2b2a      	cmp	r3, #42	@ 0x2a
 8005176:	d132      	bne.n	80051de <_svfiprintf_r+0x186>
 8005178:	9b03      	ldr	r3, [sp, #12]
 800517a:	1d1a      	adds	r2, r3, #4
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	9203      	str	r2, [sp, #12]
 8005180:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005184:	3402      	adds	r4, #2
 8005186:	9305      	str	r3, [sp, #20]
 8005188:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800524c <_svfiprintf_r+0x1f4>
 800518c:	7821      	ldrb	r1, [r4, #0]
 800518e:	2203      	movs	r2, #3
 8005190:	4650      	mov	r0, sl
 8005192:	f7fb f84d 	bl	8000230 <memchr>
 8005196:	b138      	cbz	r0, 80051a8 <_svfiprintf_r+0x150>
 8005198:	9b04      	ldr	r3, [sp, #16]
 800519a:	eba0 000a 	sub.w	r0, r0, sl
 800519e:	2240      	movs	r2, #64	@ 0x40
 80051a0:	4082      	lsls	r2, r0
 80051a2:	4313      	orrs	r3, r2
 80051a4:	3401      	adds	r4, #1
 80051a6:	9304      	str	r3, [sp, #16]
 80051a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ac:	4824      	ldr	r0, [pc, #144]	@ (8005240 <_svfiprintf_r+0x1e8>)
 80051ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051b2:	2206      	movs	r2, #6
 80051b4:	f7fb f83c 	bl	8000230 <memchr>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d036      	beq.n	800522a <_svfiprintf_r+0x1d2>
 80051bc:	4b21      	ldr	r3, [pc, #132]	@ (8005244 <_svfiprintf_r+0x1ec>)
 80051be:	bb1b      	cbnz	r3, 8005208 <_svfiprintf_r+0x1b0>
 80051c0:	9b03      	ldr	r3, [sp, #12]
 80051c2:	3307      	adds	r3, #7
 80051c4:	f023 0307 	bic.w	r3, r3, #7
 80051c8:	3308      	adds	r3, #8
 80051ca:	9303      	str	r3, [sp, #12]
 80051cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ce:	4433      	add	r3, r6
 80051d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80051d2:	e76a      	b.n	80050aa <_svfiprintf_r+0x52>
 80051d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80051d8:	460c      	mov	r4, r1
 80051da:	2001      	movs	r0, #1
 80051dc:	e7a8      	b.n	8005130 <_svfiprintf_r+0xd8>
 80051de:	2300      	movs	r3, #0
 80051e0:	3401      	adds	r4, #1
 80051e2:	9305      	str	r3, [sp, #20]
 80051e4:	4619      	mov	r1, r3
 80051e6:	f04f 0c0a 	mov.w	ip, #10
 80051ea:	4620      	mov	r0, r4
 80051ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051f0:	3a30      	subs	r2, #48	@ 0x30
 80051f2:	2a09      	cmp	r2, #9
 80051f4:	d903      	bls.n	80051fe <_svfiprintf_r+0x1a6>
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0c6      	beq.n	8005188 <_svfiprintf_r+0x130>
 80051fa:	9105      	str	r1, [sp, #20]
 80051fc:	e7c4      	b.n	8005188 <_svfiprintf_r+0x130>
 80051fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8005202:	4604      	mov	r4, r0
 8005204:	2301      	movs	r3, #1
 8005206:	e7f0      	b.n	80051ea <_svfiprintf_r+0x192>
 8005208:	ab03      	add	r3, sp, #12
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	462a      	mov	r2, r5
 800520e:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <_svfiprintf_r+0x1f0>)
 8005210:	a904      	add	r1, sp, #16
 8005212:	4638      	mov	r0, r7
 8005214:	f3af 8000 	nop.w
 8005218:	1c42      	adds	r2, r0, #1
 800521a:	4606      	mov	r6, r0
 800521c:	d1d6      	bne.n	80051cc <_svfiprintf_r+0x174>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	065b      	lsls	r3, r3, #25
 8005222:	f53f af2d 	bmi.w	8005080 <_svfiprintf_r+0x28>
 8005226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005228:	e72c      	b.n	8005084 <_svfiprintf_r+0x2c>
 800522a:	ab03      	add	r3, sp, #12
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	462a      	mov	r2, r5
 8005230:	4b05      	ldr	r3, [pc, #20]	@ (8005248 <_svfiprintf_r+0x1f0>)
 8005232:	a904      	add	r1, sp, #16
 8005234:	4638      	mov	r0, r7
 8005236:	f000 f879 	bl	800532c <_printf_i>
 800523a:	e7ed      	b.n	8005218 <_svfiprintf_r+0x1c0>
 800523c:	080056a8 	.word	0x080056a8
 8005240:	080056b2 	.word	0x080056b2
 8005244:	00000000 	.word	0x00000000
 8005248:	08004fa1 	.word	0x08004fa1
 800524c:	080056ae 	.word	0x080056ae

08005250 <_printf_common>:
 8005250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005254:	4616      	mov	r6, r2
 8005256:	4698      	mov	r8, r3
 8005258:	688a      	ldr	r2, [r1, #8]
 800525a:	690b      	ldr	r3, [r1, #16]
 800525c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005260:	4293      	cmp	r3, r2
 8005262:	bfb8      	it	lt
 8005264:	4613      	movlt	r3, r2
 8005266:	6033      	str	r3, [r6, #0]
 8005268:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800526c:	4607      	mov	r7, r0
 800526e:	460c      	mov	r4, r1
 8005270:	b10a      	cbz	r2, 8005276 <_printf_common+0x26>
 8005272:	3301      	adds	r3, #1
 8005274:	6033      	str	r3, [r6, #0]
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	0699      	lsls	r1, r3, #26
 800527a:	bf42      	ittt	mi
 800527c:	6833      	ldrmi	r3, [r6, #0]
 800527e:	3302      	addmi	r3, #2
 8005280:	6033      	strmi	r3, [r6, #0]
 8005282:	6825      	ldr	r5, [r4, #0]
 8005284:	f015 0506 	ands.w	r5, r5, #6
 8005288:	d106      	bne.n	8005298 <_printf_common+0x48>
 800528a:	f104 0a19 	add.w	sl, r4, #25
 800528e:	68e3      	ldr	r3, [r4, #12]
 8005290:	6832      	ldr	r2, [r6, #0]
 8005292:	1a9b      	subs	r3, r3, r2
 8005294:	42ab      	cmp	r3, r5
 8005296:	dc26      	bgt.n	80052e6 <_printf_common+0x96>
 8005298:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800529c:	6822      	ldr	r2, [r4, #0]
 800529e:	3b00      	subs	r3, #0
 80052a0:	bf18      	it	ne
 80052a2:	2301      	movne	r3, #1
 80052a4:	0692      	lsls	r2, r2, #26
 80052a6:	d42b      	bmi.n	8005300 <_printf_common+0xb0>
 80052a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052ac:	4641      	mov	r1, r8
 80052ae:	4638      	mov	r0, r7
 80052b0:	47c8      	blx	r9
 80052b2:	3001      	adds	r0, #1
 80052b4:	d01e      	beq.n	80052f4 <_printf_common+0xa4>
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	6922      	ldr	r2, [r4, #16]
 80052ba:	f003 0306 	and.w	r3, r3, #6
 80052be:	2b04      	cmp	r3, #4
 80052c0:	bf02      	ittt	eq
 80052c2:	68e5      	ldreq	r5, [r4, #12]
 80052c4:	6833      	ldreq	r3, [r6, #0]
 80052c6:	1aed      	subeq	r5, r5, r3
 80052c8:	68a3      	ldr	r3, [r4, #8]
 80052ca:	bf0c      	ite	eq
 80052cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d0:	2500      	movne	r5, #0
 80052d2:	4293      	cmp	r3, r2
 80052d4:	bfc4      	itt	gt
 80052d6:	1a9b      	subgt	r3, r3, r2
 80052d8:	18ed      	addgt	r5, r5, r3
 80052da:	2600      	movs	r6, #0
 80052dc:	341a      	adds	r4, #26
 80052de:	42b5      	cmp	r5, r6
 80052e0:	d11a      	bne.n	8005318 <_printf_common+0xc8>
 80052e2:	2000      	movs	r0, #0
 80052e4:	e008      	b.n	80052f8 <_printf_common+0xa8>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4641      	mov	r1, r8
 80052ec:	4638      	mov	r0, r7
 80052ee:	47c8      	blx	r9
 80052f0:	3001      	adds	r0, #1
 80052f2:	d103      	bne.n	80052fc <_printf_common+0xac>
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fc:	3501      	adds	r5, #1
 80052fe:	e7c6      	b.n	800528e <_printf_common+0x3e>
 8005300:	18e1      	adds	r1, r4, r3
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	2030      	movs	r0, #48	@ 0x30
 8005306:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800530a:	4422      	add	r2, r4
 800530c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005310:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005314:	3302      	adds	r3, #2
 8005316:	e7c7      	b.n	80052a8 <_printf_common+0x58>
 8005318:	2301      	movs	r3, #1
 800531a:	4622      	mov	r2, r4
 800531c:	4641      	mov	r1, r8
 800531e:	4638      	mov	r0, r7
 8005320:	47c8      	blx	r9
 8005322:	3001      	adds	r0, #1
 8005324:	d0e6      	beq.n	80052f4 <_printf_common+0xa4>
 8005326:	3601      	adds	r6, #1
 8005328:	e7d9      	b.n	80052de <_printf_common+0x8e>
	...

0800532c <_printf_i>:
 800532c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005330:	7e0f      	ldrb	r7, [r1, #24]
 8005332:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005334:	2f78      	cmp	r7, #120	@ 0x78
 8005336:	4691      	mov	r9, r2
 8005338:	4680      	mov	r8, r0
 800533a:	460c      	mov	r4, r1
 800533c:	469a      	mov	sl, r3
 800533e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005342:	d807      	bhi.n	8005354 <_printf_i+0x28>
 8005344:	2f62      	cmp	r7, #98	@ 0x62
 8005346:	d80a      	bhi.n	800535e <_printf_i+0x32>
 8005348:	2f00      	cmp	r7, #0
 800534a:	f000 80d1 	beq.w	80054f0 <_printf_i+0x1c4>
 800534e:	2f58      	cmp	r7, #88	@ 0x58
 8005350:	f000 80b8 	beq.w	80054c4 <_printf_i+0x198>
 8005354:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005358:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800535c:	e03a      	b.n	80053d4 <_printf_i+0xa8>
 800535e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005362:	2b15      	cmp	r3, #21
 8005364:	d8f6      	bhi.n	8005354 <_printf_i+0x28>
 8005366:	a101      	add	r1, pc, #4	@ (adr r1, 800536c <_printf_i+0x40>)
 8005368:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800536c:	080053c5 	.word	0x080053c5
 8005370:	080053d9 	.word	0x080053d9
 8005374:	08005355 	.word	0x08005355
 8005378:	08005355 	.word	0x08005355
 800537c:	08005355 	.word	0x08005355
 8005380:	08005355 	.word	0x08005355
 8005384:	080053d9 	.word	0x080053d9
 8005388:	08005355 	.word	0x08005355
 800538c:	08005355 	.word	0x08005355
 8005390:	08005355 	.word	0x08005355
 8005394:	08005355 	.word	0x08005355
 8005398:	080054d7 	.word	0x080054d7
 800539c:	08005403 	.word	0x08005403
 80053a0:	08005491 	.word	0x08005491
 80053a4:	08005355 	.word	0x08005355
 80053a8:	08005355 	.word	0x08005355
 80053ac:	080054f9 	.word	0x080054f9
 80053b0:	08005355 	.word	0x08005355
 80053b4:	08005403 	.word	0x08005403
 80053b8:	08005355 	.word	0x08005355
 80053bc:	08005355 	.word	0x08005355
 80053c0:	08005499 	.word	0x08005499
 80053c4:	6833      	ldr	r3, [r6, #0]
 80053c6:	1d1a      	adds	r2, r3, #4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6032      	str	r2, [r6, #0]
 80053cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053d4:	2301      	movs	r3, #1
 80053d6:	e09c      	b.n	8005512 <_printf_i+0x1e6>
 80053d8:	6833      	ldr	r3, [r6, #0]
 80053da:	6820      	ldr	r0, [r4, #0]
 80053dc:	1d19      	adds	r1, r3, #4
 80053de:	6031      	str	r1, [r6, #0]
 80053e0:	0606      	lsls	r6, r0, #24
 80053e2:	d501      	bpl.n	80053e8 <_printf_i+0xbc>
 80053e4:	681d      	ldr	r5, [r3, #0]
 80053e6:	e003      	b.n	80053f0 <_printf_i+0xc4>
 80053e8:	0645      	lsls	r5, r0, #25
 80053ea:	d5fb      	bpl.n	80053e4 <_printf_i+0xb8>
 80053ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053f0:	2d00      	cmp	r5, #0
 80053f2:	da03      	bge.n	80053fc <_printf_i+0xd0>
 80053f4:	232d      	movs	r3, #45	@ 0x2d
 80053f6:	426d      	negs	r5, r5
 80053f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053fc:	4858      	ldr	r0, [pc, #352]	@ (8005560 <_printf_i+0x234>)
 80053fe:	230a      	movs	r3, #10
 8005400:	e011      	b.n	8005426 <_printf_i+0xfa>
 8005402:	6821      	ldr	r1, [r4, #0]
 8005404:	6833      	ldr	r3, [r6, #0]
 8005406:	0608      	lsls	r0, r1, #24
 8005408:	f853 5b04 	ldr.w	r5, [r3], #4
 800540c:	d402      	bmi.n	8005414 <_printf_i+0xe8>
 800540e:	0649      	lsls	r1, r1, #25
 8005410:	bf48      	it	mi
 8005412:	b2ad      	uxthmi	r5, r5
 8005414:	2f6f      	cmp	r7, #111	@ 0x6f
 8005416:	4852      	ldr	r0, [pc, #328]	@ (8005560 <_printf_i+0x234>)
 8005418:	6033      	str	r3, [r6, #0]
 800541a:	bf14      	ite	ne
 800541c:	230a      	movne	r3, #10
 800541e:	2308      	moveq	r3, #8
 8005420:	2100      	movs	r1, #0
 8005422:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005426:	6866      	ldr	r6, [r4, #4]
 8005428:	60a6      	str	r6, [r4, #8]
 800542a:	2e00      	cmp	r6, #0
 800542c:	db05      	blt.n	800543a <_printf_i+0x10e>
 800542e:	6821      	ldr	r1, [r4, #0]
 8005430:	432e      	orrs	r6, r5
 8005432:	f021 0104 	bic.w	r1, r1, #4
 8005436:	6021      	str	r1, [r4, #0]
 8005438:	d04b      	beq.n	80054d2 <_printf_i+0x1a6>
 800543a:	4616      	mov	r6, r2
 800543c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005440:	fb03 5711 	mls	r7, r3, r1, r5
 8005444:	5dc7      	ldrb	r7, [r0, r7]
 8005446:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800544a:	462f      	mov	r7, r5
 800544c:	42bb      	cmp	r3, r7
 800544e:	460d      	mov	r5, r1
 8005450:	d9f4      	bls.n	800543c <_printf_i+0x110>
 8005452:	2b08      	cmp	r3, #8
 8005454:	d10b      	bne.n	800546e <_printf_i+0x142>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	07df      	lsls	r7, r3, #31
 800545a:	d508      	bpl.n	800546e <_printf_i+0x142>
 800545c:	6923      	ldr	r3, [r4, #16]
 800545e:	6861      	ldr	r1, [r4, #4]
 8005460:	4299      	cmp	r1, r3
 8005462:	bfde      	ittt	le
 8005464:	2330      	movle	r3, #48	@ 0x30
 8005466:	f806 3c01 	strble.w	r3, [r6, #-1]
 800546a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800546e:	1b92      	subs	r2, r2, r6
 8005470:	6122      	str	r2, [r4, #16]
 8005472:	f8cd a000 	str.w	sl, [sp]
 8005476:	464b      	mov	r3, r9
 8005478:	aa03      	add	r2, sp, #12
 800547a:	4621      	mov	r1, r4
 800547c:	4640      	mov	r0, r8
 800547e:	f7ff fee7 	bl	8005250 <_printf_common>
 8005482:	3001      	adds	r0, #1
 8005484:	d14a      	bne.n	800551c <_printf_i+0x1f0>
 8005486:	f04f 30ff 	mov.w	r0, #4294967295
 800548a:	b004      	add	sp, #16
 800548c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	f043 0320 	orr.w	r3, r3, #32
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	4832      	ldr	r0, [pc, #200]	@ (8005564 <_printf_i+0x238>)
 800549a:	2778      	movs	r7, #120	@ 0x78
 800549c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	6831      	ldr	r1, [r6, #0]
 80054a4:	061f      	lsls	r7, r3, #24
 80054a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80054aa:	d402      	bmi.n	80054b2 <_printf_i+0x186>
 80054ac:	065f      	lsls	r7, r3, #25
 80054ae:	bf48      	it	mi
 80054b0:	b2ad      	uxthmi	r5, r5
 80054b2:	6031      	str	r1, [r6, #0]
 80054b4:	07d9      	lsls	r1, r3, #31
 80054b6:	bf44      	itt	mi
 80054b8:	f043 0320 	orrmi.w	r3, r3, #32
 80054bc:	6023      	strmi	r3, [r4, #0]
 80054be:	b11d      	cbz	r5, 80054c8 <_printf_i+0x19c>
 80054c0:	2310      	movs	r3, #16
 80054c2:	e7ad      	b.n	8005420 <_printf_i+0xf4>
 80054c4:	4826      	ldr	r0, [pc, #152]	@ (8005560 <_printf_i+0x234>)
 80054c6:	e7e9      	b.n	800549c <_printf_i+0x170>
 80054c8:	6823      	ldr	r3, [r4, #0]
 80054ca:	f023 0320 	bic.w	r3, r3, #32
 80054ce:	6023      	str	r3, [r4, #0]
 80054d0:	e7f6      	b.n	80054c0 <_printf_i+0x194>
 80054d2:	4616      	mov	r6, r2
 80054d4:	e7bd      	b.n	8005452 <_printf_i+0x126>
 80054d6:	6833      	ldr	r3, [r6, #0]
 80054d8:	6825      	ldr	r5, [r4, #0]
 80054da:	6961      	ldr	r1, [r4, #20]
 80054dc:	1d18      	adds	r0, r3, #4
 80054de:	6030      	str	r0, [r6, #0]
 80054e0:	062e      	lsls	r6, r5, #24
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	d501      	bpl.n	80054ea <_printf_i+0x1be>
 80054e6:	6019      	str	r1, [r3, #0]
 80054e8:	e002      	b.n	80054f0 <_printf_i+0x1c4>
 80054ea:	0668      	lsls	r0, r5, #25
 80054ec:	d5fb      	bpl.n	80054e6 <_printf_i+0x1ba>
 80054ee:	8019      	strh	r1, [r3, #0]
 80054f0:	2300      	movs	r3, #0
 80054f2:	6123      	str	r3, [r4, #16]
 80054f4:	4616      	mov	r6, r2
 80054f6:	e7bc      	b.n	8005472 <_printf_i+0x146>
 80054f8:	6833      	ldr	r3, [r6, #0]
 80054fa:	1d1a      	adds	r2, r3, #4
 80054fc:	6032      	str	r2, [r6, #0]
 80054fe:	681e      	ldr	r6, [r3, #0]
 8005500:	6862      	ldr	r2, [r4, #4]
 8005502:	2100      	movs	r1, #0
 8005504:	4630      	mov	r0, r6
 8005506:	f7fa fe93 	bl	8000230 <memchr>
 800550a:	b108      	cbz	r0, 8005510 <_printf_i+0x1e4>
 800550c:	1b80      	subs	r0, r0, r6
 800550e:	6060      	str	r0, [r4, #4]
 8005510:	6863      	ldr	r3, [r4, #4]
 8005512:	6123      	str	r3, [r4, #16]
 8005514:	2300      	movs	r3, #0
 8005516:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800551a:	e7aa      	b.n	8005472 <_printf_i+0x146>
 800551c:	6923      	ldr	r3, [r4, #16]
 800551e:	4632      	mov	r2, r6
 8005520:	4649      	mov	r1, r9
 8005522:	4640      	mov	r0, r8
 8005524:	47d0      	blx	sl
 8005526:	3001      	adds	r0, #1
 8005528:	d0ad      	beq.n	8005486 <_printf_i+0x15a>
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	079b      	lsls	r3, r3, #30
 800552e:	d413      	bmi.n	8005558 <_printf_i+0x22c>
 8005530:	68e0      	ldr	r0, [r4, #12]
 8005532:	9b03      	ldr	r3, [sp, #12]
 8005534:	4298      	cmp	r0, r3
 8005536:	bfb8      	it	lt
 8005538:	4618      	movlt	r0, r3
 800553a:	e7a6      	b.n	800548a <_printf_i+0x15e>
 800553c:	2301      	movs	r3, #1
 800553e:	4632      	mov	r2, r6
 8005540:	4649      	mov	r1, r9
 8005542:	4640      	mov	r0, r8
 8005544:	47d0      	blx	sl
 8005546:	3001      	adds	r0, #1
 8005548:	d09d      	beq.n	8005486 <_printf_i+0x15a>
 800554a:	3501      	adds	r5, #1
 800554c:	68e3      	ldr	r3, [r4, #12]
 800554e:	9903      	ldr	r1, [sp, #12]
 8005550:	1a5b      	subs	r3, r3, r1
 8005552:	42ab      	cmp	r3, r5
 8005554:	dcf2      	bgt.n	800553c <_printf_i+0x210>
 8005556:	e7eb      	b.n	8005530 <_printf_i+0x204>
 8005558:	2500      	movs	r5, #0
 800555a:	f104 0619 	add.w	r6, r4, #25
 800555e:	e7f5      	b.n	800554c <_printf_i+0x220>
 8005560:	080056b9 	.word	0x080056b9
 8005564:	080056ca 	.word	0x080056ca

08005568 <memmove>:
 8005568:	4288      	cmp	r0, r1
 800556a:	b510      	push	{r4, lr}
 800556c:	eb01 0402 	add.w	r4, r1, r2
 8005570:	d902      	bls.n	8005578 <memmove+0x10>
 8005572:	4284      	cmp	r4, r0
 8005574:	4623      	mov	r3, r4
 8005576:	d807      	bhi.n	8005588 <memmove+0x20>
 8005578:	1e43      	subs	r3, r0, #1
 800557a:	42a1      	cmp	r1, r4
 800557c:	d008      	beq.n	8005590 <memmove+0x28>
 800557e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005582:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005586:	e7f8      	b.n	800557a <memmove+0x12>
 8005588:	4402      	add	r2, r0
 800558a:	4601      	mov	r1, r0
 800558c:	428a      	cmp	r2, r1
 800558e:	d100      	bne.n	8005592 <memmove+0x2a>
 8005590:	bd10      	pop	{r4, pc}
 8005592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800559a:	e7f7      	b.n	800558c <memmove+0x24>

0800559c <_sbrk_r>:
 800559c:	b538      	push	{r3, r4, r5, lr}
 800559e:	4d06      	ldr	r5, [pc, #24]	@ (80055b8 <_sbrk_r+0x1c>)
 80055a0:	2300      	movs	r3, #0
 80055a2:	4604      	mov	r4, r0
 80055a4:	4608      	mov	r0, r1
 80055a6:	602b      	str	r3, [r5, #0]
 80055a8:	f7fb fa52 	bl	8000a50 <_sbrk>
 80055ac:	1c43      	adds	r3, r0, #1
 80055ae:	d102      	bne.n	80055b6 <_sbrk_r+0x1a>
 80055b0:	682b      	ldr	r3, [r5, #0]
 80055b2:	b103      	cbz	r3, 80055b6 <_sbrk_r+0x1a>
 80055b4:	6023      	str	r3, [r4, #0]
 80055b6:	bd38      	pop	{r3, r4, r5, pc}
 80055b8:	200003bc 	.word	0x200003bc

080055bc <memcpy>:
 80055bc:	440a      	add	r2, r1
 80055be:	4291      	cmp	r1, r2
 80055c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80055c4:	d100      	bne.n	80055c8 <memcpy+0xc>
 80055c6:	4770      	bx	lr
 80055c8:	b510      	push	{r4, lr}
 80055ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055d2:	4291      	cmp	r1, r2
 80055d4:	d1f9      	bne.n	80055ca <memcpy+0xe>
 80055d6:	bd10      	pop	{r4, pc}

080055d8 <_realloc_r>:
 80055d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055dc:	4607      	mov	r7, r0
 80055de:	4614      	mov	r4, r2
 80055e0:	460d      	mov	r5, r1
 80055e2:	b921      	cbnz	r1, 80055ee <_realloc_r+0x16>
 80055e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055e8:	4611      	mov	r1, r2
 80055ea:	f7ff bc4d 	b.w	8004e88 <_malloc_r>
 80055ee:	b92a      	cbnz	r2, 80055fc <_realloc_r+0x24>
 80055f0:	f7ff fbde 	bl	8004db0 <_free_r>
 80055f4:	4625      	mov	r5, r4
 80055f6:	4628      	mov	r0, r5
 80055f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055fc:	f000 f81a 	bl	8005634 <_malloc_usable_size_r>
 8005600:	4284      	cmp	r4, r0
 8005602:	4606      	mov	r6, r0
 8005604:	d802      	bhi.n	800560c <_realloc_r+0x34>
 8005606:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800560a:	d8f4      	bhi.n	80055f6 <_realloc_r+0x1e>
 800560c:	4621      	mov	r1, r4
 800560e:	4638      	mov	r0, r7
 8005610:	f7ff fc3a 	bl	8004e88 <_malloc_r>
 8005614:	4680      	mov	r8, r0
 8005616:	b908      	cbnz	r0, 800561c <_realloc_r+0x44>
 8005618:	4645      	mov	r5, r8
 800561a:	e7ec      	b.n	80055f6 <_realloc_r+0x1e>
 800561c:	42b4      	cmp	r4, r6
 800561e:	4622      	mov	r2, r4
 8005620:	4629      	mov	r1, r5
 8005622:	bf28      	it	cs
 8005624:	4632      	movcs	r2, r6
 8005626:	f7ff ffc9 	bl	80055bc <memcpy>
 800562a:	4629      	mov	r1, r5
 800562c:	4638      	mov	r0, r7
 800562e:	f7ff fbbf 	bl	8004db0 <_free_r>
 8005632:	e7f1      	b.n	8005618 <_realloc_r+0x40>

08005634 <_malloc_usable_size_r>:
 8005634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005638:	1f18      	subs	r0, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	bfbc      	itt	lt
 800563e:	580b      	ldrlt	r3, [r1, r0]
 8005640:	18c0      	addlt	r0, r0, r3
 8005642:	4770      	bx	lr

08005644 <_init>:
 8005644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005646:	bf00      	nop
 8005648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564a:	bc08      	pop	{r3}
 800564c:	469e      	mov	lr, r3
 800564e:	4770      	bx	lr

08005650 <_fini>:
 8005650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005652:	bf00      	nop
 8005654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005656:	bc08      	pop	{r3}
 8005658:	469e      	mov	lr, r3
 800565a:	4770      	bx	lr
