

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Mon Sep 11 21:15:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.817 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      226|     2326| 1.130 us | 11.630 us |  226|  2326|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                  |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                     |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_318     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_324     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_330     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_336     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_342     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_348     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_354     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_360     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_fu_366  |cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s    |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      225|     2325|  9 ~ 93  |          -|          -|    25|    no    |
        | + Loop 1.1  |       76|       76|         6|          1|          1|    72|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    7229|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|      8|     1281|     512|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     314|    -|
|Register             |        0|      -|     2926|      32|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      8|     4207|    8087|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-----+-----+
    |                                     Instance                                     |                               Module                               | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s_fu_366  |cnnshift_arr_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s    |        0|      0|  1025|  512|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_318     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_324     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_330     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_336     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_342     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_348     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_354     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    |grp_product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s_fu_360     |product_dense_ap_fixed_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_s  |        0|      1|    32|    0|    0|
    +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                             |                                                                    |        0|      8|  1281|  512|    0|
    +----------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_724_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_1_V_fu_730_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_2_V_fu_736_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_3_V_fu_742_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_4_V_fu_748_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_5_V_fu_754_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_6_V_fu_760_p2         |     +    |      0|  0|    16|          16|          16|
    |acc_7_V_fu_766_p2         |     +    |      0|  0|    16|          16|          16|
    |add_ln206_fu_823_p2       |     +    |      0|  0|    32|          32|           1|
    |add_ln208_fu_834_p2       |     +    |      0|  0|    32|          32|           1|
    |add_ln211_fu_777_p2       |     +    |      0|  0|    32|          32|           1|
    |add_ln213_fu_788_p2       |     +    |      0|  0|    32|          32|           1|
    |i_fu_410_p2               |     +    |      0|  0|     6|           5|           1|
    |ir_fu_525_p2              |     +    |      0|  0|     7|           7|           1|
    |sub_ln366_1_fu_566_p2     |     -    |      0|  0|    11|          11|          11|
    |sub_ln366_2_fu_572_p2     |     -    |      0|  0|    11|          11|          11|
    |sub_ln366_3_fu_601_p2     |     -    |      0|  0|    11|          11|          11|
    |sub_ln366_fu_560_p2       |     -    |      0|  0|    11|          11|          11|
    |and_ln176_1_fu_507_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln176_2_fu_513_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln176_fu_501_p2       |    and   |      0|  0|     2|           1|           1|
    |and_ln366_fu_627_p2       |    and   |      0|  0|  1151|        1152|        1152|
    |ap_block_state2           |    and   |      0|  0|     2|           1|           1|
    |ap_block_state23          |    and   |      0|  0|     2|           1|           1|
    |ap_condition_401          |    and   |      0|  0|     2|           1|           1|
    |ap_condition_446          |    and   |      0|  0|     2|           1|           1|
    |icmp_ln167_fu_404_p2      |   icmp   |      0|  0|    11|           5|           4|
    |icmp_ln176_1_fu_455_p2    |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln176_2_fu_475_p2    |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln176_3_fu_495_p2    |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln176_fu_445_p2      |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln198_fu_772_p2      |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln202_fu_818_p2      |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln358_fu_519_p2      |   icmp   |      0|  0|    11|           7|           7|
    |icmp_ln366_fu_545_p2      |   icmp   |      0|  0|    13|          11|          11|
    |lshr_ln366_1_fu_621_p2    |   lshr   |      0|  0|  2171|           2|        1152|
    |lshr_ln366_fu_615_p2      |   lshr   |      0|  0|  2171|        1152|        1152|
    |ap_block_state1           |    or    |      0|  0|     2|           1|           1|
    |empty_29_fu_539_p2        |    or    |      0|  0|    11|          11|           4|
    |select_ln208_fu_839_p3    |  select  |      0|  0|    32|           1|           2|
    |select_ln213_fu_793_p3    |  select  |      0|  0|    32|           1|           2|
    |select_ln366_1_fu_586_p3  |  select  |      0|  0|  1151|           1|        1152|
    |select_ln366_2_fu_593_p3  |  select  |      0|  0|    11|           1|          11|
    |select_ln366_fu_578_p3    |  select  |      0|  0|    11|           1|          11|
    |ap_enable_pp0             |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|     2|           2|           1|
    +--------------------------+----------+-------+---+------+------------+------------+
    |Total                     |          |      0|  0|  7229|        2858|        4861|
    +--------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  93|         19|    1|         19|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_311_p4  |  15|          3|   32|         96|
    |data_V_V_blk_n                         |   9|          2|    1|          2|
    |i_0_i_reg_182                          |   9|          2|    5|         10|
    |in_index_reg_297                       |   9|          2|    7|         14|
    |pX                                     |   9|          2|   32|         64|
    |pY                                     |   9|          2|   32|         64|
    |res_V_V_blk_n                          |   9|          2|    1|          2|
    |res_V_V_din                            |  44|          9|   16|        144|
    |sX                                     |   9|          2|   32|         64|
    |tmp_V_31_reg_284                       |   9|          2|   16|         32|
    |tmp_V_32_reg_271                       |   9|          2|   16|         32|
    |tmp_V_33_reg_258                       |   9|          2|   16|         32|
    |tmp_V_34_reg_245                       |   9|          2|   16|         32|
    |tmp_V_35_reg_232                       |   9|          2|   16|         32|
    |tmp_V_36_reg_219                       |   9|          2|   16|         32|
    |tmp_V_37_reg_206                       |   9|          2|   16|         32|
    |tmp_V_38_reg_193                       |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 314|         67|  290|        741|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |and_ln176_2_reg_940      |     1|   0|     1|          0|
    |ap_CS_fsm                |    18|   0|    18|          0|
    |ap_done_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5  |     1|   0|     1|          0|
    |call_ret_reg_902         |  1152|   0|  1152|          0|
    |i_0_i_reg_182            |     5|   0|     5|          0|
    |i_reg_862                |     5|   0|     5|          0|
    |icmp_ln176_1_reg_923     |     1|   0|     1|          0|
    |icmp_ln176_reg_913       |     1|   0|     1|          0|
    |icmp_ln358_reg_944       |     1|   0|     1|          0|
    |in_index_reg_297         |     7|   0|     7|          0|
    |layer_in_V               |  1152|   0|  1152|          0|
    |pX                       |    32|   0|    32|          0|
    |pX_load_reg_934          |    32|   0|    32|          0|
    |pY                       |    32|   0|    32|          0|
    |pY_load_reg_928          |    32|   0|    32|          0|
    |sX                       |    32|   0|    32|          0|
    |sX_load_reg_908          |    32|   0|    32|          0|
    |sY                       |    32|   0|    32|          0|
    |sY_load_reg_918          |    32|   0|    32|          0|
    |tmp_V_102_reg_872        |    16|   0|    16|          0|
    |tmp_V_103_reg_877        |    16|   0|    16|          0|
    |tmp_V_104_reg_882        |    16|   0|    16|          0|
    |tmp_V_105_reg_887        |    16|   0|    16|          0|
    |tmp_V_106_reg_892        |    16|   0|    16|          0|
    |tmp_V_107_reg_897        |    16|   0|    16|          0|
    |tmp_V_31_reg_284         |    16|   0|    16|          0|
    |tmp_V_32_reg_271         |    16|   0|    16|          0|
    |tmp_V_33_reg_258         |    16|   0|    16|          0|
    |tmp_V_34_reg_245         |    16|   0|    16|          0|
    |tmp_V_35_reg_232         |    16|   0|    16|          0|
    |tmp_V_36_reg_219         |    16|   0|    16|          0|
    |tmp_V_37_reg_206         |    16|   0|    16|          0|
    |tmp_V_38_reg_193         |    16|   0|    16|          0|
    |tmp_V_reg_867            |    16|   0|    16|          0|
    |trunc_ln366_reg_953      |    16|   0|    16|          0|
    |icmp_ln358_reg_944       |    64|  32|     1|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    |  2926|  32|  2863|          0|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_done             | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|data_V_V_dout       |  in |   16|   ap_fifo  |                                   data_V_V                                   |    pointer   |
|data_V_V_empty_n    |  in |    1|   ap_fifo  |                                   data_V_V                                   |    pointer   |
|data_V_V_read       | out |    1|   ap_fifo  |                                   data_V_V                                   |    pointer   |
|res_V_V_din         | out |   16|   ap_fifo  |                                    res_V_V                                   |    pointer   |
|res_V_V_full_n      |  in |    1|   ap_fifo  |                                    res_V_V                                   |    pointer   |
|res_V_V_write       | out |    1|   ap_fifo  |                                    res_V_V                                   |    pointer   |
|weights_V_address0  | out |    7|  ap_memory |                                   weights_V                                  |     array    |
|weights_V_ce0       | out |    1|  ap_memory |                                   weights_V                                  |     array    |
|weights_V_q0        |  in |  128|  ap_memory |                                   weights_V                                  |     array    |
+--------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

