# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Fully Adder/src/FA.vhd" \
"../../../../../Fully Adder/src/HA.vhd" \
"../../../../nanoprocessor.srcs/sources_1/new/adder_4_bit.vhd" \
"../../../../nanoprocessor.srcs/sim_1/new/adder_4_bit_Sim.vhd" \

# Do not sort compile order
nosort
