#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May  8 14:55:45 2018
# Process ID: 12971
# Current directory: /home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/vga/axi_vdma_0/U0'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/vga/axi_vdma_0/U0'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/constrs_1/imports/hardware/zybo_vga.xdc]
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/constrs_1/imports/hardware/zybo_vga.xdc]
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/vga/axi_vdma_0/U0'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/vga/axi_vdma_0/U0'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/vga/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1759.707 ; gain = 438.508 ; free physical = 5840 ; free virtual = 26279
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/vga/v_tc_0/U0'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/vga/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/vga/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1759.707 ; gain = 803.324 ; free physical = 5847 ; free virtual = 26278
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1791.723 ; gain = 32.016 ; free physical = 5846 ; free virtual = 26278
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 4bb1abcc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 90ee15b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 5838 ; free virtual = 26269

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 22 load pin(s).
INFO: [Opt 31-10] Eliminated 2183 cells.
Phase 2 Constant Propagation | Checksum: 12ce2d0a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 5836 ; free virtual = 26268

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6509 unconnected nets.
INFO: [Opt 31-11] Eliminated 2768 unconnected cells.
Phase 3 Sweep | Checksum: 17fcc477b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 5836 ; free virtual = 26268

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 5836 ; free virtual = 26268
Ending Logic Optimization Task | Checksum: 17fcc477b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 5836 ; free virtual = 26268

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 66c5a973

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5695 ; free virtual = 26137
Ending Power Optimization Task | Checksum: 66c5a973

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1975.770 ; gain = 184.047 ; free physical = 5687 ; free virtual = 26133
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.770 ; gain = 216.062 ; free physical = 5687 ; free virtual = 26133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5672 ; free virtual = 26129
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/vga/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_i/vga/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: design_1_i/vga/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (design_1_i/vga/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/ENARDEN (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/m_axi_MAXI_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/m_axi_MAXI_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/m_axi_MAXI_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_read/buff_rdata/m_axi_MAXI_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_2) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_2) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_2) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_2) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg_i_8__0_n_2) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/toplevel_0/inst/toplevel_MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/vga/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/toplevel_0/inst/toplevel_fadd_32ns_32ns_32_5_full_dsp_U2/toplevel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/toplevel_0/inst/toplevel_faddfsub_32ns_32ns_32_5_full_dsp_U1/toplevel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 46 Warnings, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5671 ; free virtual = 26125
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5673 ; free virtual = 26124

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 0306a739

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5674 ; free virtual = 26124

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 0306a739

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5678 ; free virtual = 26123
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 0306a739

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5677 ; free virtual = 26123
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 0306a739

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26123

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 0306a739

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26124

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: cada836e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26124
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: cada836e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26124
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ace10cc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26124

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 161177c3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5657 ; free virtual = 26110

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 161177c3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5632 ; free virtual = 26095
Phase 1.2.1 Place Init Design | Checksum: 1bf81d777

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5606 ; free virtual = 26071
Phase 1.2 Build Placer Netlist Model | Checksum: 1bf81d777

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5606 ; free virtual = 26071

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bf81d777

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5602 ; free virtual = 26068
Phase 1 Placer Initialization | Checksum: 1bf81d777

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5603 ; free virtual = 26068

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12115d7c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5584 ; free virtual = 26052

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12115d7c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5584 ; free virtual = 26052

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fbfee8cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a496928d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26043

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1a496928d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26043

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1685c22a7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26043

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1685c22a7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26043

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 134171add

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5574 ; free virtual = 26042

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17b287c2b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5574 ; free virtual = 26042

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17b287c2b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5574 ; free virtual = 26042

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17b287c2b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5568 ; free virtual = 26043
Phase 3 Detail Placement | Checksum: 17b287c2b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5568 ; free virtual = 26043

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1a179699a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5560 ; free virtual = 26039

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.826. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5560 ; free virtual = 26039
Phase 4.1 Post Commit Optimization | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5569 ; free virtual = 26048

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5569 ; free virtual = 26048

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5570 ; free virtual = 26050

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5569 ; free virtual = 26050

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 22fcf07ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5569 ; free virtual = 26050

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1cf9043d9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5569 ; free virtual = 26050
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cf9043d9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26054
Ending Placer Task | Checksum: 17bdc2fd4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26054
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5573 ; free virtual = 26054
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5550 ; free virtual = 26054
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5536 ; free virtual = 26034
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5535 ; free virtual = 26032
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5534 ; free virtual = 26032
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ef64bfaa ConstDB: 0 ShapeSum: 8c77702a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b10965bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5458 ; free virtual = 25992

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b10965bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5459 ; free virtual = 25991

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b10965bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5452 ; free virtual = 25985

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b10965bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5452 ; free virtual = 25985
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e138412d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.939  | TNS=0.000  | WHS=-0.305 | THS=-139.461|

Phase 2 Router Initialization | Checksum: 17ae0aee5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5437 ; free virtual = 25958

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d301f7d8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5452 ; free virtual = 25960

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1126
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1198944a6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.830  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 80012535

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25961

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 156ff9702

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.912  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 134acd9f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25961
Phase 4 Rip-up And Reroute | Checksum: 134acd9f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16ea5f194

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5463 ; free virtual = 25962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16ea5f194

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5463 ; free virtual = 25962

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16ea5f194

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5463 ; free virtual = 25962
Phase 5 Delay and Skew Optimization | Checksum: 16ea5f194

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5463 ; free virtual = 25962

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10fa4c229

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5463 ; free virtual = 25962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.016  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14ad1d4c2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25962
Phase 6 Post Hold Fix | Checksum: 14ad1d4c2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25962

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.82601 %
  Global Horizontal Routing Utilization  = 9.95795 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1734b9162

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25962

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1734b9162

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5462 ; free virtual = 25962

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c99acee6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5477 ; free virtual = 25962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.016  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c99acee6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5477 ; free virtual = 25962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5477 ; free virtual = 25963

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5477 ; free virtual = 25963
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5446 ; free virtual = 25960
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.770 ; gain = 0.000 ; free physical = 5496 ; free virtual = 25978
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/userfs/m/ms1516/w2k/embs_open2/particle_sim_lab/particle_sim_lab.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Tue May  8 14:57:32 2018...
