// Half Adder in Verilog

module half_adder (
    input  a,         // First input
    input  b,         // Second input
    output sum,       // Sum output
    output carry      // Carry output
);

    assign sum = a ^ b;     
    assign carry = a & b;  

endmodule
