

================================================================
== Vitis HLS Report for 'cvtcolor_og'
================================================================
* Date:           Wed Mar 20 05:12:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2082250|  2082250|  20.823 ms|  20.823 ms|  2082242|  2082242|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                      |                                     |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |               Instance               |                Module               |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |entry_proc5_U0                        |entry_proc5                          |        0|        0|       0 ns|       0 ns|        0|        0|       no|
        |Block_entry1_proc_U0                  |Block_entry1_proc                    |        0|        0|       0 ns|       0 ns|        0|        0|       no|
        |Array2xfMat_512_16_1080_1920_1_2_U0   |Array2xfMat_512_16_1080_1920_1_2_s   |       22|  2073621|   0.220 us|  20.736 ms|       22|  2073621|       no|
        |bgr2gray_16_0_1080_1920_1_2_2_U0      |bgr2gray_16_0_1080_1920_1_2_2_s      |  2082241|  2082241|  20.822 ms|  20.822 ms|  2082241|  2082241|       no|
        |xfMat2Array_512_0_1080_1920_1_2_1_U0  |xfMat2Array_512_0_1080_1920_1_2_1_s  |       17|  2073610|   0.170 us|  20.736 ms|       17|  2073610|       no|
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|     891|    611|    -|
|Instance         |      116|    9|   11081|  27699|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      116|    9|   11979|  28409|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       41|    4|      11|     53|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------------+---------+----+------+-------+-----+
    |               Instance               |                Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------+-------------------------------------+---------+----+------+-------+-----+
    |Array2xfMat_512_16_1080_1920_1_2_U0   |Array2xfMat_512_16_1080_1920_1_2_s   |        0|   4|  4305|  14204|    0|
    |Block_entry1_proc_U0                  |Block_entry1_proc                    |        0|   0|   130|     47|    0|
    |bgr2gray_16_0_1080_1920_1_2_2_U0      |bgr2gray_16_0_1080_1920_1_2_2_s      |        0|   3|   118|    232|    0|
    |control_s_axi_U                       |control_s_axi                        |        0|   0|   252|    424|    0|
    |entry_proc5_U0                        |entry_proc5                          |        0|   0|     2|     20|    0|
    |gmem1_m_axi_U                         |gmem1_m_axi                          |       58|   0|  1733|   1739|    0|
    |gmem2_m_axi_U                         |gmem2_m_axi                          |       58|   0|  1733|   1739|    0|
    |xfMat2Array_512_0_1080_1920_1_2_1_U0  |xfMat2Array_512_0_1080_1920_1_2_1_s  |        0|   2|  2808|   9294|    0|
    +--------------------------------------+-------------------------------------+---------+----+------+-------+-----+
    |Total                                 |                                     |      116|   9| 11081|  27699|    0|
    +--------------------------------------+-------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |             Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |imgInput0_cols_c10_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_cols_c_U            |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_data_U              |        0|  99|   0|    -|     2|   24|       48|
    |imgInput0_rows_c9_channel_U   |        0|  99|   0|    -|     2|   32|       64|
    |imgInput0_rows_c_U            |        0|  99|   0|    -|     2|   32|       64|
    |imgOutput0_cols_channel_U     |        0|  99|   0|    -|     4|   32|      128|
    |imgOutput0_data_U             |        0|  99|   0|    -|     2|    8|       16|
    |imgOutput0_rows_channel_U     |        0|  99|   0|    -|     4|   32|      128|
    |img_gray_c_U                  |        0|  99|   0|    -|     5|   64|      320|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                         |        0| 891|   0|    0|    25|  288|      896|
    +------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Array2xfMat_512_16_1080_1920_1_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_continue                      |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput0_cols_c10_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgInput0_rows_c9_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgOutput0_cols_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imgOutput0_rows_channel               |       and|   0|  0|   2|           1|           1|
    |ap_idle                                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                         |       and|   0|  0|   2|           1|           1|
    |entry_proc5_U0_ap_start                               |       and|   0|  0|   2|           1|           1|
    |xfMat2Array_512_0_1080_1920_1_2_1_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_512_16_1080_1920_1_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry1_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput0_cols_c10_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgInput0_rows_c9_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgOutput0_cols_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imgOutput0_rows_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc5_U0_ap_ready                       |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  36|          18|          18|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Array2xfMat_512_16_1080_1920_1_2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput0_cols_c10_channel      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgInput0_rows_c9_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgOutput0_cols_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_imgOutput0_rows_channel         |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc5_U0_ap_ready                       |   9|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     |  63|         14|    7|         14|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Array2xfMat_512_16_1080_1920_1_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput0_cols_c10_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgInput0_rows_c9_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgOutput0_cols_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_imgOutput0_rows_channel         |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc5_U0_ap_ready                       |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  7|   0|    7|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   cvtcolor_og|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   cvtcolor_og|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   cvtcolor_og|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.61>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 8 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 9 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%img_gray_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_gray" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 10 'read' 'img_gray_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%img_bgr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_bgr" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 11 'read' 'img_bgr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_gray_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 12 'alloca' 'img_gray_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgInput0_cols_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 13 'alloca' 'imgInput0_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgInput0_rows_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 14 'alloca' 'imgInput0_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgInput0_data = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12]   --->   Operation 15 'alloca' 'imgInput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgOutput0_data = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16]   --->   Operation 16 'alloca' 'imgOutput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.61ns)   --->   "%call_ln22 = call void @entry_proc5, i64 %img_gray_read, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 17 'call' 'call_ln22' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%call_ret = call i128 @Block_entry1_proc, i32 %rows_read, i32 %cols_read" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%imgOutput0_rows_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 19 'extractvalue' 'imgOutput0_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%imgOutput0_cols_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 20 'extractvalue' 'imgOutput0_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%imgInput0_rows_c9_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 21 'extractvalue' 'imgInput0_rows_c9_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%imgInput0_cols_c10_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 22 'extractvalue' 'imgInput0_cols_c10_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [2/2] (7.30ns)   --->   "%call_ln24 = call void @Array2xfMat<512, 16, 1080, 1920, 1, 2>, i512 %gmem1, i64 %img_bgr_read, i32 %imgInput0_rows_c9_channel, i32 %imgInput0_cols_c10_channel, i24 %imgInput0_data, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:24]   --->   Operation 23 'call' 'call_ln24' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln24 = call void @Array2xfMat<512, 16, 1080, 1920, 1, 2>, i512 %gmem1, i64 %img_bgr_read, i32 %imgInput0_rows_c9_channel, i32 %imgInput0_cols_c10_channel, i24 %imgInput0_data, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:24]   --->   Operation 24 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln25 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i24 %imgInput0_data, i8 %imgOutput0_data" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:25]   --->   Operation 25 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln25 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i24 %imgInput0_data, i8 %imgOutput0_data" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:25]   --->   Operation 26 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 27 [2/2] (3.63ns)   --->   "%call_ln26 = call void @xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>, i32 %imgOutput0_rows_channel, i32 %imgOutput0_cols_channel, i8 %imgOutput0_data, i512 %gmem2, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:26]   --->   Operation 27 'call' 'call_ln26' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @img_gray_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %img_gray_c, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 28 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 29 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput0_cols_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 30 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 31 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput0_rows_c, i32 %imgInput0_rows_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 32 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 33 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln22 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_20, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgInput0_data, i24 %imgInput0_data"   --->   Operation 51 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput0_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgOutput0_data, i8 %imgOutput0_data"   --->   Operation 53 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln26 = call void @xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>, i32 %imgOutput0_rows_channel, i32 %imgOutput0_cols_channel, i8 %imgOutput0_data, i512 %gmem2, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:26]   --->   Operation 55 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:27]   --->   Operation 56 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_bgr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_gray]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                  (read                ) [ 00100000]
rows_read                  (read                ) [ 00100000]
img_gray_read              (read                ) [ 00000000]
img_bgr_read               (read                ) [ 00110000]
img_gray_c                 (alloca              ) [ 01111111]
imgInput0_cols_c           (alloca              ) [ 00111111]
imgInput0_rows_c           (alloca              ) [ 00111111]
imgInput0_data             (alloca              ) [ 00111111]
imgOutput0_data            (alloca              ) [ 00111111]
call_ln22                  (call                ) [ 00000000]
call_ret                   (call                ) [ 00000000]
imgOutput0_rows_channel    (extractvalue        ) [ 00011111]
imgOutput0_cols_channel    (extractvalue        ) [ 00011111]
imgInput0_rows_c9_channel  (extractvalue        ) [ 00010000]
imgInput0_cols_c10_channel (extractvalue        ) [ 00010000]
call_ln24                  (call                ) [ 00000000]
call_ln25                  (call                ) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln22         (specinterface       ) [ 00000000]
empty_42                   (specchannel         ) [ 00000000]
specinterface_ln22         (specinterface       ) [ 00000000]
empty_43                   (specchannel         ) [ 00000000]
specinterface_ln22         (specinterface       ) [ 00000000]
specdataflowpipeline_ln22  (specdataflowpipeline) [ 00000000]
spectopmodule_ln3          (spectopmodule       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_44                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_45                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
call_ln26                  (call                ) [ 00000000]
ret_ln27                   (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_bgr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_bgr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_gray">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry1_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<512, 16, 1080, 1920, 1, 2>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgr2gray<16, 0, 1080, 1920, 1, 2, 2>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_c_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="img_gray_c_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_gray_c/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imgInput0_cols_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_cols_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="imgInput0_rows_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_rows_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="imgInput0_data_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput0_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="imgOutput0_data_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput0_data/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rows_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="img_gray_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_gray_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_bgr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_bgr_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="call_ln22_entry_proc5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="call_ret_Block_entry1_proc_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_Array2xfMat_512_16_1080_1920_1_2_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="512" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="1"/>
<pin id="155" dir="0" index="3" bw="32" slack="0"/>
<pin id="156" dir="0" index="4" bw="32" slack="0"/>
<pin id="157" dir="0" index="5" bw="24" slack="1"/>
<pin id="158" dir="0" index="6" bw="32" slack="1"/>
<pin id="159" dir="0" index="7" bw="32" slack="1"/>
<pin id="160" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_bgr2gray_16_0_1080_1920_1_2_2_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="3"/>
<pin id="166" dir="0" index="2" bw="32" slack="3"/>
<pin id="167" dir="0" index="3" bw="24" slack="3"/>
<pin id="168" dir="0" index="4" bw="8" slack="3"/>
<pin id="169" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_xfMat2Array_512_0_1080_1920_1_2_1_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="4"/>
<pin id="174" dir="0" index="2" bw="32" slack="4"/>
<pin id="175" dir="0" index="3" bw="8" slack="5"/>
<pin id="176" dir="0" index="4" bw="512" slack="0"/>
<pin id="177" dir="0" index="5" bw="64" slack="5"/>
<pin id="178" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="imgOutput0_rows_channel_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgOutput0_rows_channel/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="imgOutput0_cols_channel_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="128" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgOutput0_cols_channel/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="imgInput0_rows_c9_channel_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput0_rows_c9_channel/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="imgInput0_cols_c10_channel_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="128" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="imgInput0_cols_c10_channel/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="cols_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="rows_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="img_bgr_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_bgr_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="img_gray_c_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_gray_c "/>
</bind>
</comp>

<comp id="220" class="1005" name="imgInput0_cols_c_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_cols_c "/>
</bind>
</comp>

<comp id="226" class="1005" name="imgInput0_rows_c_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_rows_c "/>
</bind>
</comp>

<comp id="232" class="1005" name="imgInput0_data_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="1"/>
<pin id="234" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_data "/>
</bind>
</comp>

<comp id="238" class="1005" name="imgOutput0_data_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="3"/>
<pin id="240" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput0_data "/>
</bind>
</comp>

<comp id="244" class="1005" name="imgOutput0_rows_channel_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="imgOutput0_rows_channel "/>
</bind>
</comp>

<comp id="249" class="1005" name="imgOutput0_cols_channel_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="4"/>
<pin id="251" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="imgOutput0_cols_channel "/>
</bind>
</comp>

<comp id="254" class="1005" name="imgInput0_rows_c9_channel_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_rows_c9_channel "/>
</bind>
</comp>

<comp id="259" class="1005" name="imgInput0_cols_c10_channel_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput0_cols_c10_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="126" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="184"><net_src comp="145" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="145" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="145" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="197"><net_src comp="145" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="202"><net_src comp="114" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="207"><net_src comp="120" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="212"><net_src comp="132" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="217"><net_src comp="94" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="223"><net_src comp="98" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="151" pin=7"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="229"><net_src comp="102" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="235"><net_src comp="106" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="241"><net_src comp="110" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="247"><net_src comp="181" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="252"><net_src comp="185" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="257"><net_src comp="189" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="262"><net_src comp="194" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="151" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {6 7 }
 - Input state : 
	Port: cvtcolor_og : gmem1 | {2 3 }
	Port: cvtcolor_og : img_bgr | {1 }
	Port: cvtcolor_og : img_gray | {1 }
	Port: cvtcolor_og : rows | {1 }
	Port: cvtcolor_og : cols | {1 }
  - Chain level:
	State 1
		call_ln22 : 1
	State 2
		imgOutput0_rows_channel : 1
		imgOutput0_cols_channel : 1
		imgInput0_rows_c9_channel : 1
		imgInput0_cols_c10_channel : 1
		call_ln24 : 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |          call_ln22_entry_proc5_fu_138          |    0    |    0    |    0    |    0    |
|          |        call_ret_Block_entry1_proc_fu_145       |    0    |    0    |    0    |    0    |
|   call   |  grp_Array2xfMat_512_16_1080_1920_1_2_s_fu_151 |    4    |  17.468 |   5508  |   6395  |
|          |   grp_bgr2gray_16_0_1080_1920_1_2_2_s_fu_163   |    3    |  3.4146 |   169   |   126   |
|          | grp_xfMat2Array_512_0_1080_1920_1_2_1_s_fu_171 |    2    |  17.468 |   4519  |   1598  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              cols_read_read_fu_114             |    0    |    0    |    0    |    0    |
|   read   |              rows_read_read_fu_120             |    0    |    0    |    0    |    0    |
|          |            img_gray_read_read_fu_126           |    0    |    0    |    0    |    0    |
|          |            img_bgr_read_read_fu_132            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |         imgOutput0_rows_channel_fu_181         |    0    |    0    |    0    |    0    |
|extractvalue|         imgOutput0_cols_channel_fu_185         |    0    |    0    |    0    |    0    |
|          |        imgInput0_rows_c9_channel_fu_189        |    0    |    0    |    0    |    0    |
|          |        imgInput0_cols_c10_channel_fu_194       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    9    | 38.3506 |  10196  |   8119  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         cols_read_reg_199        |   32   |
|imgInput0_cols_c10_channel_reg_259|   32   |
|     imgInput0_cols_c_reg_220     |   32   |
|      imgInput0_data_reg_232      |   24   |
| imgInput0_rows_c9_channel_reg_254|   32   |
|     imgInput0_rows_c_reg_226     |   32   |
|  imgOutput0_cols_channel_reg_249 |   32   |
|      imgOutput0_data_reg_238     |    8   |
|  imgOutput0_rows_channel_reg_244 |   32   |
|       img_bgr_read_reg_209       |   64   |
|        img_gray_c_reg_214        |   64   |
|         rows_read_reg_204        |   32   |
+----------------------------------+--------+
|               Total              |   416  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_Array2xfMat_512_16_1080_1920_1_2_s_fu_151 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Array2xfMat_512_16_1080_1920_1_2_s_fu_151 |  p4  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   128  ||  3.176  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   38   |  10196 |  8119  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   41   |  10612 |  8137  |
+-----------+--------+--------+--------+--------+
