0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/full_adder_tb.v,1766540645,verilog,,,,full_adder_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/one_to_four_demux_tb.v,1766552206,verilog,,,,one_to_four_demux_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/two_to_one_muliplexer_tb.v,1766550148,verilog,,,,two_to_one_muliplexer_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/full_adder.v,1766542241,verilog,,C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/half_adder.v,,full_adder,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/half_adder.v,1766531533,verilog,,C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/full_adder_tb.v,,half_adder,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/one_to_four_demux.v,1766551916,verilog,,C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/one_to_four_demux_tb.v,,one_to_four_demux,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/two_to_one_multiplexer.v,1766548951,verilog,,C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/two_to_one_muliplexer_tb.v,,two_to_one_multiplexer,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
