{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 630 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1500 -defaultsOSRD
preplace port display_reset -pg 1 -y 1280 -defaultsOSRD
preplace port DDR -pg 1 -y 590 -defaultsOSRD -left
preplace port control_rdy_II -pg 1 -y 1400 -defaultsOSRD
preplace port MZ_Happy -pg 1 -y 1750 -defaultsOSRD
preplace port sync24 -pg 1 -y 340 -defaultsOSRD
preplace port sync -pg 1 -y 320 -defaultsOSRD
preplace port Outtt -pg 1 -y 520 -defaultsOSRD
preplace port reset_clk -pg 1 -y 930 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 530 -defaultsOSRD
preplace port gt_in -pg 1 -y 300 -defaultsOSRD
preplace port read_data_in -pg 1 -y 610 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1520 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1440 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1540 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1510 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 170 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1420 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1460 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1380 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 550 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1480 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1560 -defaultsOSRD
preplace port display_latch -pg 1 -y 1300 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1560 -defaultsOSRD
preplace port enablemux -pg 1 -y 1360 -defaultsOSRD
preplace port Outt -pg 1 -y 90 -defaultsOSRD
preplace port delay_gt -pg 1 -y 810 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1610 -defaultsOSRD
preplace port display_count -pg 1 -y 1320 -defaultsOSRD
preplace port trig_out -pg 1 -y 60 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1340 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 260 -defaultsOSRD
preplace portBus speaker -pg 1 -y 440 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 280 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1540 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1630 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1590 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 11 -y 290 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 7 -y 1040 -defaultsOSRD
preplace inst prescaleSignal_1 -pg 1 -lvl 4 -y 850 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 10 -y 810 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 3 -y 1750 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 8 -y 540 -defaultsOSRD
preplace inst TrigWordDelay_0 -pg 1 -lvl 9 -y 680 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 9 -y 1370 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -y 1930 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 7 -y 1310 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 8 -y 1420 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 3 -y 1400 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 9 -y 1100 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 3 -y 1590 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 10 -y 1300 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -y 120 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 9 -y 60 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 350 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -y 60 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 10 -y 1590 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 9 -y 880 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 9 -y 480 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 10 -y 60 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 11 -y 440 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 10 -y 350 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 9 -y 170 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 10 -y 480 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst buttonTrigger_0 -pg 1 -lvl 3 -y 910 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 930 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 4 -y 690 -defaultsOSRD
preplace inst util_reduced_logic_3 -pg 1 -lvl 10 -y 170 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 10 -y 630 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 11 -y 1010 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst util_reduced_logic_4 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 10 -y 1070 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 7 1250 1130 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 2 8 1280 780 NJ 770 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc triggers_0_trigger_async_mask 1 8 1 3250
preplace netloc util_reduced_logic_3_Res 1 10 2 NJ 170 N
preplace netloc triggers_0_gtid_out 1 8 2 NJ 570 3690
preplace netloc clockLogic_0_reset_clk 1 9 3 NJ 900 NJ 860 4340
preplace netloc MZ_Happy_pulser_out 1 3 9 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 N
preplace netloc triggerOut_0_trig_out 1 10 2 NJ 60 4340
preplace netloc axi_interconnect_0_M07_AXI 1 2 7 1330 1010 NJ 1010 NJ 1010 NJ 1010 NJ 960 NJ 1070 NJ
preplace netloc backup_clk_in_use_1 1 0 9 NJ 640 NJ 350 NJ 840 NJ 950 NJ 950 NJ 870 NJ 870 NJ 870 N
preplace netloc prescaleSignal_0_output 1 10 2 4030 210 4340
preplace netloc util_vector_logic_0_Res 1 9 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 580 630
preplace netloc countDisplay_0_display_latch 1 10 2 N 1300 NJ
preplace netloc triggers_0_counter_mask 1 8 1 3270
preplace netloc gt_in_1 1 0 8 NJ 300 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 2830
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 6 1 2480
preplace netloc axi_interconnect_0_M04_AXI 1 2 6 1210 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc prescaleTrigger_0_prescale_rate 1 3 1 1780
preplace netloc fifo_generator_0_empty 1 9 2 3680 960 NJ
preplace netloc axi_interconnect_0_M22_AXI 1 2 1 1170
preplace netloc axi_interconnect_0_M18_AXI 1 2 1 1180
preplace netloc util_vector_logic_5_Res 1 4 1 N
preplace netloc xlconcat_1_dout 1 8 1 3310
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 1240
preplace netloc prescaleTrigger_0_prescale_mask 1 3 1 N
preplace netloc triggers_0_speaker 1 1 10 720 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 410 NJ 410 4020
preplace netloc testPulser_0_pulser_out 1 3 9 NJ 1290 NJ 1290 NJ 1290 NJ 1230 NJ 1220 NJ 1220 NJ 1220 NJ 1220 4340
preplace netloc xlconcat_0_dout 1 7 2 2840 160 3250
preplace netloc fifo_readout_0_renable 1 10 1 3990
preplace netloc util_reduced_logic_4_Res 1 1 5 730 1510 NJ 990 1740 930 NJ 930 2210
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 10 2 NJ 1590 4280
preplace netloc axi_interconnect_0_M16_AXI 1 2 5 N 1020 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc triggers_0_speaker_scale 1 8 3 NJ 560 NJ 550 4000
preplace netloc s00_axi_userin_2_1 1 0 7 NJ 1540 NJ 1540 NJ 1070 NJ 1070 NJ 1070 NJ 1070 2450
preplace netloc processing_system7_0_DDR 1 0 2 NJ 590 640
preplace netloc axi_interconnect_0_M23_AXI 1 2 2 1340 980 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1180
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 1230
preplace netloc testDelay_2_s00_axi_userout 1 6 2 2520 950 2820
preplace netloc testDelay_0_s00_axi_userout1 1 10 2 NJ 810 N
preplace netloc sync_1 1 0 8 NJ 610 NJ 320 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 2830
preplace netloc oneshot_pulse_1_pulse_o 1 9 1 3630
preplace netloc fifo_generator_0_dout 1 9 2 3670 950 NJ
preplace netloc testDelay_3_s00_axi_userout 1 6 6 2510 1390 2820 1290 NJ 1290 NJ 1380 NJ 1380 4270
preplace netloc axi_interconnect_0_M20_AXI 1 2 7 1270 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 700 NJ
preplace netloc triggers_0_speaker_mask 1 8 1 3260
preplace netloc axi_interconnect_0_M05_AXI 1 2 8 1350 1000 NJ 1000 NJ 1000 NJ 1000 NJ 930 NJ 1010 NJ 1010 NJ
preplace netloc axi_interconnect_0_M19_AXI 1 2 1 1190
preplace netloc testPulser_0_pulser_out1 1 3 9 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1340 NJ 1450 NJ 1450 NJ 1450 4310
preplace netloc ShiftRegs_0_control_rdy 1 10 2 4000 1460 4290
preplace netloc axi_interconnect_0_M09_AXI 1 2 8 1320 1110 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ
preplace netloc oneshot_pulse_0_pulse_o 1 9 3 NJ 1390 NJ 1390 4330
preplace netloc s00_axi_userin_1 1 0 8 NJ 1580 NJ 1580 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1410 N
preplace netloc axi_interconnect_0_M10_AXI 1 2 7 1290 830 NJ 940 NJ 940 NJ 850 NJ 850 NJ 850 NJ
preplace netloc triggerOut_0_counter 1 8 3 3320 1180 NJ 1180 3970
preplace netloc ShiftRegs_0_muxer 1 10 2 3970 1470 NJ
preplace netloc implement_gtid_0_gtid 1 7 4 2870 410 NJ 550 NJ 540 3960
preplace netloc mtca_mimic_in_1 1 0 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 2450
preplace netloc sync24_1 1 0 8 NJ 620 NJ 330 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 2840
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 250 600 700 1550 1300 1100 NJ 1180 NJ 1180 NJ 1180 NJ 1180 2850 1330 3300 1280 3660 970 NJ
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 1230
preplace netloc triggerOut_0_tubii_word 1 8 3 NJ 790 NJ 890 4020
preplace netloc ShiftRegs_0_caen_rdy 1 10 2 4030 1490 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 5 1200 1150 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc fifo_generator_0_full 1 9 2 3690 1170 NJ
preplace netloc ShiftRegs_0_clk_out 1 10 2 NJ 1630 4360
preplace netloc ext_trig_in_1 1 0 7 NJ 280 NJ 280 1400 410 1780 270 NJ 270 NJ 270 NJ
preplace netloc readShift_0_clk_out 1 10 2 NJ 1670 4380
preplace netloc util_vector_logic_1_Res 1 9 1 N
preplace netloc util_vector_logic_3_Res 1 11 1 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 1210
preplace netloc buttonTrigger_0_button_trigger_out 1 3 4 1720 90 NJ 90 NJ 90 NJ
preplace netloc TrigWordDelay_0_wordout 1 7 3 2870 670 NJ 590 3630
preplace netloc ShiftRegs_0_enablemux 1 10 2 4020 1480 NJ
preplace netloc countDisplay_0_display_pulse_o 1 10 2 N 1320 NJ
preplace netloc M00_ARESETN_1 1 1 10 680 310 1310 1090 1760 1090 NJ 1090 NJ 1090 2480 940 2860 1130 3310 1020 3640 300 NJ
preplace netloc axi_interconnect_0_M15_AXI 1 2 6 1220 1140 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc fifo_readout_0_read 1 10 1 3980
preplace netloc triggerOut_0_trig_word 1 8 1 3270
preplace netloc util_vector_logic_2_Res 1 9 1 N
preplace netloc ShiftRegs_0_data_out 1 10 2 NJ 1650 4370
preplace netloc axi_interconnect_0_M21_AXI 1 2 8 1260 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 690 NJ 600 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 670
preplace netloc fifo_readout_0_reset 1 10 1 N
preplace netloc testDelay_0_s00_axi_userout 1 8 1 3260
preplace netloc triggers_0_trigger_mask 1 8 1 3240
preplace netloc comboTrigger_0_s00_axi_trigout 1 3 4 1710 130 NJ 130 NJ 130 NJ
preplace netloc util_vector_logic_4_Res 1 9 1 N
preplace netloc burstTrigger_0_s00_axi_trigout1 1 3 4 NJ 80 NJ 80 NJ 80 2500
preplace netloc ShiftRegs_0_clocks_rdy 1 10 2 NJ 1610 4350
preplace netloc data_in_1 1 0 10 NJ 1590 NJ 1590 NJ 1520 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 N
preplace netloc prescaleSignal_1_output 1 4 2 NJ 850 2220
preplace netloc testPulser_1_pulser_out 1 3 9 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 4390
preplace netloc axi_interconnect_0_M03_AXI 1 2 9 1200 570 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 540 NJ 530 NJ
preplace netloc axi_interconnect_0_M11_AXI 1 2 8 1280 1120 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1170
preplace netloc triggerOut_0_gtrigout 1 1 11 730 340 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 680 3240 580 3680 730 4030 520 NJ
preplace netloc clk_in 1 0 7 NJ 630 710 1570 1380 1080 NJ 1080 NJ 1080 NJ 1080 2500
preplace netloc s00_axi_userin_3_1 1 0 7 NJ 1560 NJ 1560 NJ 1330 NJ 1330 NJ 1330 NJ 1330 2490
preplace netloc countDisplay_0_display_clr 1 10 2 N 1280 NJ
levelinfo -pg 1 170 440 1060 1560 1900 2110 2360 2710 3080 3470 3830 4150 4410
",
}
{
   da_axi4_cnt: "2",
}