;redcode
;assert 1
	SPL -9, @-11
	MOV -1, <-20
	SPL 100, 90
	SUB 421, 1
	MOV -507, <-20
	SPL 0, <-742
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @129, 106
	SUB #1, <0
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	SLT #1, <0
	ADD -130, 9
	CMP @0, @2
	SUB @121, 106
	ADD -409, <-12
	CMP @141, 106
	SUB @121, 103
	ADD 210, 60
	CMP 421, 91
	CMP 421, 91
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	SUB @141, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 106
	SUB @127, 106
	SUB @121, 106
	SUB @0, @2
	SUB @129, 106
	JMP 0, #2
	JMP 0, #2
	SLT #129, 109
	SUB @0, @2
	ADD 210, 60
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	SUB @121, 103
	ADD 210, 60
	SUB 421, 1
	MOV -7, <-20
	SUB 421, 1
