

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_35_1_proc'
================================================================
* Date:           Fri Jan 22 14:16:48 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19| 0.190 us | 0.190 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       10|       10|         3|          1|          1|     9|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 13 [1/1] (2.10ns)   --->   "%process_shape_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %process_shape" [source/xf_erosion_accel.cpp:39]   --->   Operation 13 'read' 'process_shape_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %process_shape_read" [source/xf_erosion_accel.cpp:39]   --->   Operation 14 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [7/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 15 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 16 [6/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 16 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [5/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 17 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [4/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 18 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [3/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 19 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [2/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 20 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %process_shape, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32" [source/xf_erosion_accel.cpp:39]   --->   Operation 24 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 25 [1/1] (0.73ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.73>

State 9 <SV = 8> <Delay = 0.80>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln35, void, i4, void %entry" [source/xf_erosion_accel.cpp:35]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.72ns)   --->   "%icmp_ln35 = icmp_eq  i4 %i, i4" [source/xf_erosion_accel.cpp:35]   --->   Operation 27 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln35 = add i4 %i, i4" [source/xf_erosion_accel.cpp:35]   --->   Operation 29 'add' 'add_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void, void %.exit" [source/xf_erosion_accel.cpp:35]   --->   Operation 30 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 31 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P, i8 %gmem1_addr, i1 %gmem1_addr_1_rd_req" [source/xf_erosion_accel.cpp:39]   --->   Operation 31 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.73>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %i" [source/xf_erosion_accel.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [source/xf_erosion_accel.cpp:39]   --->   Operation 33 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [source/xf_erosion_accel.cpp:39]   --->   Operation 34 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%p_kernel_addr = getelementptr i8 %p_kernel, i64, i64 %zext_ln35" [source/xf_erosion_accel.cpp:39]   --->   Operation 35 'getelementptr' 'p_kernel_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.73ns)   --->   "%store_ln39 = store i8 %gmem1_addr_read, i4 %p_kernel_addr" [source/xf_erosion_accel.cpp:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln35 = br void" [source/xf_erosion_accel.cpp:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	fifo read on port 'process_shape' (source/xf_erosion_accel.cpp:39) [6]  (2.1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (source/xf_erosion_accel.cpp:39) [9]  (7.3 ns)

 <State 9>: 0.809ns
The critical path consists of the following:
	'phi' operation ('i', source/xf_erosion_accel.cpp:35) with incoming values : ('add_ln35', source/xf_erosion_accel.cpp:35) [12]  (0 ns)
	'add' operation ('add_ln35', source/xf_erosion_accel.cpp:35) [15]  (0.809 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem1' (source/xf_erosion_accel.cpp:39) [21]  (7.3 ns)

 <State 11>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('p_kernel_addr', source/xf_erosion_accel.cpp:39) [22]  (0 ns)
	'store' operation ('store_ln39', source/xf_erosion_accel.cpp:39) of variable 'gmem1_addr_read', source/xf_erosion_accel.cpp:39 on array 'p_kernel' [23]  (0.73 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
