#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdc89206cd0 .scope module, "vga_tb" "vga_tb" 2 1;
 .timescale 0 0;
v0x7fdc893077f0_0 .net "blue", 7 0, v0x7fdc89306cd0_0;  1 drivers
v0x7fdc893078c0_0 .var "clk", 0 0;
v0x7fdc89307950_0 .net "dotclk_test", 0 0, L_0x7fdc893081f0;  1 drivers
v0x7fdc89307a00_0 .net "green", 7 0, v0x7fdc89306fb0_0;  1 drivers
v0x7fdc89307ab0_0 .net "h_count", 11 0, L_0x7fdc89307fe0;  1 drivers
v0x7fdc89307b80_0 .net "hsync", 0 0, v0x7fdc893071d0_0;  1 drivers
v0x7fdc89307c30_0 .net "red", 7 0, v0x7fdc89307270_0;  1 drivers
v0x7fdc89307ce0_0 .net "v_count", 11 0, L_0x7fdc89308090;  1 drivers
v0x7fdc89307d90_0 .net "vsync", 0 0, v0x7fdc893074e0_0;  1 drivers
v0x7fdc89307ec0_0 .net "x_val", 9 0, v0x7fdc89307580_0;  1 drivers
v0x7fdc89307f50_0 .net "y_val", 9 0, v0x7fdc89307630_0;  1 drivers
S_0x7fdc89206e40 .scope module, "test_vga" "vga" 2 14, 3 1 0, S_0x7fdc89206cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "board_clock";
    .port_info 1 /OUTPUT 1 "hsync";
    .port_info 2 /OUTPUT 1 "vsync";
    .port_info 3 /OUTPUT 8 "red";
    .port_info 4 /OUTPUT 8 "green";
    .port_info 5 /OUTPUT 8 "blue";
    .port_info 6 /OUTPUT 10 "x_val";
    .port_info 7 /OUTPUT 10 "y_val";
    .port_info 8 /OUTPUT 12 "v_count_test";
    .port_info 9 /OUTPUT 12 "h_count_test";
    .port_info 10 /OUTPUT 1 "dotclk_test";
P_0x7fdc89206fb0 .param/l "h_back_porch" 0 3 35, +C4<00000000000000000000000000110000>;
P_0x7fdc89206ff0 .param/l "h_front_porch" 0 3 34, +C4<00000000000000000000000000010000>;
P_0x7fdc89207030 .param/l "h_sync_pulse" 0 3 36, +C4<00000000000000000000000001100000>;
P_0x7fdc89207070 .param/l "h_total_pix" 0 3 33, +C4<00000000000000000000001100100000>;
P_0x7fdc892070b0 .param/l "h_visible_area" 0 3 37, +C4<00000000000000000000001010000000>;
P_0x7fdc892070f0 .param/l "v_back_porch" 0 3 41, +C4<00000000000000000000000000100001>;
P_0x7fdc89207130 .param/l "v_front_porch" 0 3 40, +C4<00000000000000000000000000001010>;
P_0x7fdc89207170 .param/l "v_sync_pulse" 0 3 42, +C4<00000000000000000000000000000010>;
P_0x7fdc892071b0 .param/l "v_total_pix" 0 3 39, +C4<00000000000000000000001000001101>;
P_0x7fdc892071f0 .param/l "v_visible_area" 0 3 43, +C4<00000000000000000000000111100000>;
L_0x7fdc89307fe0 .functor BUFZ 12, v0x7fdc89307080_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x7fdc89308090 .functor BUFZ 12, v0x7fdc89307380_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x7fdc893081f0 .functor BUFZ 1, v0x7fdc89306b40_0, C4<0>, C4<0>, C4<0>;
v0x7fdc89306cd0_0 .var "blue", 7 0;
v0x7fdc89306d90_0 .net "board_clock", 0 0, v0x7fdc893078c0_0;  1 drivers
v0x7fdc89306e50_0 .net "clk", 0 0, v0x7fdc89306b40_0;  1 drivers
v0x7fdc89306f20_0 .net "dotclk_test", 0 0, L_0x7fdc893081f0;  alias, 1 drivers
v0x7fdc89306fb0_0 .var "green", 7 0;
v0x7fdc89307080_0 .var "h_count", 11 0;
v0x7fdc89307120_0 .net "h_count_test", 11 0, L_0x7fdc89307fe0;  alias, 1 drivers
v0x7fdc893071d0_0 .var "hsync", 0 0;
v0x7fdc89307270_0 .var "red", 7 0;
v0x7fdc89307380_0 .var "v_count", 11 0;
v0x7fdc89307430_0 .net "v_count_test", 11 0, L_0x7fdc89308090;  alias, 1 drivers
v0x7fdc893074e0_0 .var "vsync", 0 0;
v0x7fdc89307580_0 .var "x_val", 9 0;
v0x7fdc89307630_0 .var "y_val", 9 0;
E_0x7fdc892074a0 .event posedge, v0x7fdc89306bf0_0;
S_0x7fdc892074e0 .scope module, "dotclk" "dot_clock_gen" 3 17, 4 1 0, S_0x7fdc89206e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "board";
    .port_info 1 /OUTPUT 1 "dotclock";
v0x7fdc892076e0_0 .net "board", 0 0, v0x7fdc893078c0_0;  alias, 1 drivers
v0x7fdc89306b40_0 .var "dotclk", 0 0;
v0x7fdc89306bf0_0 .net "dotclock", 0 0, v0x7fdc89306b40_0;  alias, 1 drivers
E_0x7fdc892076a0 .event posedge, v0x7fdc892076e0_0;
    .scope S_0x7fdc892074e0;
T_0 ;
    %wait E_0x7fdc892076a0;
    %load/vec4 v0x7fdc89306b40_0;
    %nor/r;
    %assign/vec4 v0x7fdc89306b40_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdc89206e40;
T_1 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc89307270_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc89306fb0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc89306cd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc893074e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc893071d0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fdc89307080_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fdc89307380_0, 0, 12;
    %end;
    .thread T_1;
    .scope S_0x7fdc89206e40;
T_2 ;
    %wait E_0x7fdc892074a0;
    %load/vec4 v0x7fdc89307080_0;
    %pad/u 32;
    %cmpi/u 800, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x7fdc89307080_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fdc89307080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fdc89307080_0, 0;
    %load/vec4 v0x7fdc89307380_0;
    %pad/u 32;
    %cmpi/u 525, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x7fdc89307380_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fdc89307380_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fdc89307380_0, 0, 12;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x7fdc89307080_0;
    %pad/u 32;
    %cmpi/u 96, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc893071d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc893071d0_0, 0;
T_2.5 ;
    %load/vec4 v0x7fdc89307380_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc893074e0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc893074e0_0, 0;
T_2.7 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdc89206cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc893078c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fdc89206cd0;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "vga_test.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fdc893078c0_0, v0x7fdc89307b80_0, v0x7fdc89307d90_0, v0x7fdc89307ec0_0, v0x7fdc89307ce0_0, v0x7fdc89307ab0_0, v0x7fdc89307f50_0, v0x7fdc89307c30_0, v0x7fdc89307a00_0, v0x7fdc893077f0_0, v0x7fdc89307950_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fdc89206cd0;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x7fdc893078c0_0;
    %nor/r;
    %store/vec4 v0x7fdc893078c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdc89206cd0;
T_6 ;
    %delay 1000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "vga_tb.v";
    "vga2.v";
    "dot_clk.v";
