# Lab Timer – Digital Logic & FPGA Implementation

This project implements a countdown and overtime lab timer designed using
digital logic principles and deployed on FPGA hardware.

## Overview
- Designed using synchronous counters, binary adders, and combinational logic
- Initially implemented and simulated in Digital
- Exported to Verilog HDL
- Synthesized and deployed on FPGA hardware

## Files
- `top.v` – Top-level Verilog module used for FPGA synthesis
- `screenshots/` – Digital schematic and design visuals

## Technologies
- Digital Logic Design
- Verilog HDL
- FPGA Synthesis
