digraph "CFG for '_Z18kernelMultMatTiledPfS_S_iii' function" {
	label="CFG for '_Z18kernelMultMatTiledPfS_S_iii' function";

	Node0x5795f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 2\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 2\l  %14 = add nsw i32 %13, %9\l  %15 = sdiv i32 %4, 4\l  %16 = icmp sgt i32 %4, 3\l  br i1 %16, label %17, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5795f00:s0 -> Node0x57962c0;
	Node0x5795f00:s1 -> Node0x57983c0;
	Node0x57962c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  %18 = icmp slt i32 %12, %3\l  %19 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Mds, i32 0, i32 %10, i32 %9\l  %20 = mul nsw i32 %12, %4\l  %21 = icmp slt i32 %14, %5\l  %22 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Nds, i32 0, i32 %10, i32 %9\l  %23 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Mds, i32 0, i32 %10, i32 0\l  %24 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Nds, i32 0, i32 0, i32 %9\l  %25 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Mds, i32 0, i32 %10, i32 1\l  %26 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Nds, i32 0, i32 1, i32 %9\l  %27 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Mds, i32 0, i32 %10, i32 2\l  %28 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Nds, i32 0, i32 2, i32 %9\l  %29 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Mds, i32 0, i32 %10, i32 3\l  %30 = getelementptr inbounds [4 x [4 x float]], [4 x [4 x float]]\l... addrspace(3)* @_ZZ18kernelMultMatTiledPfS_S_iiiE3Nds, i32 0, i32 3, i32 %9\l  br label %36\l}"];
	Node0x57962c0 -> Node0x57985e0;
	Node0x57983c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%31:\l31:                                               \l  %32 = phi float [ 0.000000e+00, %6 ], [ %76, %59 ]\l  %33 = icmp slt i32 %12, %3\l  %34 = icmp slt i32 %14, %5\l  %35 = select i1 %33, i1 %34, i1 false\l  br i1 %35, label %79, label %84\l|{<s0>T|<s1>F}}"];
	Node0x57983c0:s0 -> Node0x5798370;
	Node0x57983c0:s1 -> Node0x579a000;
	Node0x57985e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ 0, %17 ], [ %77, %59 ]\l  %38 = phi float [ 0.000000e+00, %17 ], [ %76, %59 ]\l  %39 = shl nsw i32 %37, 2\l  %40 = add nuw nsw i32 %39, %9\l  %41 = icmp slt i32 %40, %4\l  %42 = select i1 %41, i1 %18, i1 false\l  br i1 %42, label %43, label %48\l|{<s0>T|<s1>F}}"];
	Node0x57985e0:s0 -> Node0x579a530;
	Node0x57985e0:s1 -> Node0x579a5c0;
	Node0x579a530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%43:\l43:                                               \l  %44 = add nsw i32 %40, %20\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %48\l}"];
	Node0x579a530 -> Node0x579a5c0;
	Node0x579a5c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = phi float [ %47, %43 ], [ 0.000000e+00, %36 ]\l  store float %49, float addrspace(3)* %19, align 4, !tbaa !5\l  %50 = add nuw nsw i32 %39, %10\l  %51 = icmp slt i32 %50, %4\l  %52 = select i1 %51, i1 %21, i1 false\l  br i1 %52, label %53, label %59\l|{<s0>T|<s1>F}}"];
	Node0x579a5c0:s0 -> Node0x579b550;
	Node0x579a5c0:s1 -> Node0x5799b30;
	Node0x579b550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%53:\l53:                                               \l  %54 = mul nsw i32 %50, %5\l  %55 = add nsw i32 %54, %14\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %1, i64 %56\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %59\l}"];
	Node0x579b550 -> Node0x5799b30;
	Node0x5799b30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%59:\l59:                                               \l  %60 = phi float [ %58, %53 ], [ 0.000000e+00, %48 ]\l  store float %60, float addrspace(3)* %22, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %61 = load float, float addrspace(3)* %23, align 16, !tbaa !5\l  %62 = load float, float addrspace(3)* %24, align 4, !tbaa !5\l  %63 = fmul contract float %61, %62\l  %64 = fadd contract float %38, %63\l  %65 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %66 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %67 = fmul contract float %65, %66\l  %68 = fadd contract float %64, %67\l  %69 = load float, float addrspace(3)* %27, align 8, !tbaa !5\l  %70 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %71 = fmul contract float %69, %70\l  %72 = fadd contract float %68, %71\l  %73 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %74 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %75 = fmul contract float %73, %74\l  %76 = fadd contract float %72, %75\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %77 = add nuw nsw i32 %37, 1\l  %78 = icmp eq i32 %77, %15\l  br i1 %78, label %31, label %36, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5799b30:s0 -> Node0x57983c0;
	Node0x5799b30:s1 -> Node0x57985e0;
	Node0x5798370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%79:\l79:                                               \l  %80 = mul nsw i32 %12, %5\l  %81 = add nsw i32 %80, %14\l  %82 = sext i32 %81 to i64\l  %83 = getelementptr inbounds float, float addrspace(1)* %2, i64 %82\l  store float %32, float addrspace(1)* %83, align 4, !tbaa !5\l  br label %84\l}"];
	Node0x5798370 -> Node0x579a000;
	Node0x579a000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%84:\l84:                                               \l  ret void\l}"];
}
