[
  {
    "date": "2026-1-6",
    "title": "Combined Trace Neural Network for Improved Design Extraction in Integrated Circuit Post-Silicon Verification and Validation Workflows",
    "authors": "Emily Haines, Preston Pozderac, J. Timothy Balint, Yash Patel, Ryan Mattei, James Schaffranek, Adam R. Waite, Tamara Juntiff, Matt Sale, Adam Kimura",
    "publish": "2025 IEEE Physical Assurance and Inspection of Electronics (PAINE)",
    "url": "https://doi.org/10.1109/paine66113.2025.11320171",
    "source": "IEEE",
    "abstract": "Global economic trends have driven modern microelectronic fabrication to offshore facilities, creating a need to perform post-silicon Verification and Validation (V&V) on fabricated integrated circuits (ICs). Due to increasing technological advances and shrinking node sizes, the time and effort to assure the validity of these ICs increases. We address this scalability challenge through a data reduction and combination method using a novel Combined Trace Neural Network (CTNN). Our CTNN model allows for the extraction of metal and via traces from the same prepared sample simultaneously, cutting the data and processing time by over half. We prove our CTNN model's efficacy through a comparative analysis against conventional image analysis methods on a single metal/via layer of a 14 nm FinFET SOC chip. This enhancement to the workflow marks a significant step in the ability to assure newer technologies for use in the US DoD mission.",
    "title_zh": "结合轨迹神经网络用于改进集成电路后硅验证和验证工作流程中的设计提取",
    "abstract_zh": "全球经济趋势推动现代微电子制造转向海外设施，这就需要对制造的集成电路（ICs）进行后硅验证和验证（V&V）。由于技术进步和节点尺寸的缩小，确保这些ICs有效性的时间和精力不断增加。我们通过一种新颖的结合轨迹神经网络（CTNN）数据缩减和组合方法来应对这一可扩展性挑战。我们的CTNN模型允许同时从同一准备样本中提取金属和通孔轨迹，将数据和处理时间减少了一半以上。我们通过对比分析，将我们的CTNN模型与传统图像分析方法在14纳米FinFET SOC芯片的单一金属/通孔层上进行比较，证明了其有效性。这一工作流程的改进标志着在确保新技术用于美国国防部任务中的能力方面迈出了重要一步。"
  }
]