$date
	Fri Jan 03 15:43:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module mux1 $end
$var wire 1 " A $end
$var wire 1 % A_and $end
$var wire 1 # B $end
$var wire 1 & B_and $end
$var wire 1 $ S $end
$var wire 1 ' S_not $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#1
1#
#2
1!
1%
0#
1"
#3
1#
#4
0!
0'
0%
1$
0#
0"
#5
1!
1&
1#
#6
0!
0&
0#
1"
#7
1!
1&
1#
#8
