Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 37ae57575a774e4599ad66169894e9c6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockdiv
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.buttonRevise
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.DataSelector32
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCSelector
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_sim_behav
