#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan 11 18:28:37 2018
# Process ID: 1180
# Current directory: C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1
# Command line: vivado.exe -log sopc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sopc.tcl
# Log file: C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/sopc.vds
# Journal file: C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sopc.tcl -notrace
Command: synth_design -top sopc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 356.125 ; gain = 100.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sopc' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'risc32i' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (2#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-638] synthesizing module 'if_id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-256] done synthesizing module 'if_id' (3#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:4]
INFO: [Synth 8-638] synthesizing module 'id' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:126]
INFO: [Synth 8-226] default block is never used [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:179]
INFO: [Synth 8-256] done synthesizing module 'id' (4#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-638] synthesizing module 'id_ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (5#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ex' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:72]
INFO: [Synth 8-256] done synthesizing module 'ex' (6#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:106]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (7#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:106]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:48]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:148]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (9#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v:148]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v:5]
INFO: [Synth 8-638] synthesizing module 'ctrl' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (11#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'cache' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
	Parameter CS_READY bound to: 4'b0000 
	Parameter CS_DATA_HEAD bound to: 4'b0001 
	Parameter CS_DATA_VALUE bound to: 4'b0010 
	Parameter CS_INST_HEAD bound to: 4'b0011 
	Parameter CS_INST_VALUE bound to: 4'b0100 
	Parameter CS_OUTPUT bound to: 4'b0101 
	Parameter READ_BIT bound to: 1'b0 
	Parameter WRITE_BIT bound to: 1'b1 
	Parameter HeadFullDisp bound to: 3'b100 
	Parameter DataFullDisp bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'uart_comm' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:6]
	Parameter BAUDRATE bound to: 1000000 - type: integer 
	Parameter CLOCKRATE bound to: 100000000 - type: integer 
	Parameter SAMPLE_INTERVAL bound to: 100 - type: integer 
	Parameter STATUS_IDLE bound to: 0 - type: integer 
	Parameter STATUS_BEGIN bound to: 1 - type: integer 
	Parameter STATUS_DATA bound to: 2 - type: integer 
	Parameter STATUS_VALID bound to: 4 - type: integer 
	Parameter STATUS_END bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:6]
	Parameter SIZE_BIT bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (12#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:144]
WARNING: [Synth 8-6014] Unused sequential element tosend_reg was removed.  [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:138]
INFO: [Synth 8-256] done synthesizing module 'uart_comm' (13#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:140]
INFO: [Synth 8-256] done synthesizing module 'cache' (14#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:4]
INFO: [Synth 8-256] done synthesizing module 'risc32i' (15#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v:5]
WARNING: [Synth 8-3848] Net display_out in module/entity sopc does not have driver. [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:10]
INFO: [Synth 8-256] done synthesizing module 'sopc' (16#1) [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v:4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[3]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[2]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[1]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[3]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[2]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[10]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[9]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[8]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[7]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[6]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[5]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[4]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[3]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[2]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 408.805 ; gain = 153.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 408.805 ; gain = 153.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 758.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 758.695 ; gain = 502.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 758.695 ; gain = 502.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for EXclk. (constraint file  C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for EXclk. (constraint file  C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/.Xil/Vivado-1180-Lenovo/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 758.695 ; gain = 502.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pre_memop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_data_value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:50]
INFO: [Synth 8-5544] ROM "buffer_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element buffer_size_reg was removed.  [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:28]
INFO: [Synth 8-802] inferred FSM for state register 'recv_status_reg' in module 'uart_comm'
INFO: [Synth 8-802] inferred FSM for state register 'send_status_reg' in module 'uart_comm'
INFO: [Synth 8-5544] ROM "recv_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "recv_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "send_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_clock" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_status_reg' in module 'cache'
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'jump_type_o_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v:483]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_value_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_mask_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATUS_IDLE |                               00 |                             0000
             STATUS_DATA |                               01 |                             0010
            STATUS_VALID |                               10 |                             0100
              STATUS_END |                               11 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'send_status_reg' using encoding 'sequential' in module 'uart_comm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0100
                 iSTATE3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'recv_status_reg' using encoding 'sequential' in module 'uart_comm'
WARNING: [Synth 8-327] inferring latch for variable 'next_status_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'next_status_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:133]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CS_READY |                              000 |                             0000
            CS_DATA_HEAD |                              001 |                             0001
           CS_DATA_VALUE |                              011 |                             0010
            CS_INST_HEAD |                              010 |                             0011
           CS_INST_VALUE |                              101 |                             0100
               CS_OUTPUT |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_status_reg' using encoding 'sequential' in module 'cache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_status_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'inst_value_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:233]
WARNING: [Synth 8-327] inferring latch for variable 'read_data_value_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'next_disp_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'uart_send_data_reg' [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 758.695 ; gain = 502.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   4 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	  10 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sopc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
Module uart_comm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 6     
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "uart0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uart0/recv_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element uart0/recv_buffer/buffer_size_reg was removed.  [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:28]
WARNING: [Synth 8-6014] Unused sequential element uart0/send_buffer/buffer_size_reg was removed.  [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:28]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[4]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[3]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[2]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[1]
WARNING: [Synth 8-3331] design regfile has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[2]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[10]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[9]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[8]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[7]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[6]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[5]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[4]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[3]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[2]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[1]
WARNING: [Synth 8-3331] design sopc has unconnected port display_out[0]
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[31]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[30]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[30]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[29]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[29]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[28]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[28]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[27]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[27]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[26]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[26]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[25]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[25]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[20]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[21]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[22]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_addr_off_reg[23]' (FDRE) to 'risc32i0/id_ex0/ex_addr_off_reg[24]'
INFO: [Synth 8-3886] merging instance 'risc32i0/id_ex0/ex_aluop_reg[4]' (FDRE) to 'risc32i0/id_ex0/ex_alusel_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (risc32i0/\id_ex0/ex_alusel_reg[2] )
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_alusel_reg[2]) is unused and will be removed from module risc32i.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 758.695 ; gain = 502.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+------------+-----------+----------------------+---------------+
|Module Name       | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------------+------------+-----------+----------------------+---------------+
|risc32i0/regfile0 | regs_reg   | Implied   | 32 x 32              | RAM32M x 12   | 
+------------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk0/clk_out1' to pin 'clk0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 782.223 ; gain = 526.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 813.156 ; gain = 557.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+------------+-----------+----------------------+---------------+
|Module Name       | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------------+------------+-----------+----------------------+---------------+
|risc32i0/regfile0 | regs_reg   | Implied   | 32 x 32              | RAM32M x 12   | 
+------------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    58|
|4     |LUT1      |     6|
|5     |LUT2      |   224|
|6     |LUT3      |   146|
|7     |LUT4      |   188|
|8     |LUT5      |   219|
|9     |LUT6      |   871|
|10    |MUXF7     |    66|
|11    |RAM32M    |    12|
|12    |FDCE      |   244|
|13    |FDPE      |     3|
|14    |FDRE      |   322|
|15    |FDSE      |    30|
|16    |LD        |    74|
|17    |LDC       |    42|
|18    |IBUF      |     2|
|19    |OBUF      |     1|
|20    |OBUFT     |    11|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+----------+------+
|      |Instance            |Module    |Cells |
+------+--------------------+----------+------+
|1     |top                 |          |  2522|
|2     |  risc32i0          |risc32i   |  2503|
|3     |    cache0          |cache     |   674|
|4     |      uart0         |uart_comm |   517|
|5     |        recv_buffer |fifo      |   139|
|6     |        send_buffer |fifo_0    |   141|
|7     |    ex_mem0         |ex_mem    |   225|
|8     |    id0             |id        |     3|
|9     |    id_ex0          |id_ex     |   958|
|10    |    if_id0          |if_id     |   505|
|11    |    mem0            |mem       |    44|
|12    |    mem_wb          |mem_wb    |    40|
|13    |    pc_reg0         |pc_reg    |    42|
|14    |    regfile0        |regfile   |    12|
+------+--------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 853.578 ; gain = 247.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 853.578 ; gain = 597.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LD => LDCE: 72 instances
  LD => LDCE (inverted pins: G): 2 instances
  LDC => LDCE: 42 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 853.578 ; gain = 605.297
INFO: [Common 17-1381] The checkpoint 'C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.runs/synth_1/sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sopc_utilization_synth.rpt -pb sopc_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 853.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 18:30:09 2018...
