vendor_name = ModelSim
source_file = 1, C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_Top.v
source_file = 1, C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ.v
source_file = 1, C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/Clk_Divider_HZ_TB.v
source_file = 1, C:/Users/1matt/Desktop/Matthew_Webb/Coding/FPGA/Verilog_Modules/Clk_Divider/CLK_Divider_Quartus/db/CLK_Divider_Quartus.cbx.xml
design_name = Clk_Divider_Top
instance = comp, \clk~I , clk, Clk_Divider_Top, 1
instance = comp, \DIV|count[1] , DIV|count[1], Clk_Divider_Top, 1
instance = comp, \DIV|count[0] , DIV|count[0], Clk_Divider_Top, 1
instance = comp, \DIV|count[2] , DIV|count[2], Clk_Divider_Top, 1
instance = comp, \DIV|Equal1~0 , DIV|Equal1~0, Clk_Divider_Top, 1
instance = comp, \pulse~I , pulse, Clk_Divider_Top, 1
