;redcode
;assert 1
	SPL 0, <802
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #72, @40
	SUB 0, @10
	DAT #-210, <30
	SLT 30, 9
	SLT 30, 9
	SPL <-0, #-0
	MOV -7, <-104
	MOV -7, <-104
	MOV 510, 950
	SUB @121, 103
	JMZ -127, 100
	MOV 12, @10
	SUB 510, 950
	SPL -1, @-20
	SUB @127, 106
	SUB @121, 106
	CMP -127, 100
	SUB -0, 1
	SUB -209, <-120
	SPL @0, <832
	MOV 510, 950
	SUB @121, 106
	SPL 0, <802
	MOV <121, -103
	MOV <121, -103
	SLT 0, 900
	SUB 0, @10
	SUB 510, 950
	JMZ -127, 100
	MOV #-0, @-0
	JMZ -127, 100
	JMZ -127, 100
	SUB @-129, 100
	SUB #12, @200
	SUB -289, <420
	CMP -209, <-120
	SUB -289, <420
	MOV -1, <-20
	SUB -7, <-104
	SUB @421, 103
	SUB @421, 103
	CMP -209, <-120
	SPL 0, <802
	JMP -1, #-5
	CMP -203, <-120
