Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/Top.v" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/demux.v" Line 1. Module demux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/demux.v" Line 1. Module demux(N=3'b100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/osccon_reg.v" Line 1. Module osccon_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/prescaler.v" Line 1. Module prescaler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div(x=2'b10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div(x=2'b11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/program_counter.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/ram_instr.v" Line 1. Module ram_instr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/Top.v" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/demux.v" Line 1. Module demux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/demux.v" Line 1. Module demux(N=3'b100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/osccon_reg.v" Line 1. Module osccon_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/prescaler.v" Line 1. Module prescaler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div(x=2'b10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div(x=2'b11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/program_counter.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/octav/Desktop/Prescaler microcontroller/Prescaler microcontroller.srcs/sources_1/new/ram_instr.v" Line 1. Module ram_instr doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.demux(N=3'b100)
Compiling module xil_defaultlib.osccon_reg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.freq_div
Compiling module xil_defaultlib.freq_div(x=2'b10)
Compiling module xil_defaultlib.freq_div(x=2'b11)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.ram_instr
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
