0.6
2018.3
Dec  7 2018
00:33:28
D:/general/University/VHDL/learn_timing/learn_timing.sim/sim_1/synth/timing/xsim/tb_timing_example_time_synth.v,1764311584,verilog,D:/general/University/VHDL/learn_timing/learn_timing.srcs/sim_1/new/main_sim.vhd,,,timing_example,,,,,,,,
D:/general/University/VHDL/learn_timing/learn_timing.srcs/sim_1/new/main_sim.vhd,1764311341,vhdl,,,,tb_timing_example,,,,,,,,
