
TEST_WATERSENSOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eddc  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  0800ee98  0800ee98  0001ee98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f6ec  0800f6ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800f6ec  0800f6ec  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f6ec  0800f6ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f6ec  0800f6ec  0001f6ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f6f0  0800f6f0  0001f6f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800f6f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b4  200001e0  0800f8d4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  0800f8d4  00020894  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f141  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004504  00000000  00000000  0003f349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  00043850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001708  00000000  00000000  00045140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b25d  00000000  00000000  00046848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021829  00000000  00000000  00061aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1ae4  00000000  00000000  000832ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00124db2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c1c  00000000  00000000  00124e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e0 	.word	0x200001e0
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800ee7c 	.word	0x0800ee7c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e4 	.word	0x200001e4
 80000fc:	0800ee7c 	.word	0x0800ee7c

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			; (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fac5 	bl	80019c4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fa15 	bl	8001874 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fab7 	bl	80019c4 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 faad 	bl	80019c4 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fa3d 	bl	80018f8 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fa33 	bl	80018f8 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 f9b7 	bl	800081c <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 f943 	bl	8000744 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 f9a9 	bl	800081c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 f99f 	bl	800081c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 f94f 	bl	8000790 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 f945 	bl	8000790 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_fdiv>:
 8000514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000516:	464f      	mov	r7, r9
 8000518:	4646      	mov	r6, r8
 800051a:	46d6      	mov	lr, sl
 800051c:	0245      	lsls	r5, r0, #9
 800051e:	b5c0      	push	{r6, r7, lr}
 8000520:	0047      	lsls	r7, r0, #1
 8000522:	1c0c      	adds	r4, r1, #0
 8000524:	0a6d      	lsrs	r5, r5, #9
 8000526:	0e3f      	lsrs	r7, r7, #24
 8000528:	0fc6      	lsrs	r6, r0, #31
 800052a:	2f00      	cmp	r7, #0
 800052c:	d100      	bne.n	8000530 <__aeabi_fdiv+0x1c>
 800052e:	e070      	b.n	8000612 <__aeabi_fdiv+0xfe>
 8000530:	2fff      	cmp	r7, #255	; 0xff
 8000532:	d100      	bne.n	8000536 <__aeabi_fdiv+0x22>
 8000534:	e075      	b.n	8000622 <__aeabi_fdiv+0x10e>
 8000536:	00eb      	lsls	r3, r5, #3
 8000538:	2580      	movs	r5, #128	; 0x80
 800053a:	04ed      	lsls	r5, r5, #19
 800053c:	431d      	orrs	r5, r3
 800053e:	2300      	movs	r3, #0
 8000540:	4699      	mov	r9, r3
 8000542:	469a      	mov	sl, r3
 8000544:	3f7f      	subs	r7, #127	; 0x7f
 8000546:	0260      	lsls	r0, r4, #9
 8000548:	0a43      	lsrs	r3, r0, #9
 800054a:	4698      	mov	r8, r3
 800054c:	0063      	lsls	r3, r4, #1
 800054e:	0e1b      	lsrs	r3, r3, #24
 8000550:	0fe4      	lsrs	r4, r4, #31
 8000552:	2b00      	cmp	r3, #0
 8000554:	d04e      	beq.n	80005f4 <__aeabi_fdiv+0xe0>
 8000556:	2bff      	cmp	r3, #255	; 0xff
 8000558:	d046      	beq.n	80005e8 <__aeabi_fdiv+0xd4>
 800055a:	4642      	mov	r2, r8
 800055c:	00d0      	lsls	r0, r2, #3
 800055e:	2280      	movs	r2, #128	; 0x80
 8000560:	04d2      	lsls	r2, r2, #19
 8000562:	4302      	orrs	r2, r0
 8000564:	4690      	mov	r8, r2
 8000566:	2200      	movs	r2, #0
 8000568:	3b7f      	subs	r3, #127	; 0x7f
 800056a:	0031      	movs	r1, r6
 800056c:	1aff      	subs	r7, r7, r3
 800056e:	464b      	mov	r3, r9
 8000570:	4061      	eors	r1, r4
 8000572:	b2c9      	uxtb	r1, r1
 8000574:	4313      	orrs	r3, r2
 8000576:	2b0f      	cmp	r3, #15
 8000578:	d900      	bls.n	800057c <__aeabi_fdiv+0x68>
 800057a:	e0b5      	b.n	80006e8 <__aeabi_fdiv+0x1d4>
 800057c:	486e      	ldr	r0, [pc, #440]	; (8000738 <__aeabi_fdiv+0x224>)
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	58c3      	ldr	r3, [r0, r3]
 8000582:	469f      	mov	pc, r3
 8000584:	2300      	movs	r3, #0
 8000586:	4698      	mov	r8, r3
 8000588:	0026      	movs	r6, r4
 800058a:	4645      	mov	r5, r8
 800058c:	4692      	mov	sl, r2
 800058e:	4653      	mov	r3, sl
 8000590:	2b02      	cmp	r3, #2
 8000592:	d100      	bne.n	8000596 <__aeabi_fdiv+0x82>
 8000594:	e089      	b.n	80006aa <__aeabi_fdiv+0x196>
 8000596:	2b03      	cmp	r3, #3
 8000598:	d100      	bne.n	800059c <__aeabi_fdiv+0x88>
 800059a:	e09e      	b.n	80006da <__aeabi_fdiv+0x1c6>
 800059c:	2b01      	cmp	r3, #1
 800059e:	d018      	beq.n	80005d2 <__aeabi_fdiv+0xbe>
 80005a0:	003b      	movs	r3, r7
 80005a2:	337f      	adds	r3, #127	; 0x7f
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	dd69      	ble.n	800067c <__aeabi_fdiv+0x168>
 80005a8:	076a      	lsls	r2, r5, #29
 80005aa:	d004      	beq.n	80005b6 <__aeabi_fdiv+0xa2>
 80005ac:	220f      	movs	r2, #15
 80005ae:	402a      	ands	r2, r5
 80005b0:	2a04      	cmp	r2, #4
 80005b2:	d000      	beq.n	80005b6 <__aeabi_fdiv+0xa2>
 80005b4:	3504      	adds	r5, #4
 80005b6:	012a      	lsls	r2, r5, #4
 80005b8:	d503      	bpl.n	80005c2 <__aeabi_fdiv+0xae>
 80005ba:	4b60      	ldr	r3, [pc, #384]	; (800073c <__aeabi_fdiv+0x228>)
 80005bc:	401d      	ands	r5, r3
 80005be:	003b      	movs	r3, r7
 80005c0:	3380      	adds	r3, #128	; 0x80
 80005c2:	2bfe      	cmp	r3, #254	; 0xfe
 80005c4:	dd00      	ble.n	80005c8 <__aeabi_fdiv+0xb4>
 80005c6:	e070      	b.n	80006aa <__aeabi_fdiv+0x196>
 80005c8:	01ad      	lsls	r5, r5, #6
 80005ca:	0a6d      	lsrs	r5, r5, #9
 80005cc:	b2d8      	uxtb	r0, r3
 80005ce:	e002      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80005d0:	000e      	movs	r6, r1
 80005d2:	2000      	movs	r0, #0
 80005d4:	2500      	movs	r5, #0
 80005d6:	05c0      	lsls	r0, r0, #23
 80005d8:	4328      	orrs	r0, r5
 80005da:	07f6      	lsls	r6, r6, #31
 80005dc:	4330      	orrs	r0, r6
 80005de:	bce0      	pop	{r5, r6, r7}
 80005e0:	46ba      	mov	sl, r7
 80005e2:	46b1      	mov	r9, r6
 80005e4:	46a8      	mov	r8, r5
 80005e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e8:	4643      	mov	r3, r8
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d13f      	bne.n	800066e <__aeabi_fdiv+0x15a>
 80005ee:	2202      	movs	r2, #2
 80005f0:	3fff      	subs	r7, #255	; 0xff
 80005f2:	e003      	b.n	80005fc <__aeabi_fdiv+0xe8>
 80005f4:	4643      	mov	r3, r8
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d12d      	bne.n	8000656 <__aeabi_fdiv+0x142>
 80005fa:	2201      	movs	r2, #1
 80005fc:	0031      	movs	r1, r6
 80005fe:	464b      	mov	r3, r9
 8000600:	4061      	eors	r1, r4
 8000602:	b2c9      	uxtb	r1, r1
 8000604:	4313      	orrs	r3, r2
 8000606:	2b0f      	cmp	r3, #15
 8000608:	d834      	bhi.n	8000674 <__aeabi_fdiv+0x160>
 800060a:	484d      	ldr	r0, [pc, #308]	; (8000740 <__aeabi_fdiv+0x22c>)
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	58c3      	ldr	r3, [r0, r3]
 8000610:	469f      	mov	pc, r3
 8000612:	2d00      	cmp	r5, #0
 8000614:	d113      	bne.n	800063e <__aeabi_fdiv+0x12a>
 8000616:	2304      	movs	r3, #4
 8000618:	4699      	mov	r9, r3
 800061a:	3b03      	subs	r3, #3
 800061c:	2700      	movs	r7, #0
 800061e:	469a      	mov	sl, r3
 8000620:	e791      	b.n	8000546 <__aeabi_fdiv+0x32>
 8000622:	2d00      	cmp	r5, #0
 8000624:	d105      	bne.n	8000632 <__aeabi_fdiv+0x11e>
 8000626:	2308      	movs	r3, #8
 8000628:	4699      	mov	r9, r3
 800062a:	3b06      	subs	r3, #6
 800062c:	27ff      	movs	r7, #255	; 0xff
 800062e:	469a      	mov	sl, r3
 8000630:	e789      	b.n	8000546 <__aeabi_fdiv+0x32>
 8000632:	230c      	movs	r3, #12
 8000634:	4699      	mov	r9, r3
 8000636:	3b09      	subs	r3, #9
 8000638:	27ff      	movs	r7, #255	; 0xff
 800063a:	469a      	mov	sl, r3
 800063c:	e783      	b.n	8000546 <__aeabi_fdiv+0x32>
 800063e:	0028      	movs	r0, r5
 8000640:	f002 f99c 	bl	800297c <__clzsi2>
 8000644:	2776      	movs	r7, #118	; 0x76
 8000646:	1f43      	subs	r3, r0, #5
 8000648:	409d      	lsls	r5, r3
 800064a:	2300      	movs	r3, #0
 800064c:	427f      	negs	r7, r7
 800064e:	4699      	mov	r9, r3
 8000650:	469a      	mov	sl, r3
 8000652:	1a3f      	subs	r7, r7, r0
 8000654:	e777      	b.n	8000546 <__aeabi_fdiv+0x32>
 8000656:	4640      	mov	r0, r8
 8000658:	f002 f990 	bl	800297c <__clzsi2>
 800065c:	4642      	mov	r2, r8
 800065e:	1f43      	subs	r3, r0, #5
 8000660:	409a      	lsls	r2, r3
 8000662:	2376      	movs	r3, #118	; 0x76
 8000664:	425b      	negs	r3, r3
 8000666:	4690      	mov	r8, r2
 8000668:	1a1b      	subs	r3, r3, r0
 800066a:	2200      	movs	r2, #0
 800066c:	e77d      	b.n	800056a <__aeabi_fdiv+0x56>
 800066e:	23ff      	movs	r3, #255	; 0xff
 8000670:	2203      	movs	r2, #3
 8000672:	e77a      	b.n	800056a <__aeabi_fdiv+0x56>
 8000674:	000e      	movs	r6, r1
 8000676:	20ff      	movs	r0, #255	; 0xff
 8000678:	2500      	movs	r5, #0
 800067a:	e7ac      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 800067c:	2001      	movs	r0, #1
 800067e:	1ac0      	subs	r0, r0, r3
 8000680:	281b      	cmp	r0, #27
 8000682:	dca6      	bgt.n	80005d2 <__aeabi_fdiv+0xbe>
 8000684:	379e      	adds	r7, #158	; 0x9e
 8000686:	002a      	movs	r2, r5
 8000688:	40bd      	lsls	r5, r7
 800068a:	40c2      	lsrs	r2, r0
 800068c:	1e6b      	subs	r3, r5, #1
 800068e:	419d      	sbcs	r5, r3
 8000690:	4315      	orrs	r5, r2
 8000692:	076b      	lsls	r3, r5, #29
 8000694:	d004      	beq.n	80006a0 <__aeabi_fdiv+0x18c>
 8000696:	230f      	movs	r3, #15
 8000698:	402b      	ands	r3, r5
 800069a:	2b04      	cmp	r3, #4
 800069c:	d000      	beq.n	80006a0 <__aeabi_fdiv+0x18c>
 800069e:	3504      	adds	r5, #4
 80006a0:	016b      	lsls	r3, r5, #5
 80006a2:	d544      	bpl.n	800072e <__aeabi_fdiv+0x21a>
 80006a4:	2001      	movs	r0, #1
 80006a6:	2500      	movs	r5, #0
 80006a8:	e795      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80006aa:	20ff      	movs	r0, #255	; 0xff
 80006ac:	2500      	movs	r5, #0
 80006ae:	e792      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80006b0:	2580      	movs	r5, #128	; 0x80
 80006b2:	2600      	movs	r6, #0
 80006b4:	20ff      	movs	r0, #255	; 0xff
 80006b6:	03ed      	lsls	r5, r5, #15
 80006b8:	e78d      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80006ba:	2300      	movs	r3, #0
 80006bc:	4698      	mov	r8, r3
 80006be:	2080      	movs	r0, #128	; 0x80
 80006c0:	03c0      	lsls	r0, r0, #15
 80006c2:	4205      	tst	r5, r0
 80006c4:	d009      	beq.n	80006da <__aeabi_fdiv+0x1c6>
 80006c6:	4643      	mov	r3, r8
 80006c8:	4203      	tst	r3, r0
 80006ca:	d106      	bne.n	80006da <__aeabi_fdiv+0x1c6>
 80006cc:	4645      	mov	r5, r8
 80006ce:	4305      	orrs	r5, r0
 80006d0:	026d      	lsls	r5, r5, #9
 80006d2:	0026      	movs	r6, r4
 80006d4:	20ff      	movs	r0, #255	; 0xff
 80006d6:	0a6d      	lsrs	r5, r5, #9
 80006d8:	e77d      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80006da:	2080      	movs	r0, #128	; 0x80
 80006dc:	03c0      	lsls	r0, r0, #15
 80006de:	4305      	orrs	r5, r0
 80006e0:	026d      	lsls	r5, r5, #9
 80006e2:	20ff      	movs	r0, #255	; 0xff
 80006e4:	0a6d      	lsrs	r5, r5, #9
 80006e6:	e776      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 80006e8:	4642      	mov	r2, r8
 80006ea:	016b      	lsls	r3, r5, #5
 80006ec:	0150      	lsls	r0, r2, #5
 80006ee:	4283      	cmp	r3, r0
 80006f0:	d219      	bcs.n	8000726 <__aeabi_fdiv+0x212>
 80006f2:	221b      	movs	r2, #27
 80006f4:	2500      	movs	r5, #0
 80006f6:	3f01      	subs	r7, #1
 80006f8:	2601      	movs	r6, #1
 80006fa:	001c      	movs	r4, r3
 80006fc:	006d      	lsls	r5, r5, #1
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	2c00      	cmp	r4, #0
 8000702:	db01      	blt.n	8000708 <__aeabi_fdiv+0x1f4>
 8000704:	4298      	cmp	r0, r3
 8000706:	d801      	bhi.n	800070c <__aeabi_fdiv+0x1f8>
 8000708:	1a1b      	subs	r3, r3, r0
 800070a:	4335      	orrs	r5, r6
 800070c:	3a01      	subs	r2, #1
 800070e:	2a00      	cmp	r2, #0
 8000710:	d1f3      	bne.n	80006fa <__aeabi_fdiv+0x1e6>
 8000712:	1e5a      	subs	r2, r3, #1
 8000714:	4193      	sbcs	r3, r2
 8000716:	431d      	orrs	r5, r3
 8000718:	003b      	movs	r3, r7
 800071a:	337f      	adds	r3, #127	; 0x7f
 800071c:	000e      	movs	r6, r1
 800071e:	2b00      	cmp	r3, #0
 8000720:	dd00      	ble.n	8000724 <__aeabi_fdiv+0x210>
 8000722:	e741      	b.n	80005a8 <__aeabi_fdiv+0x94>
 8000724:	e7aa      	b.n	800067c <__aeabi_fdiv+0x168>
 8000726:	221a      	movs	r2, #26
 8000728:	2501      	movs	r5, #1
 800072a:	1a1b      	subs	r3, r3, r0
 800072c:	e7e4      	b.n	80006f8 <__aeabi_fdiv+0x1e4>
 800072e:	01ad      	lsls	r5, r5, #6
 8000730:	2000      	movs	r0, #0
 8000732:	0a6d      	lsrs	r5, r5, #9
 8000734:	e74f      	b.n	80005d6 <__aeabi_fdiv+0xc2>
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	0800f0a4 	.word	0x0800f0a4
 800073c:	f7ffffff 	.word	0xf7ffffff
 8000740:	0800f0e4 	.word	0x0800f0e4

08000744 <__eqsf2>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	0042      	lsls	r2, r0, #1
 8000748:	0245      	lsls	r5, r0, #9
 800074a:	024e      	lsls	r6, r1, #9
 800074c:	004c      	lsls	r4, r1, #1
 800074e:	0fc3      	lsrs	r3, r0, #31
 8000750:	0a6d      	lsrs	r5, r5, #9
 8000752:	2001      	movs	r0, #1
 8000754:	0e12      	lsrs	r2, r2, #24
 8000756:	0a76      	lsrs	r6, r6, #9
 8000758:	0e24      	lsrs	r4, r4, #24
 800075a:	0fc9      	lsrs	r1, r1, #31
 800075c:	2aff      	cmp	r2, #255	; 0xff
 800075e:	d006      	beq.n	800076e <__eqsf2+0x2a>
 8000760:	2cff      	cmp	r4, #255	; 0xff
 8000762:	d003      	beq.n	800076c <__eqsf2+0x28>
 8000764:	42a2      	cmp	r2, r4
 8000766:	d101      	bne.n	800076c <__eqsf2+0x28>
 8000768:	42b5      	cmp	r5, r6
 800076a:	d006      	beq.n	800077a <__eqsf2+0x36>
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	2d00      	cmp	r5, #0
 8000770:	d1fc      	bne.n	800076c <__eqsf2+0x28>
 8000772:	2cff      	cmp	r4, #255	; 0xff
 8000774:	d1fa      	bne.n	800076c <__eqsf2+0x28>
 8000776:	2e00      	cmp	r6, #0
 8000778:	d1f8      	bne.n	800076c <__eqsf2+0x28>
 800077a:	428b      	cmp	r3, r1
 800077c:	d006      	beq.n	800078c <__eqsf2+0x48>
 800077e:	2001      	movs	r0, #1
 8000780:	2a00      	cmp	r2, #0
 8000782:	d1f3      	bne.n	800076c <__eqsf2+0x28>
 8000784:	0028      	movs	r0, r5
 8000786:	1e43      	subs	r3, r0, #1
 8000788:	4198      	sbcs	r0, r3
 800078a:	e7ef      	b.n	800076c <__eqsf2+0x28>
 800078c:	2000      	movs	r0, #0
 800078e:	e7ed      	b.n	800076c <__eqsf2+0x28>

08000790 <__gesf2>:
 8000790:	b570      	push	{r4, r5, r6, lr}
 8000792:	0042      	lsls	r2, r0, #1
 8000794:	0245      	lsls	r5, r0, #9
 8000796:	024e      	lsls	r6, r1, #9
 8000798:	004c      	lsls	r4, r1, #1
 800079a:	0fc3      	lsrs	r3, r0, #31
 800079c:	0a6d      	lsrs	r5, r5, #9
 800079e:	0e12      	lsrs	r2, r2, #24
 80007a0:	0a76      	lsrs	r6, r6, #9
 80007a2:	0e24      	lsrs	r4, r4, #24
 80007a4:	0fc8      	lsrs	r0, r1, #31
 80007a6:	2aff      	cmp	r2, #255	; 0xff
 80007a8:	d01b      	beq.n	80007e2 <__gesf2+0x52>
 80007aa:	2cff      	cmp	r4, #255	; 0xff
 80007ac:	d00e      	beq.n	80007cc <__gesf2+0x3c>
 80007ae:	2a00      	cmp	r2, #0
 80007b0:	d11b      	bne.n	80007ea <__gesf2+0x5a>
 80007b2:	2c00      	cmp	r4, #0
 80007b4:	d101      	bne.n	80007ba <__gesf2+0x2a>
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d01c      	beq.n	80007f4 <__gesf2+0x64>
 80007ba:	2d00      	cmp	r5, #0
 80007bc:	d00c      	beq.n	80007d8 <__gesf2+0x48>
 80007be:	4283      	cmp	r3, r0
 80007c0:	d01c      	beq.n	80007fc <__gesf2+0x6c>
 80007c2:	2102      	movs	r1, #2
 80007c4:	1e58      	subs	r0, r3, #1
 80007c6:	4008      	ands	r0, r1
 80007c8:	3801      	subs	r0, #1
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d122      	bne.n	8000816 <__gesf2+0x86>
 80007d0:	2a00      	cmp	r2, #0
 80007d2:	d1f4      	bne.n	80007be <__gesf2+0x2e>
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d1f2      	bne.n	80007be <__gesf2+0x2e>
 80007d8:	2800      	cmp	r0, #0
 80007da:	d1f6      	bne.n	80007ca <__gesf2+0x3a>
 80007dc:	2001      	movs	r0, #1
 80007de:	4240      	negs	r0, r0
 80007e0:	e7f3      	b.n	80007ca <__gesf2+0x3a>
 80007e2:	2d00      	cmp	r5, #0
 80007e4:	d117      	bne.n	8000816 <__gesf2+0x86>
 80007e6:	2cff      	cmp	r4, #255	; 0xff
 80007e8:	d0f0      	beq.n	80007cc <__gesf2+0x3c>
 80007ea:	2c00      	cmp	r4, #0
 80007ec:	d1e7      	bne.n	80007be <__gesf2+0x2e>
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d1e5      	bne.n	80007be <__gesf2+0x2e>
 80007f2:	e7e6      	b.n	80007c2 <__gesf2+0x32>
 80007f4:	2000      	movs	r0, #0
 80007f6:	2d00      	cmp	r5, #0
 80007f8:	d0e7      	beq.n	80007ca <__gesf2+0x3a>
 80007fa:	e7e2      	b.n	80007c2 <__gesf2+0x32>
 80007fc:	42a2      	cmp	r2, r4
 80007fe:	dc05      	bgt.n	800080c <__gesf2+0x7c>
 8000800:	dbea      	blt.n	80007d8 <__gesf2+0x48>
 8000802:	42b5      	cmp	r5, r6
 8000804:	d802      	bhi.n	800080c <__gesf2+0x7c>
 8000806:	d3e7      	bcc.n	80007d8 <__gesf2+0x48>
 8000808:	2000      	movs	r0, #0
 800080a:	e7de      	b.n	80007ca <__gesf2+0x3a>
 800080c:	4243      	negs	r3, r0
 800080e:	4158      	adcs	r0, r3
 8000810:	0040      	lsls	r0, r0, #1
 8000812:	3801      	subs	r0, #1
 8000814:	e7d9      	b.n	80007ca <__gesf2+0x3a>
 8000816:	2002      	movs	r0, #2
 8000818:	4240      	negs	r0, r0
 800081a:	e7d6      	b.n	80007ca <__gesf2+0x3a>

0800081c <__lesf2>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	0042      	lsls	r2, r0, #1
 8000820:	0245      	lsls	r5, r0, #9
 8000822:	024e      	lsls	r6, r1, #9
 8000824:	004c      	lsls	r4, r1, #1
 8000826:	0fc3      	lsrs	r3, r0, #31
 8000828:	0a6d      	lsrs	r5, r5, #9
 800082a:	0e12      	lsrs	r2, r2, #24
 800082c:	0a76      	lsrs	r6, r6, #9
 800082e:	0e24      	lsrs	r4, r4, #24
 8000830:	0fc8      	lsrs	r0, r1, #31
 8000832:	2aff      	cmp	r2, #255	; 0xff
 8000834:	d00b      	beq.n	800084e <__lesf2+0x32>
 8000836:	2cff      	cmp	r4, #255	; 0xff
 8000838:	d00d      	beq.n	8000856 <__lesf2+0x3a>
 800083a:	2a00      	cmp	r2, #0
 800083c:	d11f      	bne.n	800087e <__lesf2+0x62>
 800083e:	2c00      	cmp	r4, #0
 8000840:	d116      	bne.n	8000870 <__lesf2+0x54>
 8000842:	2e00      	cmp	r6, #0
 8000844:	d114      	bne.n	8000870 <__lesf2+0x54>
 8000846:	2000      	movs	r0, #0
 8000848:	2d00      	cmp	r5, #0
 800084a:	d010      	beq.n	800086e <__lesf2+0x52>
 800084c:	e009      	b.n	8000862 <__lesf2+0x46>
 800084e:	2d00      	cmp	r5, #0
 8000850:	d10c      	bne.n	800086c <__lesf2+0x50>
 8000852:	2cff      	cmp	r4, #255	; 0xff
 8000854:	d113      	bne.n	800087e <__lesf2+0x62>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d108      	bne.n	800086c <__lesf2+0x50>
 800085a:	2a00      	cmp	r2, #0
 800085c:	d008      	beq.n	8000870 <__lesf2+0x54>
 800085e:	4283      	cmp	r3, r0
 8000860:	d012      	beq.n	8000888 <__lesf2+0x6c>
 8000862:	2102      	movs	r1, #2
 8000864:	1e58      	subs	r0, r3, #1
 8000866:	4008      	ands	r0, r1
 8000868:	3801      	subs	r0, #1
 800086a:	e000      	b.n	800086e <__lesf2+0x52>
 800086c:	2002      	movs	r0, #2
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	2d00      	cmp	r5, #0
 8000872:	d1f4      	bne.n	800085e <__lesf2+0x42>
 8000874:	2800      	cmp	r0, #0
 8000876:	d1fa      	bne.n	800086e <__lesf2+0x52>
 8000878:	2001      	movs	r0, #1
 800087a:	4240      	negs	r0, r0
 800087c:	e7f7      	b.n	800086e <__lesf2+0x52>
 800087e:	2c00      	cmp	r4, #0
 8000880:	d1ed      	bne.n	800085e <__lesf2+0x42>
 8000882:	2e00      	cmp	r6, #0
 8000884:	d1eb      	bne.n	800085e <__lesf2+0x42>
 8000886:	e7ec      	b.n	8000862 <__lesf2+0x46>
 8000888:	42a2      	cmp	r2, r4
 800088a:	dc05      	bgt.n	8000898 <__lesf2+0x7c>
 800088c:	dbf2      	blt.n	8000874 <__lesf2+0x58>
 800088e:	42b5      	cmp	r5, r6
 8000890:	d802      	bhi.n	8000898 <__lesf2+0x7c>
 8000892:	d3ef      	bcc.n	8000874 <__lesf2+0x58>
 8000894:	2000      	movs	r0, #0
 8000896:	e7ea      	b.n	800086e <__lesf2+0x52>
 8000898:	4243      	negs	r3, r0
 800089a:	4158      	adcs	r0, r3
 800089c:	0040      	lsls	r0, r0, #1
 800089e:	3801      	subs	r0, #1
 80008a0:	e7e5      	b.n	800086e <__lesf2+0x52>
 80008a2:	46c0      	nop			; (mov r8, r8)

080008a4 <__aeabi_fmul>:
 80008a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a6:	464f      	mov	r7, r9
 80008a8:	4646      	mov	r6, r8
 80008aa:	46d6      	mov	lr, sl
 80008ac:	0244      	lsls	r4, r0, #9
 80008ae:	0045      	lsls	r5, r0, #1
 80008b0:	b5c0      	push	{r6, r7, lr}
 80008b2:	0a64      	lsrs	r4, r4, #9
 80008b4:	1c0f      	adds	r7, r1, #0
 80008b6:	0e2d      	lsrs	r5, r5, #24
 80008b8:	0fc6      	lsrs	r6, r0, #31
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fmul+0x1c>
 80008be:	e08d      	b.n	80009dc <__aeabi_fmul+0x138>
 80008c0:	2dff      	cmp	r5, #255	; 0xff
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fmul+0x22>
 80008c4:	e092      	b.n	80009ec <__aeabi_fmul+0x148>
 80008c6:	2300      	movs	r3, #0
 80008c8:	2080      	movs	r0, #128	; 0x80
 80008ca:	4699      	mov	r9, r3
 80008cc:	469a      	mov	sl, r3
 80008ce:	00e4      	lsls	r4, r4, #3
 80008d0:	04c0      	lsls	r0, r0, #19
 80008d2:	4304      	orrs	r4, r0
 80008d4:	3d7f      	subs	r5, #127	; 0x7f
 80008d6:	0278      	lsls	r0, r7, #9
 80008d8:	0a43      	lsrs	r3, r0, #9
 80008da:	4698      	mov	r8, r3
 80008dc:	007b      	lsls	r3, r7, #1
 80008de:	0e1b      	lsrs	r3, r3, #24
 80008e0:	0fff      	lsrs	r7, r7, #31
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fmul+0x44>
 80008e6:	e070      	b.n	80009ca <__aeabi_fmul+0x126>
 80008e8:	2bff      	cmp	r3, #255	; 0xff
 80008ea:	d100      	bne.n	80008ee <__aeabi_fmul+0x4a>
 80008ec:	e086      	b.n	80009fc <__aeabi_fmul+0x158>
 80008ee:	4642      	mov	r2, r8
 80008f0:	00d0      	lsls	r0, r2, #3
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	3b7f      	subs	r3, #127	; 0x7f
 80008f6:	18ed      	adds	r5, r5, r3
 80008f8:	2300      	movs	r3, #0
 80008fa:	04d2      	lsls	r2, r2, #19
 80008fc:	4302      	orrs	r2, r0
 80008fe:	4690      	mov	r8, r2
 8000900:	469c      	mov	ip, r3
 8000902:	0031      	movs	r1, r6
 8000904:	464b      	mov	r3, r9
 8000906:	4079      	eors	r1, r7
 8000908:	1c68      	adds	r0, r5, #1
 800090a:	2b0f      	cmp	r3, #15
 800090c:	d81c      	bhi.n	8000948 <__aeabi_fmul+0xa4>
 800090e:	4a76      	ldr	r2, [pc, #472]	; (8000ae8 <__aeabi_fmul+0x244>)
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	58d3      	ldr	r3, [r2, r3]
 8000914:	469f      	mov	pc, r3
 8000916:	0039      	movs	r1, r7
 8000918:	4644      	mov	r4, r8
 800091a:	46e2      	mov	sl, ip
 800091c:	4653      	mov	r3, sl
 800091e:	2b02      	cmp	r3, #2
 8000920:	d00f      	beq.n	8000942 <__aeabi_fmul+0x9e>
 8000922:	2b03      	cmp	r3, #3
 8000924:	d100      	bne.n	8000928 <__aeabi_fmul+0x84>
 8000926:	e0d7      	b.n	8000ad8 <__aeabi_fmul+0x234>
 8000928:	2b01      	cmp	r3, #1
 800092a:	d137      	bne.n	800099c <__aeabi_fmul+0xf8>
 800092c:	2000      	movs	r0, #0
 800092e:	2400      	movs	r4, #0
 8000930:	05c0      	lsls	r0, r0, #23
 8000932:	4320      	orrs	r0, r4
 8000934:	07c9      	lsls	r1, r1, #31
 8000936:	4308      	orrs	r0, r1
 8000938:	bce0      	pop	{r5, r6, r7}
 800093a:	46ba      	mov	sl, r7
 800093c:	46b1      	mov	r9, r6
 800093e:	46a8      	mov	r8, r5
 8000940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000942:	20ff      	movs	r0, #255	; 0xff
 8000944:	2400      	movs	r4, #0
 8000946:	e7f3      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000948:	0c26      	lsrs	r6, r4, #16
 800094a:	0424      	lsls	r4, r4, #16
 800094c:	0c22      	lsrs	r2, r4, #16
 800094e:	4644      	mov	r4, r8
 8000950:	0424      	lsls	r4, r4, #16
 8000952:	0c24      	lsrs	r4, r4, #16
 8000954:	4643      	mov	r3, r8
 8000956:	0027      	movs	r7, r4
 8000958:	0c1b      	lsrs	r3, r3, #16
 800095a:	4357      	muls	r7, r2
 800095c:	4374      	muls	r4, r6
 800095e:	435a      	muls	r2, r3
 8000960:	435e      	muls	r6, r3
 8000962:	1912      	adds	r2, r2, r4
 8000964:	0c3b      	lsrs	r3, r7, #16
 8000966:	189b      	adds	r3, r3, r2
 8000968:	429c      	cmp	r4, r3
 800096a:	d903      	bls.n	8000974 <__aeabi_fmul+0xd0>
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	0252      	lsls	r2, r2, #9
 8000970:	4694      	mov	ip, r2
 8000972:	4466      	add	r6, ip
 8000974:	043f      	lsls	r7, r7, #16
 8000976:	041a      	lsls	r2, r3, #16
 8000978:	0c3f      	lsrs	r7, r7, #16
 800097a:	19d2      	adds	r2, r2, r7
 800097c:	0194      	lsls	r4, r2, #6
 800097e:	1e67      	subs	r7, r4, #1
 8000980:	41bc      	sbcs	r4, r7
 8000982:	0c1b      	lsrs	r3, r3, #16
 8000984:	0e92      	lsrs	r2, r2, #26
 8000986:	199b      	adds	r3, r3, r6
 8000988:	4314      	orrs	r4, r2
 800098a:	019b      	lsls	r3, r3, #6
 800098c:	431c      	orrs	r4, r3
 800098e:	011b      	lsls	r3, r3, #4
 8000990:	d400      	bmi.n	8000994 <__aeabi_fmul+0xf0>
 8000992:	e09b      	b.n	8000acc <__aeabi_fmul+0x228>
 8000994:	2301      	movs	r3, #1
 8000996:	0862      	lsrs	r2, r4, #1
 8000998:	401c      	ands	r4, r3
 800099a:	4314      	orrs	r4, r2
 800099c:	0002      	movs	r2, r0
 800099e:	327f      	adds	r2, #127	; 0x7f
 80009a0:	2a00      	cmp	r2, #0
 80009a2:	dd64      	ble.n	8000a6e <__aeabi_fmul+0x1ca>
 80009a4:	0763      	lsls	r3, r4, #29
 80009a6:	d004      	beq.n	80009b2 <__aeabi_fmul+0x10e>
 80009a8:	230f      	movs	r3, #15
 80009aa:	4023      	ands	r3, r4
 80009ac:	2b04      	cmp	r3, #4
 80009ae:	d000      	beq.n	80009b2 <__aeabi_fmul+0x10e>
 80009b0:	3404      	adds	r4, #4
 80009b2:	0123      	lsls	r3, r4, #4
 80009b4:	d503      	bpl.n	80009be <__aeabi_fmul+0x11a>
 80009b6:	0002      	movs	r2, r0
 80009b8:	4b4c      	ldr	r3, [pc, #304]	; (8000aec <__aeabi_fmul+0x248>)
 80009ba:	3280      	adds	r2, #128	; 0x80
 80009bc:	401c      	ands	r4, r3
 80009be:	2afe      	cmp	r2, #254	; 0xfe
 80009c0:	dcbf      	bgt.n	8000942 <__aeabi_fmul+0x9e>
 80009c2:	01a4      	lsls	r4, r4, #6
 80009c4:	0a64      	lsrs	r4, r4, #9
 80009c6:	b2d0      	uxtb	r0, r2
 80009c8:	e7b2      	b.n	8000930 <__aeabi_fmul+0x8c>
 80009ca:	4643      	mov	r3, r8
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d13d      	bne.n	8000a4c <__aeabi_fmul+0x1a8>
 80009d0:	464a      	mov	r2, r9
 80009d2:	3301      	adds	r3, #1
 80009d4:	431a      	orrs	r2, r3
 80009d6:	4691      	mov	r9, r2
 80009d8:	469c      	mov	ip, r3
 80009da:	e792      	b.n	8000902 <__aeabi_fmul+0x5e>
 80009dc:	2c00      	cmp	r4, #0
 80009de:	d129      	bne.n	8000a34 <__aeabi_fmul+0x190>
 80009e0:	2304      	movs	r3, #4
 80009e2:	4699      	mov	r9, r3
 80009e4:	3b03      	subs	r3, #3
 80009e6:	2500      	movs	r5, #0
 80009e8:	469a      	mov	sl, r3
 80009ea:	e774      	b.n	80008d6 <__aeabi_fmul+0x32>
 80009ec:	2c00      	cmp	r4, #0
 80009ee:	d11b      	bne.n	8000a28 <__aeabi_fmul+0x184>
 80009f0:	2308      	movs	r3, #8
 80009f2:	4699      	mov	r9, r3
 80009f4:	3b06      	subs	r3, #6
 80009f6:	25ff      	movs	r5, #255	; 0xff
 80009f8:	469a      	mov	sl, r3
 80009fa:	e76c      	b.n	80008d6 <__aeabi_fmul+0x32>
 80009fc:	4643      	mov	r3, r8
 80009fe:	35ff      	adds	r5, #255	; 0xff
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d10b      	bne.n	8000a1c <__aeabi_fmul+0x178>
 8000a04:	2302      	movs	r3, #2
 8000a06:	464a      	mov	r2, r9
 8000a08:	431a      	orrs	r2, r3
 8000a0a:	4691      	mov	r9, r2
 8000a0c:	469c      	mov	ip, r3
 8000a0e:	e778      	b.n	8000902 <__aeabi_fmul+0x5e>
 8000a10:	4653      	mov	r3, sl
 8000a12:	0031      	movs	r1, r6
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d000      	beq.n	8000a1a <__aeabi_fmul+0x176>
 8000a18:	e783      	b.n	8000922 <__aeabi_fmul+0x7e>
 8000a1a:	e792      	b.n	8000942 <__aeabi_fmul+0x9e>
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	464a      	mov	r2, r9
 8000a20:	431a      	orrs	r2, r3
 8000a22:	4691      	mov	r9, r2
 8000a24:	469c      	mov	ip, r3
 8000a26:	e76c      	b.n	8000902 <__aeabi_fmul+0x5e>
 8000a28:	230c      	movs	r3, #12
 8000a2a:	4699      	mov	r9, r3
 8000a2c:	3b09      	subs	r3, #9
 8000a2e:	25ff      	movs	r5, #255	; 0xff
 8000a30:	469a      	mov	sl, r3
 8000a32:	e750      	b.n	80008d6 <__aeabi_fmul+0x32>
 8000a34:	0020      	movs	r0, r4
 8000a36:	f001 ffa1 	bl	800297c <__clzsi2>
 8000a3a:	2576      	movs	r5, #118	; 0x76
 8000a3c:	1f43      	subs	r3, r0, #5
 8000a3e:	409c      	lsls	r4, r3
 8000a40:	2300      	movs	r3, #0
 8000a42:	426d      	negs	r5, r5
 8000a44:	4699      	mov	r9, r3
 8000a46:	469a      	mov	sl, r3
 8000a48:	1a2d      	subs	r5, r5, r0
 8000a4a:	e744      	b.n	80008d6 <__aeabi_fmul+0x32>
 8000a4c:	4640      	mov	r0, r8
 8000a4e:	f001 ff95 	bl	800297c <__clzsi2>
 8000a52:	4642      	mov	r2, r8
 8000a54:	1f43      	subs	r3, r0, #5
 8000a56:	409a      	lsls	r2, r3
 8000a58:	2300      	movs	r3, #0
 8000a5a:	1a2d      	subs	r5, r5, r0
 8000a5c:	4690      	mov	r8, r2
 8000a5e:	469c      	mov	ip, r3
 8000a60:	3d76      	subs	r5, #118	; 0x76
 8000a62:	e74e      	b.n	8000902 <__aeabi_fmul+0x5e>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	2100      	movs	r1, #0
 8000a68:	20ff      	movs	r0, #255	; 0xff
 8000a6a:	03e4      	lsls	r4, r4, #15
 8000a6c:	e760      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	1a9b      	subs	r3, r3, r2
 8000a72:	2b1b      	cmp	r3, #27
 8000a74:	dd00      	ble.n	8000a78 <__aeabi_fmul+0x1d4>
 8000a76:	e759      	b.n	800092c <__aeabi_fmul+0x88>
 8000a78:	0022      	movs	r2, r4
 8000a7a:	309e      	adds	r0, #158	; 0x9e
 8000a7c:	40da      	lsrs	r2, r3
 8000a7e:	4084      	lsls	r4, r0
 8000a80:	0013      	movs	r3, r2
 8000a82:	1e62      	subs	r2, r4, #1
 8000a84:	4194      	sbcs	r4, r2
 8000a86:	431c      	orrs	r4, r3
 8000a88:	0763      	lsls	r3, r4, #29
 8000a8a:	d004      	beq.n	8000a96 <__aeabi_fmul+0x1f2>
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	4023      	ands	r3, r4
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	d000      	beq.n	8000a96 <__aeabi_fmul+0x1f2>
 8000a94:	3404      	adds	r4, #4
 8000a96:	0163      	lsls	r3, r4, #5
 8000a98:	d51a      	bpl.n	8000ad0 <__aeabi_fmul+0x22c>
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	2400      	movs	r4, #0
 8000a9e:	e747      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000aa0:	2080      	movs	r0, #128	; 0x80
 8000aa2:	03c0      	lsls	r0, r0, #15
 8000aa4:	4204      	tst	r4, r0
 8000aa6:	d009      	beq.n	8000abc <__aeabi_fmul+0x218>
 8000aa8:	4643      	mov	r3, r8
 8000aaa:	4203      	tst	r3, r0
 8000aac:	d106      	bne.n	8000abc <__aeabi_fmul+0x218>
 8000aae:	4644      	mov	r4, r8
 8000ab0:	4304      	orrs	r4, r0
 8000ab2:	0264      	lsls	r4, r4, #9
 8000ab4:	0039      	movs	r1, r7
 8000ab6:	20ff      	movs	r0, #255	; 0xff
 8000ab8:	0a64      	lsrs	r4, r4, #9
 8000aba:	e739      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000abc:	2080      	movs	r0, #128	; 0x80
 8000abe:	03c0      	lsls	r0, r0, #15
 8000ac0:	4304      	orrs	r4, r0
 8000ac2:	0264      	lsls	r4, r4, #9
 8000ac4:	0031      	movs	r1, r6
 8000ac6:	20ff      	movs	r0, #255	; 0xff
 8000ac8:	0a64      	lsrs	r4, r4, #9
 8000aca:	e731      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000acc:	0028      	movs	r0, r5
 8000ace:	e765      	b.n	800099c <__aeabi_fmul+0xf8>
 8000ad0:	01a4      	lsls	r4, r4, #6
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	0a64      	lsrs	r4, r4, #9
 8000ad6:	e72b      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000ad8:	2080      	movs	r0, #128	; 0x80
 8000ada:	03c0      	lsls	r0, r0, #15
 8000adc:	4304      	orrs	r4, r0
 8000ade:	0264      	lsls	r4, r4, #9
 8000ae0:	20ff      	movs	r0, #255	; 0xff
 8000ae2:	0a64      	lsrs	r4, r4, #9
 8000ae4:	e724      	b.n	8000930 <__aeabi_fmul+0x8c>
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	0800f124 	.word	0x0800f124
 8000aec:	f7ffffff 	.word	0xf7ffffff

08000af0 <__aeabi_i2f>:
 8000af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000af2:	2800      	cmp	r0, #0
 8000af4:	d013      	beq.n	8000b1e <__aeabi_i2f+0x2e>
 8000af6:	17c3      	asrs	r3, r0, #31
 8000af8:	18c6      	adds	r6, r0, r3
 8000afa:	405e      	eors	r6, r3
 8000afc:	0fc4      	lsrs	r4, r0, #31
 8000afe:	0030      	movs	r0, r6
 8000b00:	f001 ff3c 	bl	800297c <__clzsi2>
 8000b04:	239e      	movs	r3, #158	; 0x9e
 8000b06:	0005      	movs	r5, r0
 8000b08:	1a1b      	subs	r3, r3, r0
 8000b0a:	2b96      	cmp	r3, #150	; 0x96
 8000b0c:	dc0f      	bgt.n	8000b2e <__aeabi_i2f+0x3e>
 8000b0e:	2808      	cmp	r0, #8
 8000b10:	dd01      	ble.n	8000b16 <__aeabi_i2f+0x26>
 8000b12:	3d08      	subs	r5, #8
 8000b14:	40ae      	lsls	r6, r5
 8000b16:	0276      	lsls	r6, r6, #9
 8000b18:	0a76      	lsrs	r6, r6, #9
 8000b1a:	b2d8      	uxtb	r0, r3
 8000b1c:	e002      	b.n	8000b24 <__aeabi_i2f+0x34>
 8000b1e:	2400      	movs	r4, #0
 8000b20:	2000      	movs	r0, #0
 8000b22:	2600      	movs	r6, #0
 8000b24:	05c0      	lsls	r0, r0, #23
 8000b26:	4330      	orrs	r0, r6
 8000b28:	07e4      	lsls	r4, r4, #31
 8000b2a:	4320      	orrs	r0, r4
 8000b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b2e:	2b99      	cmp	r3, #153	; 0x99
 8000b30:	dd0c      	ble.n	8000b4c <__aeabi_i2f+0x5c>
 8000b32:	2205      	movs	r2, #5
 8000b34:	0031      	movs	r1, r6
 8000b36:	1a12      	subs	r2, r2, r0
 8000b38:	40d1      	lsrs	r1, r2
 8000b3a:	000a      	movs	r2, r1
 8000b3c:	0001      	movs	r1, r0
 8000b3e:	0030      	movs	r0, r6
 8000b40:	311b      	adds	r1, #27
 8000b42:	4088      	lsls	r0, r1
 8000b44:	1e41      	subs	r1, r0, #1
 8000b46:	4188      	sbcs	r0, r1
 8000b48:	4302      	orrs	r2, r0
 8000b4a:	0016      	movs	r6, r2
 8000b4c:	2d05      	cmp	r5, #5
 8000b4e:	dc12      	bgt.n	8000b76 <__aeabi_i2f+0x86>
 8000b50:	0031      	movs	r1, r6
 8000b52:	4f0d      	ldr	r7, [pc, #52]	; (8000b88 <__aeabi_i2f+0x98>)
 8000b54:	4039      	ands	r1, r7
 8000b56:	0772      	lsls	r2, r6, #29
 8000b58:	d009      	beq.n	8000b6e <__aeabi_i2f+0x7e>
 8000b5a:	200f      	movs	r0, #15
 8000b5c:	4030      	ands	r0, r6
 8000b5e:	2804      	cmp	r0, #4
 8000b60:	d005      	beq.n	8000b6e <__aeabi_i2f+0x7e>
 8000b62:	3104      	adds	r1, #4
 8000b64:	014a      	lsls	r2, r1, #5
 8000b66:	d502      	bpl.n	8000b6e <__aeabi_i2f+0x7e>
 8000b68:	239f      	movs	r3, #159	; 0x9f
 8000b6a:	4039      	ands	r1, r7
 8000b6c:	1b5b      	subs	r3, r3, r5
 8000b6e:	0189      	lsls	r1, r1, #6
 8000b70:	0a4e      	lsrs	r6, r1, #9
 8000b72:	b2d8      	uxtb	r0, r3
 8000b74:	e7d6      	b.n	8000b24 <__aeabi_i2f+0x34>
 8000b76:	1f6a      	subs	r2, r5, #5
 8000b78:	4096      	lsls	r6, r2
 8000b7a:	0031      	movs	r1, r6
 8000b7c:	4f02      	ldr	r7, [pc, #8]	; (8000b88 <__aeabi_i2f+0x98>)
 8000b7e:	4039      	ands	r1, r7
 8000b80:	0772      	lsls	r2, r6, #29
 8000b82:	d0f4      	beq.n	8000b6e <__aeabi_i2f+0x7e>
 8000b84:	e7e9      	b.n	8000b5a <__aeabi_i2f+0x6a>
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	fbffffff 	.word	0xfbffffff

08000b8c <__aeabi_ui2f>:
 8000b8c:	b570      	push	{r4, r5, r6, lr}
 8000b8e:	1e05      	subs	r5, r0, #0
 8000b90:	d00e      	beq.n	8000bb0 <__aeabi_ui2f+0x24>
 8000b92:	f001 fef3 	bl	800297c <__clzsi2>
 8000b96:	239e      	movs	r3, #158	; 0x9e
 8000b98:	0004      	movs	r4, r0
 8000b9a:	1a1b      	subs	r3, r3, r0
 8000b9c:	2b96      	cmp	r3, #150	; 0x96
 8000b9e:	dc0c      	bgt.n	8000bba <__aeabi_ui2f+0x2e>
 8000ba0:	2808      	cmp	r0, #8
 8000ba2:	dd01      	ble.n	8000ba8 <__aeabi_ui2f+0x1c>
 8000ba4:	3c08      	subs	r4, #8
 8000ba6:	40a5      	lsls	r5, r4
 8000ba8:	026d      	lsls	r5, r5, #9
 8000baa:	0a6d      	lsrs	r5, r5, #9
 8000bac:	b2d8      	uxtb	r0, r3
 8000bae:	e001      	b.n	8000bb4 <__aeabi_ui2f+0x28>
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	2500      	movs	r5, #0
 8000bb4:	05c0      	lsls	r0, r0, #23
 8000bb6:	4328      	orrs	r0, r5
 8000bb8:	bd70      	pop	{r4, r5, r6, pc}
 8000bba:	2b99      	cmp	r3, #153	; 0x99
 8000bbc:	dd09      	ble.n	8000bd2 <__aeabi_ui2f+0x46>
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	0029      	movs	r1, r5
 8000bc2:	321b      	adds	r2, #27
 8000bc4:	4091      	lsls	r1, r2
 8000bc6:	1e4a      	subs	r2, r1, #1
 8000bc8:	4191      	sbcs	r1, r2
 8000bca:	2205      	movs	r2, #5
 8000bcc:	1a12      	subs	r2, r2, r0
 8000bce:	40d5      	lsrs	r5, r2
 8000bd0:	430d      	orrs	r5, r1
 8000bd2:	2c05      	cmp	r4, #5
 8000bd4:	dc12      	bgt.n	8000bfc <__aeabi_ui2f+0x70>
 8000bd6:	0029      	movs	r1, r5
 8000bd8:	4e0c      	ldr	r6, [pc, #48]	; (8000c0c <__aeabi_ui2f+0x80>)
 8000bda:	4031      	ands	r1, r6
 8000bdc:	076a      	lsls	r2, r5, #29
 8000bde:	d009      	beq.n	8000bf4 <__aeabi_ui2f+0x68>
 8000be0:	200f      	movs	r0, #15
 8000be2:	4028      	ands	r0, r5
 8000be4:	2804      	cmp	r0, #4
 8000be6:	d005      	beq.n	8000bf4 <__aeabi_ui2f+0x68>
 8000be8:	3104      	adds	r1, #4
 8000bea:	014a      	lsls	r2, r1, #5
 8000bec:	d502      	bpl.n	8000bf4 <__aeabi_ui2f+0x68>
 8000bee:	239f      	movs	r3, #159	; 0x9f
 8000bf0:	4031      	ands	r1, r6
 8000bf2:	1b1b      	subs	r3, r3, r4
 8000bf4:	0189      	lsls	r1, r1, #6
 8000bf6:	0a4d      	lsrs	r5, r1, #9
 8000bf8:	b2d8      	uxtb	r0, r3
 8000bfa:	e7db      	b.n	8000bb4 <__aeabi_ui2f+0x28>
 8000bfc:	1f62      	subs	r2, r4, #5
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	0029      	movs	r1, r5
 8000c02:	4e02      	ldr	r6, [pc, #8]	; (8000c0c <__aeabi_ui2f+0x80>)
 8000c04:	4031      	ands	r1, r6
 8000c06:	076a      	lsls	r2, r5, #29
 8000c08:	d0f4      	beq.n	8000bf4 <__aeabi_ui2f+0x68>
 8000c0a:	e7e9      	b.n	8000be0 <__aeabi_ui2f+0x54>
 8000c0c:	fbffffff 	.word	0xfbffffff

08000c10 <__aeabi_dadd>:
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	464f      	mov	r7, r9
 8000c14:	4646      	mov	r6, r8
 8000c16:	46d6      	mov	lr, sl
 8000c18:	000d      	movs	r5, r1
 8000c1a:	0004      	movs	r4, r0
 8000c1c:	b5c0      	push	{r6, r7, lr}
 8000c1e:	001f      	movs	r7, r3
 8000c20:	0011      	movs	r1, r2
 8000c22:	0328      	lsls	r0, r5, #12
 8000c24:	0f62      	lsrs	r2, r4, #29
 8000c26:	0a40      	lsrs	r0, r0, #9
 8000c28:	4310      	orrs	r0, r2
 8000c2a:	007a      	lsls	r2, r7, #1
 8000c2c:	0d52      	lsrs	r2, r2, #21
 8000c2e:	00e3      	lsls	r3, r4, #3
 8000c30:	033c      	lsls	r4, r7, #12
 8000c32:	4691      	mov	r9, r2
 8000c34:	0a64      	lsrs	r4, r4, #9
 8000c36:	0ffa      	lsrs	r2, r7, #31
 8000c38:	0f4f      	lsrs	r7, r1, #29
 8000c3a:	006e      	lsls	r6, r5, #1
 8000c3c:	4327      	orrs	r7, r4
 8000c3e:	4692      	mov	sl, r2
 8000c40:	46b8      	mov	r8, r7
 8000c42:	0d76      	lsrs	r6, r6, #21
 8000c44:	0fed      	lsrs	r5, r5, #31
 8000c46:	00c9      	lsls	r1, r1, #3
 8000c48:	4295      	cmp	r5, r2
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_dadd+0x3e>
 8000c4c:	e099      	b.n	8000d82 <__aeabi_dadd+0x172>
 8000c4e:	464c      	mov	r4, r9
 8000c50:	1b34      	subs	r4, r6, r4
 8000c52:	46a4      	mov	ip, r4
 8000c54:	2c00      	cmp	r4, #0
 8000c56:	dc00      	bgt.n	8000c5a <__aeabi_dadd+0x4a>
 8000c58:	e07c      	b.n	8000d54 <__aeabi_dadd+0x144>
 8000c5a:	464a      	mov	r2, r9
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_dadd+0x52>
 8000c60:	e0b8      	b.n	8000dd4 <__aeabi_dadd+0x1c4>
 8000c62:	4ac5      	ldr	r2, [pc, #788]	; (8000f78 <__aeabi_dadd+0x368>)
 8000c64:	4296      	cmp	r6, r2
 8000c66:	d100      	bne.n	8000c6a <__aeabi_dadd+0x5a>
 8000c68:	e11c      	b.n	8000ea4 <__aeabi_dadd+0x294>
 8000c6a:	2280      	movs	r2, #128	; 0x80
 8000c6c:	003c      	movs	r4, r7
 8000c6e:	0412      	lsls	r2, r2, #16
 8000c70:	4314      	orrs	r4, r2
 8000c72:	46a0      	mov	r8, r4
 8000c74:	4662      	mov	r2, ip
 8000c76:	2a38      	cmp	r2, #56	; 0x38
 8000c78:	dd00      	ble.n	8000c7c <__aeabi_dadd+0x6c>
 8000c7a:	e161      	b.n	8000f40 <__aeabi_dadd+0x330>
 8000c7c:	2a1f      	cmp	r2, #31
 8000c7e:	dd00      	ble.n	8000c82 <__aeabi_dadd+0x72>
 8000c80:	e1cc      	b.n	800101c <__aeabi_dadd+0x40c>
 8000c82:	4664      	mov	r4, ip
 8000c84:	2220      	movs	r2, #32
 8000c86:	1b12      	subs	r2, r2, r4
 8000c88:	4644      	mov	r4, r8
 8000c8a:	4094      	lsls	r4, r2
 8000c8c:	000f      	movs	r7, r1
 8000c8e:	46a1      	mov	r9, r4
 8000c90:	4664      	mov	r4, ip
 8000c92:	4091      	lsls	r1, r2
 8000c94:	40e7      	lsrs	r7, r4
 8000c96:	464c      	mov	r4, r9
 8000c98:	1e4a      	subs	r2, r1, #1
 8000c9a:	4191      	sbcs	r1, r2
 8000c9c:	433c      	orrs	r4, r7
 8000c9e:	4642      	mov	r2, r8
 8000ca0:	4321      	orrs	r1, r4
 8000ca2:	4664      	mov	r4, ip
 8000ca4:	40e2      	lsrs	r2, r4
 8000ca6:	1a80      	subs	r0, r0, r2
 8000ca8:	1a5c      	subs	r4, r3, r1
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	419b      	sbcs	r3, r3
 8000cae:	425f      	negs	r7, r3
 8000cb0:	1bc7      	subs	r7, r0, r7
 8000cb2:	023b      	lsls	r3, r7, #8
 8000cb4:	d400      	bmi.n	8000cb8 <__aeabi_dadd+0xa8>
 8000cb6:	e0d0      	b.n	8000e5a <__aeabi_dadd+0x24a>
 8000cb8:	027f      	lsls	r7, r7, #9
 8000cba:	0a7f      	lsrs	r7, r7, #9
 8000cbc:	2f00      	cmp	r7, #0
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_dadd+0xb2>
 8000cc0:	e0ff      	b.n	8000ec2 <__aeabi_dadd+0x2b2>
 8000cc2:	0038      	movs	r0, r7
 8000cc4:	f001 fe5a 	bl	800297c <__clzsi2>
 8000cc8:	0001      	movs	r1, r0
 8000cca:	3908      	subs	r1, #8
 8000ccc:	2320      	movs	r3, #32
 8000cce:	0022      	movs	r2, r4
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	408f      	lsls	r7, r1
 8000cd4:	40da      	lsrs	r2, r3
 8000cd6:	408c      	lsls	r4, r1
 8000cd8:	4317      	orrs	r7, r2
 8000cda:	42b1      	cmp	r1, r6
 8000cdc:	da00      	bge.n	8000ce0 <__aeabi_dadd+0xd0>
 8000cde:	e0ff      	b.n	8000ee0 <__aeabi_dadd+0x2d0>
 8000ce0:	1b89      	subs	r1, r1, r6
 8000ce2:	1c4b      	adds	r3, r1, #1
 8000ce4:	2b1f      	cmp	r3, #31
 8000ce6:	dd00      	ble.n	8000cea <__aeabi_dadd+0xda>
 8000ce8:	e0a8      	b.n	8000e3c <__aeabi_dadd+0x22c>
 8000cea:	2220      	movs	r2, #32
 8000cec:	0039      	movs	r1, r7
 8000cee:	1ad2      	subs	r2, r2, r3
 8000cf0:	0020      	movs	r0, r4
 8000cf2:	4094      	lsls	r4, r2
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	40d8      	lsrs	r0, r3
 8000cf8:	1e62      	subs	r2, r4, #1
 8000cfa:	4194      	sbcs	r4, r2
 8000cfc:	40df      	lsrs	r7, r3
 8000cfe:	2600      	movs	r6, #0
 8000d00:	4301      	orrs	r1, r0
 8000d02:	430c      	orrs	r4, r1
 8000d04:	0763      	lsls	r3, r4, #29
 8000d06:	d009      	beq.n	8000d1c <__aeabi_dadd+0x10c>
 8000d08:	230f      	movs	r3, #15
 8000d0a:	4023      	ands	r3, r4
 8000d0c:	2b04      	cmp	r3, #4
 8000d0e:	d005      	beq.n	8000d1c <__aeabi_dadd+0x10c>
 8000d10:	1d23      	adds	r3, r4, #4
 8000d12:	42a3      	cmp	r3, r4
 8000d14:	41a4      	sbcs	r4, r4
 8000d16:	4264      	negs	r4, r4
 8000d18:	193f      	adds	r7, r7, r4
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	023b      	lsls	r3, r7, #8
 8000d1e:	d400      	bmi.n	8000d22 <__aeabi_dadd+0x112>
 8000d20:	e09e      	b.n	8000e60 <__aeabi_dadd+0x250>
 8000d22:	4b95      	ldr	r3, [pc, #596]	; (8000f78 <__aeabi_dadd+0x368>)
 8000d24:	3601      	adds	r6, #1
 8000d26:	429e      	cmp	r6, r3
 8000d28:	d100      	bne.n	8000d2c <__aeabi_dadd+0x11c>
 8000d2a:	e0b7      	b.n	8000e9c <__aeabi_dadd+0x28c>
 8000d2c:	4a93      	ldr	r2, [pc, #588]	; (8000f7c <__aeabi_dadd+0x36c>)
 8000d2e:	08e4      	lsrs	r4, r4, #3
 8000d30:	4017      	ands	r7, r2
 8000d32:	077b      	lsls	r3, r7, #29
 8000d34:	0571      	lsls	r1, r6, #21
 8000d36:	027f      	lsls	r7, r7, #9
 8000d38:	4323      	orrs	r3, r4
 8000d3a:	0b3f      	lsrs	r7, r7, #12
 8000d3c:	0d4a      	lsrs	r2, r1, #21
 8000d3e:	0512      	lsls	r2, r2, #20
 8000d40:	433a      	orrs	r2, r7
 8000d42:	07ed      	lsls	r5, r5, #31
 8000d44:	432a      	orrs	r2, r5
 8000d46:	0018      	movs	r0, r3
 8000d48:	0011      	movs	r1, r2
 8000d4a:	bce0      	pop	{r5, r6, r7}
 8000d4c:	46ba      	mov	sl, r7
 8000d4e:	46b1      	mov	r9, r6
 8000d50:	46a8      	mov	r8, r5
 8000d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d54:	2c00      	cmp	r4, #0
 8000d56:	d04b      	beq.n	8000df0 <__aeabi_dadd+0x1e0>
 8000d58:	464c      	mov	r4, r9
 8000d5a:	1ba4      	subs	r4, r4, r6
 8000d5c:	46a4      	mov	ip, r4
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d000      	beq.n	8000d64 <__aeabi_dadd+0x154>
 8000d62:	e123      	b.n	8000fac <__aeabi_dadd+0x39c>
 8000d64:	0004      	movs	r4, r0
 8000d66:	431c      	orrs	r4, r3
 8000d68:	d100      	bne.n	8000d6c <__aeabi_dadd+0x15c>
 8000d6a:	e1af      	b.n	80010cc <__aeabi_dadd+0x4bc>
 8000d6c:	4662      	mov	r2, ip
 8000d6e:	1e54      	subs	r4, r2, #1
 8000d70:	2a01      	cmp	r2, #1
 8000d72:	d100      	bne.n	8000d76 <__aeabi_dadd+0x166>
 8000d74:	e215      	b.n	80011a2 <__aeabi_dadd+0x592>
 8000d76:	4d80      	ldr	r5, [pc, #512]	; (8000f78 <__aeabi_dadd+0x368>)
 8000d78:	45ac      	cmp	ip, r5
 8000d7a:	d100      	bne.n	8000d7e <__aeabi_dadd+0x16e>
 8000d7c:	e1c8      	b.n	8001110 <__aeabi_dadd+0x500>
 8000d7e:	46a4      	mov	ip, r4
 8000d80:	e11b      	b.n	8000fba <__aeabi_dadd+0x3aa>
 8000d82:	464a      	mov	r2, r9
 8000d84:	1ab2      	subs	r2, r6, r2
 8000d86:	4694      	mov	ip, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	dc00      	bgt.n	8000d8e <__aeabi_dadd+0x17e>
 8000d8c:	e0ac      	b.n	8000ee8 <__aeabi_dadd+0x2d8>
 8000d8e:	464a      	mov	r2, r9
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	d043      	beq.n	8000e1c <__aeabi_dadd+0x20c>
 8000d94:	4a78      	ldr	r2, [pc, #480]	; (8000f78 <__aeabi_dadd+0x368>)
 8000d96:	4296      	cmp	r6, r2
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x18c>
 8000d9a:	e1af      	b.n	80010fc <__aeabi_dadd+0x4ec>
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	003c      	movs	r4, r7
 8000da0:	0412      	lsls	r2, r2, #16
 8000da2:	4314      	orrs	r4, r2
 8000da4:	46a0      	mov	r8, r4
 8000da6:	4662      	mov	r2, ip
 8000da8:	2a38      	cmp	r2, #56	; 0x38
 8000daa:	dc67      	bgt.n	8000e7c <__aeabi_dadd+0x26c>
 8000dac:	2a1f      	cmp	r2, #31
 8000dae:	dc00      	bgt.n	8000db2 <__aeabi_dadd+0x1a2>
 8000db0:	e15f      	b.n	8001072 <__aeabi_dadd+0x462>
 8000db2:	4647      	mov	r7, r8
 8000db4:	3a20      	subs	r2, #32
 8000db6:	40d7      	lsrs	r7, r2
 8000db8:	4662      	mov	r2, ip
 8000dba:	2a20      	cmp	r2, #32
 8000dbc:	d005      	beq.n	8000dca <__aeabi_dadd+0x1ba>
 8000dbe:	4664      	mov	r4, ip
 8000dc0:	2240      	movs	r2, #64	; 0x40
 8000dc2:	1b12      	subs	r2, r2, r4
 8000dc4:	4644      	mov	r4, r8
 8000dc6:	4094      	lsls	r4, r2
 8000dc8:	4321      	orrs	r1, r4
 8000dca:	1e4a      	subs	r2, r1, #1
 8000dcc:	4191      	sbcs	r1, r2
 8000dce:	000c      	movs	r4, r1
 8000dd0:	433c      	orrs	r4, r7
 8000dd2:	e057      	b.n	8000e84 <__aeabi_dadd+0x274>
 8000dd4:	003a      	movs	r2, r7
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_dadd+0x1cc>
 8000dda:	e105      	b.n	8000fe8 <__aeabi_dadd+0x3d8>
 8000ddc:	0022      	movs	r2, r4
 8000dde:	3a01      	subs	r2, #1
 8000de0:	2c01      	cmp	r4, #1
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x1d6>
 8000de4:	e182      	b.n	80010ec <__aeabi_dadd+0x4dc>
 8000de6:	4c64      	ldr	r4, [pc, #400]	; (8000f78 <__aeabi_dadd+0x368>)
 8000de8:	45a4      	cmp	ip, r4
 8000dea:	d05b      	beq.n	8000ea4 <__aeabi_dadd+0x294>
 8000dec:	4694      	mov	ip, r2
 8000dee:	e741      	b.n	8000c74 <__aeabi_dadd+0x64>
 8000df0:	4c63      	ldr	r4, [pc, #396]	; (8000f80 <__aeabi_dadd+0x370>)
 8000df2:	1c77      	adds	r7, r6, #1
 8000df4:	4227      	tst	r7, r4
 8000df6:	d000      	beq.n	8000dfa <__aeabi_dadd+0x1ea>
 8000df8:	e0c4      	b.n	8000f84 <__aeabi_dadd+0x374>
 8000dfa:	0004      	movs	r4, r0
 8000dfc:	431c      	orrs	r4, r3
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	d000      	beq.n	8000e04 <__aeabi_dadd+0x1f4>
 8000e02:	e169      	b.n	80010d8 <__aeabi_dadd+0x4c8>
 8000e04:	2c00      	cmp	r4, #0
 8000e06:	d100      	bne.n	8000e0a <__aeabi_dadd+0x1fa>
 8000e08:	e1bf      	b.n	800118a <__aeabi_dadd+0x57a>
 8000e0a:	4644      	mov	r4, r8
 8000e0c:	430c      	orrs	r4, r1
 8000e0e:	d000      	beq.n	8000e12 <__aeabi_dadd+0x202>
 8000e10:	e1d0      	b.n	80011b4 <__aeabi_dadd+0x5a4>
 8000e12:	0742      	lsls	r2, r0, #29
 8000e14:	08db      	lsrs	r3, r3, #3
 8000e16:	4313      	orrs	r3, r2
 8000e18:	08c0      	lsrs	r0, r0, #3
 8000e1a:	e029      	b.n	8000e70 <__aeabi_dadd+0x260>
 8000e1c:	003a      	movs	r2, r7
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	d100      	bne.n	8000e24 <__aeabi_dadd+0x214>
 8000e22:	e170      	b.n	8001106 <__aeabi_dadd+0x4f6>
 8000e24:	4662      	mov	r2, ip
 8000e26:	4664      	mov	r4, ip
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	2c01      	cmp	r4, #1
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_dadd+0x220>
 8000e2e:	e0e0      	b.n	8000ff2 <__aeabi_dadd+0x3e2>
 8000e30:	4c51      	ldr	r4, [pc, #324]	; (8000f78 <__aeabi_dadd+0x368>)
 8000e32:	45a4      	cmp	ip, r4
 8000e34:	d100      	bne.n	8000e38 <__aeabi_dadd+0x228>
 8000e36:	e161      	b.n	80010fc <__aeabi_dadd+0x4ec>
 8000e38:	4694      	mov	ip, r2
 8000e3a:	e7b4      	b.n	8000da6 <__aeabi_dadd+0x196>
 8000e3c:	003a      	movs	r2, r7
 8000e3e:	391f      	subs	r1, #31
 8000e40:	40ca      	lsrs	r2, r1
 8000e42:	0011      	movs	r1, r2
 8000e44:	2b20      	cmp	r3, #32
 8000e46:	d003      	beq.n	8000e50 <__aeabi_dadd+0x240>
 8000e48:	2240      	movs	r2, #64	; 0x40
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	409f      	lsls	r7, r3
 8000e4e:	433c      	orrs	r4, r7
 8000e50:	1e63      	subs	r3, r4, #1
 8000e52:	419c      	sbcs	r4, r3
 8000e54:	2700      	movs	r7, #0
 8000e56:	2600      	movs	r6, #0
 8000e58:	430c      	orrs	r4, r1
 8000e5a:	0763      	lsls	r3, r4, #29
 8000e5c:	d000      	beq.n	8000e60 <__aeabi_dadd+0x250>
 8000e5e:	e753      	b.n	8000d08 <__aeabi_dadd+0xf8>
 8000e60:	46b4      	mov	ip, r6
 8000e62:	08e4      	lsrs	r4, r4, #3
 8000e64:	077b      	lsls	r3, r7, #29
 8000e66:	4323      	orrs	r3, r4
 8000e68:	08f8      	lsrs	r0, r7, #3
 8000e6a:	4a43      	ldr	r2, [pc, #268]	; (8000f78 <__aeabi_dadd+0x368>)
 8000e6c:	4594      	cmp	ip, r2
 8000e6e:	d01d      	beq.n	8000eac <__aeabi_dadd+0x29c>
 8000e70:	4662      	mov	r2, ip
 8000e72:	0307      	lsls	r7, r0, #12
 8000e74:	0552      	lsls	r2, r2, #21
 8000e76:	0b3f      	lsrs	r7, r7, #12
 8000e78:	0d52      	lsrs	r2, r2, #21
 8000e7a:	e760      	b.n	8000d3e <__aeabi_dadd+0x12e>
 8000e7c:	4644      	mov	r4, r8
 8000e7e:	430c      	orrs	r4, r1
 8000e80:	1e62      	subs	r2, r4, #1
 8000e82:	4194      	sbcs	r4, r2
 8000e84:	18e4      	adds	r4, r4, r3
 8000e86:	429c      	cmp	r4, r3
 8000e88:	419b      	sbcs	r3, r3
 8000e8a:	425f      	negs	r7, r3
 8000e8c:	183f      	adds	r7, r7, r0
 8000e8e:	023b      	lsls	r3, r7, #8
 8000e90:	d5e3      	bpl.n	8000e5a <__aeabi_dadd+0x24a>
 8000e92:	4b39      	ldr	r3, [pc, #228]	; (8000f78 <__aeabi_dadd+0x368>)
 8000e94:	3601      	adds	r6, #1
 8000e96:	429e      	cmp	r6, r3
 8000e98:	d000      	beq.n	8000e9c <__aeabi_dadd+0x28c>
 8000e9a:	e0b5      	b.n	8001008 <__aeabi_dadd+0x3f8>
 8000e9c:	0032      	movs	r2, r6
 8000e9e:	2700      	movs	r7, #0
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	e74c      	b.n	8000d3e <__aeabi_dadd+0x12e>
 8000ea4:	0742      	lsls	r2, r0, #29
 8000ea6:	08db      	lsrs	r3, r3, #3
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	08c0      	lsrs	r0, r0, #3
 8000eac:	001a      	movs	r2, r3
 8000eae:	4302      	orrs	r2, r0
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_dadd+0x2a4>
 8000eb2:	e1e1      	b.n	8001278 <__aeabi_dadd+0x668>
 8000eb4:	2780      	movs	r7, #128	; 0x80
 8000eb6:	033f      	lsls	r7, r7, #12
 8000eb8:	4307      	orrs	r7, r0
 8000eba:	033f      	lsls	r7, r7, #12
 8000ebc:	4a2e      	ldr	r2, [pc, #184]	; (8000f78 <__aeabi_dadd+0x368>)
 8000ebe:	0b3f      	lsrs	r7, r7, #12
 8000ec0:	e73d      	b.n	8000d3e <__aeabi_dadd+0x12e>
 8000ec2:	0020      	movs	r0, r4
 8000ec4:	f001 fd5a 	bl	800297c <__clzsi2>
 8000ec8:	0001      	movs	r1, r0
 8000eca:	3118      	adds	r1, #24
 8000ecc:	291f      	cmp	r1, #31
 8000ece:	dc00      	bgt.n	8000ed2 <__aeabi_dadd+0x2c2>
 8000ed0:	e6fc      	b.n	8000ccc <__aeabi_dadd+0xbc>
 8000ed2:	3808      	subs	r0, #8
 8000ed4:	4084      	lsls	r4, r0
 8000ed6:	0027      	movs	r7, r4
 8000ed8:	2400      	movs	r4, #0
 8000eda:	42b1      	cmp	r1, r6
 8000edc:	db00      	blt.n	8000ee0 <__aeabi_dadd+0x2d0>
 8000ede:	e6ff      	b.n	8000ce0 <__aeabi_dadd+0xd0>
 8000ee0:	4a26      	ldr	r2, [pc, #152]	; (8000f7c <__aeabi_dadd+0x36c>)
 8000ee2:	1a76      	subs	r6, r6, r1
 8000ee4:	4017      	ands	r7, r2
 8000ee6:	e70d      	b.n	8000d04 <__aeabi_dadd+0xf4>
 8000ee8:	2a00      	cmp	r2, #0
 8000eea:	d02f      	beq.n	8000f4c <__aeabi_dadd+0x33c>
 8000eec:	464a      	mov	r2, r9
 8000eee:	1b92      	subs	r2, r2, r6
 8000ef0:	4694      	mov	ip, r2
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d100      	bne.n	8000ef8 <__aeabi_dadd+0x2e8>
 8000ef6:	e0ad      	b.n	8001054 <__aeabi_dadd+0x444>
 8000ef8:	4a1f      	ldr	r2, [pc, #124]	; (8000f78 <__aeabi_dadd+0x368>)
 8000efa:	4591      	cmp	r9, r2
 8000efc:	d100      	bne.n	8000f00 <__aeabi_dadd+0x2f0>
 8000efe:	e10f      	b.n	8001120 <__aeabi_dadd+0x510>
 8000f00:	2280      	movs	r2, #128	; 0x80
 8000f02:	0412      	lsls	r2, r2, #16
 8000f04:	4310      	orrs	r0, r2
 8000f06:	4662      	mov	r2, ip
 8000f08:	2a38      	cmp	r2, #56	; 0x38
 8000f0a:	dd00      	ble.n	8000f0e <__aeabi_dadd+0x2fe>
 8000f0c:	e10f      	b.n	800112e <__aeabi_dadd+0x51e>
 8000f0e:	2a1f      	cmp	r2, #31
 8000f10:	dd00      	ble.n	8000f14 <__aeabi_dadd+0x304>
 8000f12:	e180      	b.n	8001216 <__aeabi_dadd+0x606>
 8000f14:	4664      	mov	r4, ip
 8000f16:	2220      	movs	r2, #32
 8000f18:	001e      	movs	r6, r3
 8000f1a:	1b12      	subs	r2, r2, r4
 8000f1c:	4667      	mov	r7, ip
 8000f1e:	0004      	movs	r4, r0
 8000f20:	4093      	lsls	r3, r2
 8000f22:	4094      	lsls	r4, r2
 8000f24:	40fe      	lsrs	r6, r7
 8000f26:	1e5a      	subs	r2, r3, #1
 8000f28:	4193      	sbcs	r3, r2
 8000f2a:	40f8      	lsrs	r0, r7
 8000f2c:	4334      	orrs	r4, r6
 8000f2e:	431c      	orrs	r4, r3
 8000f30:	4480      	add	r8, r0
 8000f32:	1864      	adds	r4, r4, r1
 8000f34:	428c      	cmp	r4, r1
 8000f36:	41bf      	sbcs	r7, r7
 8000f38:	427f      	negs	r7, r7
 8000f3a:	464e      	mov	r6, r9
 8000f3c:	4447      	add	r7, r8
 8000f3e:	e7a6      	b.n	8000e8e <__aeabi_dadd+0x27e>
 8000f40:	4642      	mov	r2, r8
 8000f42:	430a      	orrs	r2, r1
 8000f44:	0011      	movs	r1, r2
 8000f46:	1e4a      	subs	r2, r1, #1
 8000f48:	4191      	sbcs	r1, r2
 8000f4a:	e6ad      	b.n	8000ca8 <__aeabi_dadd+0x98>
 8000f4c:	4c0c      	ldr	r4, [pc, #48]	; (8000f80 <__aeabi_dadd+0x370>)
 8000f4e:	1c72      	adds	r2, r6, #1
 8000f50:	4222      	tst	r2, r4
 8000f52:	d000      	beq.n	8000f56 <__aeabi_dadd+0x346>
 8000f54:	e0a1      	b.n	800109a <__aeabi_dadd+0x48a>
 8000f56:	0002      	movs	r2, r0
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	2e00      	cmp	r6, #0
 8000f5c:	d000      	beq.n	8000f60 <__aeabi_dadd+0x350>
 8000f5e:	e0fa      	b.n	8001156 <__aeabi_dadd+0x546>
 8000f60:	2a00      	cmp	r2, #0
 8000f62:	d100      	bne.n	8000f66 <__aeabi_dadd+0x356>
 8000f64:	e145      	b.n	80011f2 <__aeabi_dadd+0x5e2>
 8000f66:	003a      	movs	r2, r7
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	d000      	beq.n	8000f6e <__aeabi_dadd+0x35e>
 8000f6c:	e146      	b.n	80011fc <__aeabi_dadd+0x5ec>
 8000f6e:	0742      	lsls	r2, r0, #29
 8000f70:	08db      	lsrs	r3, r3, #3
 8000f72:	4313      	orrs	r3, r2
 8000f74:	08c0      	lsrs	r0, r0, #3
 8000f76:	e77b      	b.n	8000e70 <__aeabi_dadd+0x260>
 8000f78:	000007ff 	.word	0x000007ff
 8000f7c:	ff7fffff 	.word	0xff7fffff
 8000f80:	000007fe 	.word	0x000007fe
 8000f84:	4647      	mov	r7, r8
 8000f86:	1a5c      	subs	r4, r3, r1
 8000f88:	1bc2      	subs	r2, r0, r7
 8000f8a:	42a3      	cmp	r3, r4
 8000f8c:	41bf      	sbcs	r7, r7
 8000f8e:	427f      	negs	r7, r7
 8000f90:	46b9      	mov	r9, r7
 8000f92:	0017      	movs	r7, r2
 8000f94:	464a      	mov	r2, r9
 8000f96:	1abf      	subs	r7, r7, r2
 8000f98:	023a      	lsls	r2, r7, #8
 8000f9a:	d500      	bpl.n	8000f9e <__aeabi_dadd+0x38e>
 8000f9c:	e08d      	b.n	80010ba <__aeabi_dadd+0x4aa>
 8000f9e:	0023      	movs	r3, r4
 8000fa0:	433b      	orrs	r3, r7
 8000fa2:	d000      	beq.n	8000fa6 <__aeabi_dadd+0x396>
 8000fa4:	e68a      	b.n	8000cbc <__aeabi_dadd+0xac>
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	2500      	movs	r5, #0
 8000faa:	e761      	b.n	8000e70 <__aeabi_dadd+0x260>
 8000fac:	4cb4      	ldr	r4, [pc, #720]	; (8001280 <__aeabi_dadd+0x670>)
 8000fae:	45a1      	cmp	r9, r4
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_dadd+0x3a4>
 8000fb2:	e0ad      	b.n	8001110 <__aeabi_dadd+0x500>
 8000fb4:	2480      	movs	r4, #128	; 0x80
 8000fb6:	0424      	lsls	r4, r4, #16
 8000fb8:	4320      	orrs	r0, r4
 8000fba:	4664      	mov	r4, ip
 8000fbc:	2c38      	cmp	r4, #56	; 0x38
 8000fbe:	dc3d      	bgt.n	800103c <__aeabi_dadd+0x42c>
 8000fc0:	4662      	mov	r2, ip
 8000fc2:	2c1f      	cmp	r4, #31
 8000fc4:	dd00      	ble.n	8000fc8 <__aeabi_dadd+0x3b8>
 8000fc6:	e0b7      	b.n	8001138 <__aeabi_dadd+0x528>
 8000fc8:	2520      	movs	r5, #32
 8000fca:	001e      	movs	r6, r3
 8000fcc:	1b2d      	subs	r5, r5, r4
 8000fce:	0004      	movs	r4, r0
 8000fd0:	40ab      	lsls	r3, r5
 8000fd2:	40ac      	lsls	r4, r5
 8000fd4:	40d6      	lsrs	r6, r2
 8000fd6:	40d0      	lsrs	r0, r2
 8000fd8:	4642      	mov	r2, r8
 8000fda:	1e5d      	subs	r5, r3, #1
 8000fdc:	41ab      	sbcs	r3, r5
 8000fde:	4334      	orrs	r4, r6
 8000fe0:	1a12      	subs	r2, r2, r0
 8000fe2:	4690      	mov	r8, r2
 8000fe4:	4323      	orrs	r3, r4
 8000fe6:	e02c      	b.n	8001042 <__aeabi_dadd+0x432>
 8000fe8:	0742      	lsls	r2, r0, #29
 8000fea:	08db      	lsrs	r3, r3, #3
 8000fec:	4313      	orrs	r3, r2
 8000fee:	08c0      	lsrs	r0, r0, #3
 8000ff0:	e73b      	b.n	8000e6a <__aeabi_dadd+0x25a>
 8000ff2:	185c      	adds	r4, r3, r1
 8000ff4:	429c      	cmp	r4, r3
 8000ff6:	419b      	sbcs	r3, r3
 8000ff8:	4440      	add	r0, r8
 8000ffa:	425b      	negs	r3, r3
 8000ffc:	18c7      	adds	r7, r0, r3
 8000ffe:	2601      	movs	r6, #1
 8001000:	023b      	lsls	r3, r7, #8
 8001002:	d400      	bmi.n	8001006 <__aeabi_dadd+0x3f6>
 8001004:	e729      	b.n	8000e5a <__aeabi_dadd+0x24a>
 8001006:	2602      	movs	r6, #2
 8001008:	4a9e      	ldr	r2, [pc, #632]	; (8001284 <__aeabi_dadd+0x674>)
 800100a:	0863      	lsrs	r3, r4, #1
 800100c:	4017      	ands	r7, r2
 800100e:	2201      	movs	r2, #1
 8001010:	4014      	ands	r4, r2
 8001012:	431c      	orrs	r4, r3
 8001014:	07fb      	lsls	r3, r7, #31
 8001016:	431c      	orrs	r4, r3
 8001018:	087f      	lsrs	r7, r7, #1
 800101a:	e673      	b.n	8000d04 <__aeabi_dadd+0xf4>
 800101c:	4644      	mov	r4, r8
 800101e:	3a20      	subs	r2, #32
 8001020:	40d4      	lsrs	r4, r2
 8001022:	4662      	mov	r2, ip
 8001024:	2a20      	cmp	r2, #32
 8001026:	d005      	beq.n	8001034 <__aeabi_dadd+0x424>
 8001028:	4667      	mov	r7, ip
 800102a:	2240      	movs	r2, #64	; 0x40
 800102c:	1bd2      	subs	r2, r2, r7
 800102e:	4647      	mov	r7, r8
 8001030:	4097      	lsls	r7, r2
 8001032:	4339      	orrs	r1, r7
 8001034:	1e4a      	subs	r2, r1, #1
 8001036:	4191      	sbcs	r1, r2
 8001038:	4321      	orrs	r1, r4
 800103a:	e635      	b.n	8000ca8 <__aeabi_dadd+0x98>
 800103c:	4303      	orrs	r3, r0
 800103e:	1e58      	subs	r0, r3, #1
 8001040:	4183      	sbcs	r3, r0
 8001042:	1acc      	subs	r4, r1, r3
 8001044:	42a1      	cmp	r1, r4
 8001046:	41bf      	sbcs	r7, r7
 8001048:	4643      	mov	r3, r8
 800104a:	427f      	negs	r7, r7
 800104c:	4655      	mov	r5, sl
 800104e:	464e      	mov	r6, r9
 8001050:	1bdf      	subs	r7, r3, r7
 8001052:	e62e      	b.n	8000cb2 <__aeabi_dadd+0xa2>
 8001054:	0002      	movs	r2, r0
 8001056:	431a      	orrs	r2, r3
 8001058:	d100      	bne.n	800105c <__aeabi_dadd+0x44c>
 800105a:	e0bd      	b.n	80011d8 <__aeabi_dadd+0x5c8>
 800105c:	4662      	mov	r2, ip
 800105e:	4664      	mov	r4, ip
 8001060:	3a01      	subs	r2, #1
 8001062:	2c01      	cmp	r4, #1
 8001064:	d100      	bne.n	8001068 <__aeabi_dadd+0x458>
 8001066:	e0e5      	b.n	8001234 <__aeabi_dadd+0x624>
 8001068:	4c85      	ldr	r4, [pc, #532]	; (8001280 <__aeabi_dadd+0x670>)
 800106a:	45a4      	cmp	ip, r4
 800106c:	d058      	beq.n	8001120 <__aeabi_dadd+0x510>
 800106e:	4694      	mov	ip, r2
 8001070:	e749      	b.n	8000f06 <__aeabi_dadd+0x2f6>
 8001072:	4664      	mov	r4, ip
 8001074:	2220      	movs	r2, #32
 8001076:	1b12      	subs	r2, r2, r4
 8001078:	4644      	mov	r4, r8
 800107a:	4094      	lsls	r4, r2
 800107c:	000f      	movs	r7, r1
 800107e:	46a1      	mov	r9, r4
 8001080:	4664      	mov	r4, ip
 8001082:	4091      	lsls	r1, r2
 8001084:	40e7      	lsrs	r7, r4
 8001086:	464c      	mov	r4, r9
 8001088:	1e4a      	subs	r2, r1, #1
 800108a:	4191      	sbcs	r1, r2
 800108c:	433c      	orrs	r4, r7
 800108e:	4642      	mov	r2, r8
 8001090:	430c      	orrs	r4, r1
 8001092:	4661      	mov	r1, ip
 8001094:	40ca      	lsrs	r2, r1
 8001096:	1880      	adds	r0, r0, r2
 8001098:	e6f4      	b.n	8000e84 <__aeabi_dadd+0x274>
 800109a:	4c79      	ldr	r4, [pc, #484]	; (8001280 <__aeabi_dadd+0x670>)
 800109c:	42a2      	cmp	r2, r4
 800109e:	d100      	bne.n	80010a2 <__aeabi_dadd+0x492>
 80010a0:	e6fd      	b.n	8000e9e <__aeabi_dadd+0x28e>
 80010a2:	1859      	adds	r1, r3, r1
 80010a4:	4299      	cmp	r1, r3
 80010a6:	419b      	sbcs	r3, r3
 80010a8:	4440      	add	r0, r8
 80010aa:	425f      	negs	r7, r3
 80010ac:	19c7      	adds	r7, r0, r7
 80010ae:	07fc      	lsls	r4, r7, #31
 80010b0:	0849      	lsrs	r1, r1, #1
 80010b2:	0016      	movs	r6, r2
 80010b4:	430c      	orrs	r4, r1
 80010b6:	087f      	lsrs	r7, r7, #1
 80010b8:	e6cf      	b.n	8000e5a <__aeabi_dadd+0x24a>
 80010ba:	1acc      	subs	r4, r1, r3
 80010bc:	42a1      	cmp	r1, r4
 80010be:	41bf      	sbcs	r7, r7
 80010c0:	4643      	mov	r3, r8
 80010c2:	427f      	negs	r7, r7
 80010c4:	1a18      	subs	r0, r3, r0
 80010c6:	4655      	mov	r5, sl
 80010c8:	1bc7      	subs	r7, r0, r7
 80010ca:	e5f7      	b.n	8000cbc <__aeabi_dadd+0xac>
 80010cc:	08c9      	lsrs	r1, r1, #3
 80010ce:	077b      	lsls	r3, r7, #29
 80010d0:	4655      	mov	r5, sl
 80010d2:	430b      	orrs	r3, r1
 80010d4:	08f8      	lsrs	r0, r7, #3
 80010d6:	e6c8      	b.n	8000e6a <__aeabi_dadd+0x25a>
 80010d8:	2c00      	cmp	r4, #0
 80010da:	d000      	beq.n	80010de <__aeabi_dadd+0x4ce>
 80010dc:	e081      	b.n	80011e2 <__aeabi_dadd+0x5d2>
 80010de:	4643      	mov	r3, r8
 80010e0:	430b      	orrs	r3, r1
 80010e2:	d115      	bne.n	8001110 <__aeabi_dadd+0x500>
 80010e4:	2080      	movs	r0, #128	; 0x80
 80010e6:	2500      	movs	r5, #0
 80010e8:	0300      	lsls	r0, r0, #12
 80010ea:	e6e3      	b.n	8000eb4 <__aeabi_dadd+0x2a4>
 80010ec:	1a5c      	subs	r4, r3, r1
 80010ee:	42a3      	cmp	r3, r4
 80010f0:	419b      	sbcs	r3, r3
 80010f2:	1bc7      	subs	r7, r0, r7
 80010f4:	425b      	negs	r3, r3
 80010f6:	2601      	movs	r6, #1
 80010f8:	1aff      	subs	r7, r7, r3
 80010fa:	e5da      	b.n	8000cb2 <__aeabi_dadd+0xa2>
 80010fc:	0742      	lsls	r2, r0, #29
 80010fe:	08db      	lsrs	r3, r3, #3
 8001100:	4313      	orrs	r3, r2
 8001102:	08c0      	lsrs	r0, r0, #3
 8001104:	e6d2      	b.n	8000eac <__aeabi_dadd+0x29c>
 8001106:	0742      	lsls	r2, r0, #29
 8001108:	08db      	lsrs	r3, r3, #3
 800110a:	4313      	orrs	r3, r2
 800110c:	08c0      	lsrs	r0, r0, #3
 800110e:	e6ac      	b.n	8000e6a <__aeabi_dadd+0x25a>
 8001110:	4643      	mov	r3, r8
 8001112:	4642      	mov	r2, r8
 8001114:	08c9      	lsrs	r1, r1, #3
 8001116:	075b      	lsls	r3, r3, #29
 8001118:	4655      	mov	r5, sl
 800111a:	430b      	orrs	r3, r1
 800111c:	08d0      	lsrs	r0, r2, #3
 800111e:	e6c5      	b.n	8000eac <__aeabi_dadd+0x29c>
 8001120:	4643      	mov	r3, r8
 8001122:	4642      	mov	r2, r8
 8001124:	075b      	lsls	r3, r3, #29
 8001126:	08c9      	lsrs	r1, r1, #3
 8001128:	430b      	orrs	r3, r1
 800112a:	08d0      	lsrs	r0, r2, #3
 800112c:	e6be      	b.n	8000eac <__aeabi_dadd+0x29c>
 800112e:	4303      	orrs	r3, r0
 8001130:	001c      	movs	r4, r3
 8001132:	1e63      	subs	r3, r4, #1
 8001134:	419c      	sbcs	r4, r3
 8001136:	e6fc      	b.n	8000f32 <__aeabi_dadd+0x322>
 8001138:	0002      	movs	r2, r0
 800113a:	3c20      	subs	r4, #32
 800113c:	40e2      	lsrs	r2, r4
 800113e:	0014      	movs	r4, r2
 8001140:	4662      	mov	r2, ip
 8001142:	2a20      	cmp	r2, #32
 8001144:	d003      	beq.n	800114e <__aeabi_dadd+0x53e>
 8001146:	2540      	movs	r5, #64	; 0x40
 8001148:	1aad      	subs	r5, r5, r2
 800114a:	40a8      	lsls	r0, r5
 800114c:	4303      	orrs	r3, r0
 800114e:	1e58      	subs	r0, r3, #1
 8001150:	4183      	sbcs	r3, r0
 8001152:	4323      	orrs	r3, r4
 8001154:	e775      	b.n	8001042 <__aeabi_dadd+0x432>
 8001156:	2a00      	cmp	r2, #0
 8001158:	d0e2      	beq.n	8001120 <__aeabi_dadd+0x510>
 800115a:	003a      	movs	r2, r7
 800115c:	430a      	orrs	r2, r1
 800115e:	d0cd      	beq.n	80010fc <__aeabi_dadd+0x4ec>
 8001160:	0742      	lsls	r2, r0, #29
 8001162:	08db      	lsrs	r3, r3, #3
 8001164:	4313      	orrs	r3, r2
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	08c0      	lsrs	r0, r0, #3
 800116a:	0312      	lsls	r2, r2, #12
 800116c:	4210      	tst	r0, r2
 800116e:	d006      	beq.n	800117e <__aeabi_dadd+0x56e>
 8001170:	08fc      	lsrs	r4, r7, #3
 8001172:	4214      	tst	r4, r2
 8001174:	d103      	bne.n	800117e <__aeabi_dadd+0x56e>
 8001176:	0020      	movs	r0, r4
 8001178:	08cb      	lsrs	r3, r1, #3
 800117a:	077a      	lsls	r2, r7, #29
 800117c:	4313      	orrs	r3, r2
 800117e:	0f5a      	lsrs	r2, r3, #29
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	0752      	lsls	r2, r2, #29
 8001184:	08db      	lsrs	r3, r3, #3
 8001186:	4313      	orrs	r3, r2
 8001188:	e690      	b.n	8000eac <__aeabi_dadd+0x29c>
 800118a:	4643      	mov	r3, r8
 800118c:	430b      	orrs	r3, r1
 800118e:	d100      	bne.n	8001192 <__aeabi_dadd+0x582>
 8001190:	e709      	b.n	8000fa6 <__aeabi_dadd+0x396>
 8001192:	4643      	mov	r3, r8
 8001194:	4642      	mov	r2, r8
 8001196:	08c9      	lsrs	r1, r1, #3
 8001198:	075b      	lsls	r3, r3, #29
 800119a:	4655      	mov	r5, sl
 800119c:	430b      	orrs	r3, r1
 800119e:	08d0      	lsrs	r0, r2, #3
 80011a0:	e666      	b.n	8000e70 <__aeabi_dadd+0x260>
 80011a2:	1acc      	subs	r4, r1, r3
 80011a4:	42a1      	cmp	r1, r4
 80011a6:	4189      	sbcs	r1, r1
 80011a8:	1a3f      	subs	r7, r7, r0
 80011aa:	4249      	negs	r1, r1
 80011ac:	4655      	mov	r5, sl
 80011ae:	2601      	movs	r6, #1
 80011b0:	1a7f      	subs	r7, r7, r1
 80011b2:	e57e      	b.n	8000cb2 <__aeabi_dadd+0xa2>
 80011b4:	4642      	mov	r2, r8
 80011b6:	1a5c      	subs	r4, r3, r1
 80011b8:	1a87      	subs	r7, r0, r2
 80011ba:	42a3      	cmp	r3, r4
 80011bc:	4192      	sbcs	r2, r2
 80011be:	4252      	negs	r2, r2
 80011c0:	1abf      	subs	r7, r7, r2
 80011c2:	023a      	lsls	r2, r7, #8
 80011c4:	d53d      	bpl.n	8001242 <__aeabi_dadd+0x632>
 80011c6:	1acc      	subs	r4, r1, r3
 80011c8:	42a1      	cmp	r1, r4
 80011ca:	4189      	sbcs	r1, r1
 80011cc:	4643      	mov	r3, r8
 80011ce:	4249      	negs	r1, r1
 80011d0:	1a1f      	subs	r7, r3, r0
 80011d2:	4655      	mov	r5, sl
 80011d4:	1a7f      	subs	r7, r7, r1
 80011d6:	e595      	b.n	8000d04 <__aeabi_dadd+0xf4>
 80011d8:	077b      	lsls	r3, r7, #29
 80011da:	08c9      	lsrs	r1, r1, #3
 80011dc:	430b      	orrs	r3, r1
 80011de:	08f8      	lsrs	r0, r7, #3
 80011e0:	e643      	b.n	8000e6a <__aeabi_dadd+0x25a>
 80011e2:	4644      	mov	r4, r8
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	430c      	orrs	r4, r1
 80011e8:	d130      	bne.n	800124c <__aeabi_dadd+0x63c>
 80011ea:	0742      	lsls	r2, r0, #29
 80011ec:	4313      	orrs	r3, r2
 80011ee:	08c0      	lsrs	r0, r0, #3
 80011f0:	e65c      	b.n	8000eac <__aeabi_dadd+0x29c>
 80011f2:	077b      	lsls	r3, r7, #29
 80011f4:	08c9      	lsrs	r1, r1, #3
 80011f6:	430b      	orrs	r3, r1
 80011f8:	08f8      	lsrs	r0, r7, #3
 80011fa:	e639      	b.n	8000e70 <__aeabi_dadd+0x260>
 80011fc:	185c      	adds	r4, r3, r1
 80011fe:	429c      	cmp	r4, r3
 8001200:	419b      	sbcs	r3, r3
 8001202:	4440      	add	r0, r8
 8001204:	425b      	negs	r3, r3
 8001206:	18c7      	adds	r7, r0, r3
 8001208:	023b      	lsls	r3, r7, #8
 800120a:	d400      	bmi.n	800120e <__aeabi_dadd+0x5fe>
 800120c:	e625      	b.n	8000e5a <__aeabi_dadd+0x24a>
 800120e:	4b1d      	ldr	r3, [pc, #116]	; (8001284 <__aeabi_dadd+0x674>)
 8001210:	2601      	movs	r6, #1
 8001212:	401f      	ands	r7, r3
 8001214:	e621      	b.n	8000e5a <__aeabi_dadd+0x24a>
 8001216:	0004      	movs	r4, r0
 8001218:	3a20      	subs	r2, #32
 800121a:	40d4      	lsrs	r4, r2
 800121c:	4662      	mov	r2, ip
 800121e:	2a20      	cmp	r2, #32
 8001220:	d004      	beq.n	800122c <__aeabi_dadd+0x61c>
 8001222:	2240      	movs	r2, #64	; 0x40
 8001224:	4666      	mov	r6, ip
 8001226:	1b92      	subs	r2, r2, r6
 8001228:	4090      	lsls	r0, r2
 800122a:	4303      	orrs	r3, r0
 800122c:	1e5a      	subs	r2, r3, #1
 800122e:	4193      	sbcs	r3, r2
 8001230:	431c      	orrs	r4, r3
 8001232:	e67e      	b.n	8000f32 <__aeabi_dadd+0x322>
 8001234:	185c      	adds	r4, r3, r1
 8001236:	428c      	cmp	r4, r1
 8001238:	4189      	sbcs	r1, r1
 800123a:	4440      	add	r0, r8
 800123c:	4249      	negs	r1, r1
 800123e:	1847      	adds	r7, r0, r1
 8001240:	e6dd      	b.n	8000ffe <__aeabi_dadd+0x3ee>
 8001242:	0023      	movs	r3, r4
 8001244:	433b      	orrs	r3, r7
 8001246:	d100      	bne.n	800124a <__aeabi_dadd+0x63a>
 8001248:	e6ad      	b.n	8000fa6 <__aeabi_dadd+0x396>
 800124a:	e606      	b.n	8000e5a <__aeabi_dadd+0x24a>
 800124c:	0744      	lsls	r4, r0, #29
 800124e:	4323      	orrs	r3, r4
 8001250:	2480      	movs	r4, #128	; 0x80
 8001252:	08c0      	lsrs	r0, r0, #3
 8001254:	0324      	lsls	r4, r4, #12
 8001256:	4220      	tst	r0, r4
 8001258:	d008      	beq.n	800126c <__aeabi_dadd+0x65c>
 800125a:	4642      	mov	r2, r8
 800125c:	08d6      	lsrs	r6, r2, #3
 800125e:	4226      	tst	r6, r4
 8001260:	d104      	bne.n	800126c <__aeabi_dadd+0x65c>
 8001262:	4655      	mov	r5, sl
 8001264:	0030      	movs	r0, r6
 8001266:	08cb      	lsrs	r3, r1, #3
 8001268:	0751      	lsls	r1, r2, #29
 800126a:	430b      	orrs	r3, r1
 800126c:	0f5a      	lsrs	r2, r3, #29
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	08db      	lsrs	r3, r3, #3
 8001272:	0752      	lsls	r2, r2, #29
 8001274:	4313      	orrs	r3, r2
 8001276:	e619      	b.n	8000eac <__aeabi_dadd+0x29c>
 8001278:	2300      	movs	r3, #0
 800127a:	4a01      	ldr	r2, [pc, #4]	; (8001280 <__aeabi_dadd+0x670>)
 800127c:	001f      	movs	r7, r3
 800127e:	e55e      	b.n	8000d3e <__aeabi_dadd+0x12e>
 8001280:	000007ff 	.word	0x000007ff
 8001284:	ff7fffff 	.word	0xff7fffff

08001288 <__aeabi_ddiv>:
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128a:	4657      	mov	r7, sl
 800128c:	464e      	mov	r6, r9
 800128e:	4645      	mov	r5, r8
 8001290:	46de      	mov	lr, fp
 8001292:	b5e0      	push	{r5, r6, r7, lr}
 8001294:	4681      	mov	r9, r0
 8001296:	0005      	movs	r5, r0
 8001298:	030c      	lsls	r4, r1, #12
 800129a:	0048      	lsls	r0, r1, #1
 800129c:	4692      	mov	sl, r2
 800129e:	001f      	movs	r7, r3
 80012a0:	b085      	sub	sp, #20
 80012a2:	0b24      	lsrs	r4, r4, #12
 80012a4:	0d40      	lsrs	r0, r0, #21
 80012a6:	0fce      	lsrs	r6, r1, #31
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d100      	bne.n	80012ae <__aeabi_ddiv+0x26>
 80012ac:	e156      	b.n	800155c <__aeabi_ddiv+0x2d4>
 80012ae:	4bd4      	ldr	r3, [pc, #848]	; (8001600 <__aeabi_ddiv+0x378>)
 80012b0:	4298      	cmp	r0, r3
 80012b2:	d100      	bne.n	80012b6 <__aeabi_ddiv+0x2e>
 80012b4:	e172      	b.n	800159c <__aeabi_ddiv+0x314>
 80012b6:	0f6b      	lsrs	r3, r5, #29
 80012b8:	00e4      	lsls	r4, r4, #3
 80012ba:	431c      	orrs	r4, r3
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	041b      	lsls	r3, r3, #16
 80012c0:	4323      	orrs	r3, r4
 80012c2:	4698      	mov	r8, r3
 80012c4:	4bcf      	ldr	r3, [pc, #828]	; (8001604 <__aeabi_ddiv+0x37c>)
 80012c6:	00ed      	lsls	r5, r5, #3
 80012c8:	469b      	mov	fp, r3
 80012ca:	2300      	movs	r3, #0
 80012cc:	4699      	mov	r9, r3
 80012ce:	4483      	add	fp, r0
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	033c      	lsls	r4, r7, #12
 80012d4:	007b      	lsls	r3, r7, #1
 80012d6:	4650      	mov	r0, sl
 80012d8:	0b24      	lsrs	r4, r4, #12
 80012da:	0d5b      	lsrs	r3, r3, #21
 80012dc:	0fff      	lsrs	r7, r7, #31
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_ddiv+0x5c>
 80012e2:	e11f      	b.n	8001524 <__aeabi_ddiv+0x29c>
 80012e4:	4ac6      	ldr	r2, [pc, #792]	; (8001600 <__aeabi_ddiv+0x378>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d100      	bne.n	80012ec <__aeabi_ddiv+0x64>
 80012ea:	e162      	b.n	80015b2 <__aeabi_ddiv+0x32a>
 80012ec:	49c5      	ldr	r1, [pc, #788]	; (8001604 <__aeabi_ddiv+0x37c>)
 80012ee:	0f42      	lsrs	r2, r0, #29
 80012f0:	468c      	mov	ip, r1
 80012f2:	00e4      	lsls	r4, r4, #3
 80012f4:	4659      	mov	r1, fp
 80012f6:	4314      	orrs	r4, r2
 80012f8:	2280      	movs	r2, #128	; 0x80
 80012fa:	4463      	add	r3, ip
 80012fc:	0412      	lsls	r2, r2, #16
 80012fe:	1acb      	subs	r3, r1, r3
 8001300:	4314      	orrs	r4, r2
 8001302:	469b      	mov	fp, r3
 8001304:	00c2      	lsls	r2, r0, #3
 8001306:	2000      	movs	r0, #0
 8001308:	0033      	movs	r3, r6
 800130a:	407b      	eors	r3, r7
 800130c:	469a      	mov	sl, r3
 800130e:	464b      	mov	r3, r9
 8001310:	2b0f      	cmp	r3, #15
 8001312:	d827      	bhi.n	8001364 <__aeabi_ddiv+0xdc>
 8001314:	49bc      	ldr	r1, [pc, #752]	; (8001608 <__aeabi_ddiv+0x380>)
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	58cb      	ldr	r3, [r1, r3]
 800131a:	469f      	mov	pc, r3
 800131c:	46b2      	mov	sl, r6
 800131e:	9b00      	ldr	r3, [sp, #0]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d016      	beq.n	8001352 <__aeabi_ddiv+0xca>
 8001324:	2b03      	cmp	r3, #3
 8001326:	d100      	bne.n	800132a <__aeabi_ddiv+0xa2>
 8001328:	e28e      	b.n	8001848 <__aeabi_ddiv+0x5c0>
 800132a:	2b01      	cmp	r3, #1
 800132c:	d000      	beq.n	8001330 <__aeabi_ddiv+0xa8>
 800132e:	e0d9      	b.n	80014e4 <__aeabi_ddiv+0x25c>
 8001330:	2300      	movs	r3, #0
 8001332:	2400      	movs	r4, #0
 8001334:	2500      	movs	r5, #0
 8001336:	4652      	mov	r2, sl
 8001338:	051b      	lsls	r3, r3, #20
 800133a:	4323      	orrs	r3, r4
 800133c:	07d2      	lsls	r2, r2, #31
 800133e:	4313      	orrs	r3, r2
 8001340:	0028      	movs	r0, r5
 8001342:	0019      	movs	r1, r3
 8001344:	b005      	add	sp, #20
 8001346:	bcf0      	pop	{r4, r5, r6, r7}
 8001348:	46bb      	mov	fp, r7
 800134a:	46b2      	mov	sl, r6
 800134c:	46a9      	mov	r9, r5
 800134e:	46a0      	mov	r8, r4
 8001350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001352:	2400      	movs	r4, #0
 8001354:	2500      	movs	r5, #0
 8001356:	4baa      	ldr	r3, [pc, #680]	; (8001600 <__aeabi_ddiv+0x378>)
 8001358:	e7ed      	b.n	8001336 <__aeabi_ddiv+0xae>
 800135a:	46ba      	mov	sl, r7
 800135c:	46a0      	mov	r8, r4
 800135e:	0015      	movs	r5, r2
 8001360:	9000      	str	r0, [sp, #0]
 8001362:	e7dc      	b.n	800131e <__aeabi_ddiv+0x96>
 8001364:	4544      	cmp	r4, r8
 8001366:	d200      	bcs.n	800136a <__aeabi_ddiv+0xe2>
 8001368:	e1c7      	b.n	80016fa <__aeabi_ddiv+0x472>
 800136a:	d100      	bne.n	800136e <__aeabi_ddiv+0xe6>
 800136c:	e1c2      	b.n	80016f4 <__aeabi_ddiv+0x46c>
 800136e:	2301      	movs	r3, #1
 8001370:	425b      	negs	r3, r3
 8001372:	469c      	mov	ip, r3
 8001374:	002e      	movs	r6, r5
 8001376:	4640      	mov	r0, r8
 8001378:	2500      	movs	r5, #0
 800137a:	44e3      	add	fp, ip
 800137c:	0223      	lsls	r3, r4, #8
 800137e:	0e14      	lsrs	r4, r2, #24
 8001380:	431c      	orrs	r4, r3
 8001382:	0c1b      	lsrs	r3, r3, #16
 8001384:	4699      	mov	r9, r3
 8001386:	0423      	lsls	r3, r4, #16
 8001388:	0c1f      	lsrs	r7, r3, #16
 800138a:	0212      	lsls	r2, r2, #8
 800138c:	4649      	mov	r1, r9
 800138e:	9200      	str	r2, [sp, #0]
 8001390:	9701      	str	r7, [sp, #4]
 8001392:	f7fe ff57 	bl	8000244 <__aeabi_uidivmod>
 8001396:	0002      	movs	r2, r0
 8001398:	437a      	muls	r2, r7
 800139a:	040b      	lsls	r3, r1, #16
 800139c:	0c31      	lsrs	r1, r6, #16
 800139e:	4680      	mov	r8, r0
 80013a0:	4319      	orrs	r1, r3
 80013a2:	428a      	cmp	r2, r1
 80013a4:	d907      	bls.n	80013b6 <__aeabi_ddiv+0x12e>
 80013a6:	2301      	movs	r3, #1
 80013a8:	425b      	negs	r3, r3
 80013aa:	469c      	mov	ip, r3
 80013ac:	1909      	adds	r1, r1, r4
 80013ae:	44e0      	add	r8, ip
 80013b0:	428c      	cmp	r4, r1
 80013b2:	d800      	bhi.n	80013b6 <__aeabi_ddiv+0x12e>
 80013b4:	e207      	b.n	80017c6 <__aeabi_ddiv+0x53e>
 80013b6:	1a88      	subs	r0, r1, r2
 80013b8:	4649      	mov	r1, r9
 80013ba:	f7fe ff43 	bl	8000244 <__aeabi_uidivmod>
 80013be:	0409      	lsls	r1, r1, #16
 80013c0:	468c      	mov	ip, r1
 80013c2:	0431      	lsls	r1, r6, #16
 80013c4:	4666      	mov	r6, ip
 80013c6:	9a01      	ldr	r2, [sp, #4]
 80013c8:	0c09      	lsrs	r1, r1, #16
 80013ca:	4342      	muls	r2, r0
 80013cc:	0003      	movs	r3, r0
 80013ce:	4331      	orrs	r1, r6
 80013d0:	428a      	cmp	r2, r1
 80013d2:	d904      	bls.n	80013de <__aeabi_ddiv+0x156>
 80013d4:	1909      	adds	r1, r1, r4
 80013d6:	3b01      	subs	r3, #1
 80013d8:	428c      	cmp	r4, r1
 80013da:	d800      	bhi.n	80013de <__aeabi_ddiv+0x156>
 80013dc:	e1ed      	b.n	80017ba <__aeabi_ddiv+0x532>
 80013de:	1a88      	subs	r0, r1, r2
 80013e0:	4642      	mov	r2, r8
 80013e2:	0412      	lsls	r2, r2, #16
 80013e4:	431a      	orrs	r2, r3
 80013e6:	4690      	mov	r8, r2
 80013e8:	4641      	mov	r1, r8
 80013ea:	9b00      	ldr	r3, [sp, #0]
 80013ec:	040e      	lsls	r6, r1, #16
 80013ee:	0c1b      	lsrs	r3, r3, #16
 80013f0:	001f      	movs	r7, r3
 80013f2:	9302      	str	r3, [sp, #8]
 80013f4:	9b00      	ldr	r3, [sp, #0]
 80013f6:	0c36      	lsrs	r6, r6, #16
 80013f8:	041b      	lsls	r3, r3, #16
 80013fa:	0c19      	lsrs	r1, r3, #16
 80013fc:	000b      	movs	r3, r1
 80013fe:	4373      	muls	r3, r6
 8001400:	0c12      	lsrs	r2, r2, #16
 8001402:	437e      	muls	r6, r7
 8001404:	9103      	str	r1, [sp, #12]
 8001406:	4351      	muls	r1, r2
 8001408:	437a      	muls	r2, r7
 800140a:	0c1f      	lsrs	r7, r3, #16
 800140c:	46bc      	mov	ip, r7
 800140e:	1876      	adds	r6, r6, r1
 8001410:	4466      	add	r6, ip
 8001412:	42b1      	cmp	r1, r6
 8001414:	d903      	bls.n	800141e <__aeabi_ddiv+0x196>
 8001416:	2180      	movs	r1, #128	; 0x80
 8001418:	0249      	lsls	r1, r1, #9
 800141a:	468c      	mov	ip, r1
 800141c:	4462      	add	r2, ip
 800141e:	0c31      	lsrs	r1, r6, #16
 8001420:	188a      	adds	r2, r1, r2
 8001422:	0431      	lsls	r1, r6, #16
 8001424:	041e      	lsls	r6, r3, #16
 8001426:	0c36      	lsrs	r6, r6, #16
 8001428:	198e      	adds	r6, r1, r6
 800142a:	4290      	cmp	r0, r2
 800142c:	d302      	bcc.n	8001434 <__aeabi_ddiv+0x1ac>
 800142e:	d112      	bne.n	8001456 <__aeabi_ddiv+0x1ce>
 8001430:	42b5      	cmp	r5, r6
 8001432:	d210      	bcs.n	8001456 <__aeabi_ddiv+0x1ce>
 8001434:	4643      	mov	r3, r8
 8001436:	1e59      	subs	r1, r3, #1
 8001438:	9b00      	ldr	r3, [sp, #0]
 800143a:	469c      	mov	ip, r3
 800143c:	4465      	add	r5, ip
 800143e:	001f      	movs	r7, r3
 8001440:	429d      	cmp	r5, r3
 8001442:	419b      	sbcs	r3, r3
 8001444:	425b      	negs	r3, r3
 8001446:	191b      	adds	r3, r3, r4
 8001448:	18c0      	adds	r0, r0, r3
 800144a:	4284      	cmp	r4, r0
 800144c:	d200      	bcs.n	8001450 <__aeabi_ddiv+0x1c8>
 800144e:	e1a0      	b.n	8001792 <__aeabi_ddiv+0x50a>
 8001450:	d100      	bne.n	8001454 <__aeabi_ddiv+0x1cc>
 8001452:	e19b      	b.n	800178c <__aeabi_ddiv+0x504>
 8001454:	4688      	mov	r8, r1
 8001456:	1bae      	subs	r6, r5, r6
 8001458:	42b5      	cmp	r5, r6
 800145a:	41ad      	sbcs	r5, r5
 800145c:	1a80      	subs	r0, r0, r2
 800145e:	426d      	negs	r5, r5
 8001460:	1b40      	subs	r0, r0, r5
 8001462:	4284      	cmp	r4, r0
 8001464:	d100      	bne.n	8001468 <__aeabi_ddiv+0x1e0>
 8001466:	e1d5      	b.n	8001814 <__aeabi_ddiv+0x58c>
 8001468:	4649      	mov	r1, r9
 800146a:	f7fe feeb 	bl	8000244 <__aeabi_uidivmod>
 800146e:	9a01      	ldr	r2, [sp, #4]
 8001470:	040b      	lsls	r3, r1, #16
 8001472:	4342      	muls	r2, r0
 8001474:	0c31      	lsrs	r1, r6, #16
 8001476:	0005      	movs	r5, r0
 8001478:	4319      	orrs	r1, r3
 800147a:	428a      	cmp	r2, r1
 800147c:	d900      	bls.n	8001480 <__aeabi_ddiv+0x1f8>
 800147e:	e16c      	b.n	800175a <__aeabi_ddiv+0x4d2>
 8001480:	1a88      	subs	r0, r1, r2
 8001482:	4649      	mov	r1, r9
 8001484:	f7fe fede 	bl	8000244 <__aeabi_uidivmod>
 8001488:	9a01      	ldr	r2, [sp, #4]
 800148a:	0436      	lsls	r6, r6, #16
 800148c:	4342      	muls	r2, r0
 800148e:	0409      	lsls	r1, r1, #16
 8001490:	0c36      	lsrs	r6, r6, #16
 8001492:	0003      	movs	r3, r0
 8001494:	430e      	orrs	r6, r1
 8001496:	42b2      	cmp	r2, r6
 8001498:	d900      	bls.n	800149c <__aeabi_ddiv+0x214>
 800149a:	e153      	b.n	8001744 <__aeabi_ddiv+0x4bc>
 800149c:	9803      	ldr	r0, [sp, #12]
 800149e:	1ab6      	subs	r6, r6, r2
 80014a0:	0002      	movs	r2, r0
 80014a2:	042d      	lsls	r5, r5, #16
 80014a4:	431d      	orrs	r5, r3
 80014a6:	9f02      	ldr	r7, [sp, #8]
 80014a8:	042b      	lsls	r3, r5, #16
 80014aa:	0c1b      	lsrs	r3, r3, #16
 80014ac:	435a      	muls	r2, r3
 80014ae:	437b      	muls	r3, r7
 80014b0:	469c      	mov	ip, r3
 80014b2:	0c29      	lsrs	r1, r5, #16
 80014b4:	4348      	muls	r0, r1
 80014b6:	0c13      	lsrs	r3, r2, #16
 80014b8:	4484      	add	ip, r0
 80014ba:	4463      	add	r3, ip
 80014bc:	4379      	muls	r1, r7
 80014be:	4298      	cmp	r0, r3
 80014c0:	d903      	bls.n	80014ca <__aeabi_ddiv+0x242>
 80014c2:	2080      	movs	r0, #128	; 0x80
 80014c4:	0240      	lsls	r0, r0, #9
 80014c6:	4684      	mov	ip, r0
 80014c8:	4461      	add	r1, ip
 80014ca:	0c18      	lsrs	r0, r3, #16
 80014cc:	0412      	lsls	r2, r2, #16
 80014ce:	041b      	lsls	r3, r3, #16
 80014d0:	0c12      	lsrs	r2, r2, #16
 80014d2:	1841      	adds	r1, r0, r1
 80014d4:	189b      	adds	r3, r3, r2
 80014d6:	428e      	cmp	r6, r1
 80014d8:	d200      	bcs.n	80014dc <__aeabi_ddiv+0x254>
 80014da:	e0ff      	b.n	80016dc <__aeabi_ddiv+0x454>
 80014dc:	d100      	bne.n	80014e0 <__aeabi_ddiv+0x258>
 80014de:	e0fa      	b.n	80016d6 <__aeabi_ddiv+0x44e>
 80014e0:	2301      	movs	r3, #1
 80014e2:	431d      	orrs	r5, r3
 80014e4:	4a49      	ldr	r2, [pc, #292]	; (800160c <__aeabi_ddiv+0x384>)
 80014e6:	445a      	add	r2, fp
 80014e8:	2a00      	cmp	r2, #0
 80014ea:	dc00      	bgt.n	80014ee <__aeabi_ddiv+0x266>
 80014ec:	e0aa      	b.n	8001644 <__aeabi_ddiv+0x3bc>
 80014ee:	076b      	lsls	r3, r5, #29
 80014f0:	d000      	beq.n	80014f4 <__aeabi_ddiv+0x26c>
 80014f2:	e13d      	b.n	8001770 <__aeabi_ddiv+0x4e8>
 80014f4:	08ed      	lsrs	r5, r5, #3
 80014f6:	4643      	mov	r3, r8
 80014f8:	01db      	lsls	r3, r3, #7
 80014fa:	d506      	bpl.n	800150a <__aeabi_ddiv+0x282>
 80014fc:	4642      	mov	r2, r8
 80014fe:	4b44      	ldr	r3, [pc, #272]	; (8001610 <__aeabi_ddiv+0x388>)
 8001500:	401a      	ands	r2, r3
 8001502:	4690      	mov	r8, r2
 8001504:	2280      	movs	r2, #128	; 0x80
 8001506:	00d2      	lsls	r2, r2, #3
 8001508:	445a      	add	r2, fp
 800150a:	4b42      	ldr	r3, [pc, #264]	; (8001614 <__aeabi_ddiv+0x38c>)
 800150c:	429a      	cmp	r2, r3
 800150e:	dd00      	ble.n	8001512 <__aeabi_ddiv+0x28a>
 8001510:	e71f      	b.n	8001352 <__aeabi_ddiv+0xca>
 8001512:	4643      	mov	r3, r8
 8001514:	075b      	lsls	r3, r3, #29
 8001516:	431d      	orrs	r5, r3
 8001518:	4643      	mov	r3, r8
 800151a:	0552      	lsls	r2, r2, #21
 800151c:	025c      	lsls	r4, r3, #9
 800151e:	0b24      	lsrs	r4, r4, #12
 8001520:	0d53      	lsrs	r3, r2, #21
 8001522:	e708      	b.n	8001336 <__aeabi_ddiv+0xae>
 8001524:	4652      	mov	r2, sl
 8001526:	4322      	orrs	r2, r4
 8001528:	d100      	bne.n	800152c <__aeabi_ddiv+0x2a4>
 800152a:	e07b      	b.n	8001624 <__aeabi_ddiv+0x39c>
 800152c:	2c00      	cmp	r4, #0
 800152e:	d100      	bne.n	8001532 <__aeabi_ddiv+0x2aa>
 8001530:	e0fa      	b.n	8001728 <__aeabi_ddiv+0x4a0>
 8001532:	0020      	movs	r0, r4
 8001534:	f001 fa22 	bl	800297c <__clzsi2>
 8001538:	0002      	movs	r2, r0
 800153a:	3a0b      	subs	r2, #11
 800153c:	231d      	movs	r3, #29
 800153e:	0001      	movs	r1, r0
 8001540:	1a9b      	subs	r3, r3, r2
 8001542:	4652      	mov	r2, sl
 8001544:	3908      	subs	r1, #8
 8001546:	40da      	lsrs	r2, r3
 8001548:	408c      	lsls	r4, r1
 800154a:	4314      	orrs	r4, r2
 800154c:	4652      	mov	r2, sl
 800154e:	408a      	lsls	r2, r1
 8001550:	4b31      	ldr	r3, [pc, #196]	; (8001618 <__aeabi_ddiv+0x390>)
 8001552:	4458      	add	r0, fp
 8001554:	469b      	mov	fp, r3
 8001556:	4483      	add	fp, r0
 8001558:	2000      	movs	r0, #0
 800155a:	e6d5      	b.n	8001308 <__aeabi_ddiv+0x80>
 800155c:	464b      	mov	r3, r9
 800155e:	4323      	orrs	r3, r4
 8001560:	4698      	mov	r8, r3
 8001562:	d044      	beq.n	80015ee <__aeabi_ddiv+0x366>
 8001564:	2c00      	cmp	r4, #0
 8001566:	d100      	bne.n	800156a <__aeabi_ddiv+0x2e2>
 8001568:	e0ce      	b.n	8001708 <__aeabi_ddiv+0x480>
 800156a:	0020      	movs	r0, r4
 800156c:	f001 fa06 	bl	800297c <__clzsi2>
 8001570:	0001      	movs	r1, r0
 8001572:	0002      	movs	r2, r0
 8001574:	390b      	subs	r1, #11
 8001576:	231d      	movs	r3, #29
 8001578:	1a5b      	subs	r3, r3, r1
 800157a:	4649      	mov	r1, r9
 800157c:	0010      	movs	r0, r2
 800157e:	40d9      	lsrs	r1, r3
 8001580:	3808      	subs	r0, #8
 8001582:	4084      	lsls	r4, r0
 8001584:	000b      	movs	r3, r1
 8001586:	464d      	mov	r5, r9
 8001588:	4323      	orrs	r3, r4
 800158a:	4698      	mov	r8, r3
 800158c:	4085      	lsls	r5, r0
 800158e:	4823      	ldr	r0, [pc, #140]	; (800161c <__aeabi_ddiv+0x394>)
 8001590:	1a83      	subs	r3, r0, r2
 8001592:	469b      	mov	fp, r3
 8001594:	2300      	movs	r3, #0
 8001596:	4699      	mov	r9, r3
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	e69a      	b.n	80012d2 <__aeabi_ddiv+0x4a>
 800159c:	464b      	mov	r3, r9
 800159e:	4323      	orrs	r3, r4
 80015a0:	4698      	mov	r8, r3
 80015a2:	d11d      	bne.n	80015e0 <__aeabi_ddiv+0x358>
 80015a4:	2308      	movs	r3, #8
 80015a6:	4699      	mov	r9, r3
 80015a8:	3b06      	subs	r3, #6
 80015aa:	2500      	movs	r5, #0
 80015ac:	4683      	mov	fp, r0
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	e68f      	b.n	80012d2 <__aeabi_ddiv+0x4a>
 80015b2:	4652      	mov	r2, sl
 80015b4:	4322      	orrs	r2, r4
 80015b6:	d109      	bne.n	80015cc <__aeabi_ddiv+0x344>
 80015b8:	2302      	movs	r3, #2
 80015ba:	4649      	mov	r1, r9
 80015bc:	4319      	orrs	r1, r3
 80015be:	4b18      	ldr	r3, [pc, #96]	; (8001620 <__aeabi_ddiv+0x398>)
 80015c0:	4689      	mov	r9, r1
 80015c2:	469c      	mov	ip, r3
 80015c4:	2400      	movs	r4, #0
 80015c6:	2002      	movs	r0, #2
 80015c8:	44e3      	add	fp, ip
 80015ca:	e69d      	b.n	8001308 <__aeabi_ddiv+0x80>
 80015cc:	2303      	movs	r3, #3
 80015ce:	464a      	mov	r2, r9
 80015d0:	431a      	orrs	r2, r3
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <__aeabi_ddiv+0x398>)
 80015d4:	4691      	mov	r9, r2
 80015d6:	469c      	mov	ip, r3
 80015d8:	4652      	mov	r2, sl
 80015da:	2003      	movs	r0, #3
 80015dc:	44e3      	add	fp, ip
 80015de:	e693      	b.n	8001308 <__aeabi_ddiv+0x80>
 80015e0:	230c      	movs	r3, #12
 80015e2:	4699      	mov	r9, r3
 80015e4:	3b09      	subs	r3, #9
 80015e6:	46a0      	mov	r8, r4
 80015e8:	4683      	mov	fp, r0
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	e671      	b.n	80012d2 <__aeabi_ddiv+0x4a>
 80015ee:	2304      	movs	r3, #4
 80015f0:	4699      	mov	r9, r3
 80015f2:	2300      	movs	r3, #0
 80015f4:	469b      	mov	fp, r3
 80015f6:	3301      	adds	r3, #1
 80015f8:	2500      	movs	r5, #0
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	e669      	b.n	80012d2 <__aeabi_ddiv+0x4a>
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	000007ff 	.word	0x000007ff
 8001604:	fffffc01 	.word	0xfffffc01
 8001608:	0800f164 	.word	0x0800f164
 800160c:	000003ff 	.word	0x000003ff
 8001610:	feffffff 	.word	0xfeffffff
 8001614:	000007fe 	.word	0x000007fe
 8001618:	000003f3 	.word	0x000003f3
 800161c:	fffffc0d 	.word	0xfffffc0d
 8001620:	fffff801 	.word	0xfffff801
 8001624:	4649      	mov	r1, r9
 8001626:	2301      	movs	r3, #1
 8001628:	4319      	orrs	r1, r3
 800162a:	4689      	mov	r9, r1
 800162c:	2400      	movs	r4, #0
 800162e:	2001      	movs	r0, #1
 8001630:	e66a      	b.n	8001308 <__aeabi_ddiv+0x80>
 8001632:	2300      	movs	r3, #0
 8001634:	2480      	movs	r4, #128	; 0x80
 8001636:	469a      	mov	sl, r3
 8001638:	2500      	movs	r5, #0
 800163a:	4b8a      	ldr	r3, [pc, #552]	; (8001864 <__aeabi_ddiv+0x5dc>)
 800163c:	0324      	lsls	r4, r4, #12
 800163e:	e67a      	b.n	8001336 <__aeabi_ddiv+0xae>
 8001640:	2501      	movs	r5, #1
 8001642:	426d      	negs	r5, r5
 8001644:	2301      	movs	r3, #1
 8001646:	1a9b      	subs	r3, r3, r2
 8001648:	2b38      	cmp	r3, #56	; 0x38
 800164a:	dd00      	ble.n	800164e <__aeabi_ddiv+0x3c6>
 800164c:	e670      	b.n	8001330 <__aeabi_ddiv+0xa8>
 800164e:	2b1f      	cmp	r3, #31
 8001650:	dc00      	bgt.n	8001654 <__aeabi_ddiv+0x3cc>
 8001652:	e0bf      	b.n	80017d4 <__aeabi_ddiv+0x54c>
 8001654:	211f      	movs	r1, #31
 8001656:	4249      	negs	r1, r1
 8001658:	1a8a      	subs	r2, r1, r2
 800165a:	4641      	mov	r1, r8
 800165c:	40d1      	lsrs	r1, r2
 800165e:	000a      	movs	r2, r1
 8001660:	2b20      	cmp	r3, #32
 8001662:	d004      	beq.n	800166e <__aeabi_ddiv+0x3e6>
 8001664:	4641      	mov	r1, r8
 8001666:	4b80      	ldr	r3, [pc, #512]	; (8001868 <__aeabi_ddiv+0x5e0>)
 8001668:	445b      	add	r3, fp
 800166a:	4099      	lsls	r1, r3
 800166c:	430d      	orrs	r5, r1
 800166e:	1e6b      	subs	r3, r5, #1
 8001670:	419d      	sbcs	r5, r3
 8001672:	2307      	movs	r3, #7
 8001674:	432a      	orrs	r2, r5
 8001676:	001d      	movs	r5, r3
 8001678:	2400      	movs	r4, #0
 800167a:	4015      	ands	r5, r2
 800167c:	4213      	tst	r3, r2
 800167e:	d100      	bne.n	8001682 <__aeabi_ddiv+0x3fa>
 8001680:	e0d4      	b.n	800182c <__aeabi_ddiv+0x5a4>
 8001682:	210f      	movs	r1, #15
 8001684:	2300      	movs	r3, #0
 8001686:	4011      	ands	r1, r2
 8001688:	2904      	cmp	r1, #4
 800168a:	d100      	bne.n	800168e <__aeabi_ddiv+0x406>
 800168c:	e0cb      	b.n	8001826 <__aeabi_ddiv+0x59e>
 800168e:	1d11      	adds	r1, r2, #4
 8001690:	4291      	cmp	r1, r2
 8001692:	4192      	sbcs	r2, r2
 8001694:	4252      	negs	r2, r2
 8001696:	189b      	adds	r3, r3, r2
 8001698:	000a      	movs	r2, r1
 800169a:	0219      	lsls	r1, r3, #8
 800169c:	d400      	bmi.n	80016a0 <__aeabi_ddiv+0x418>
 800169e:	e0c2      	b.n	8001826 <__aeabi_ddiv+0x59e>
 80016a0:	2301      	movs	r3, #1
 80016a2:	2400      	movs	r4, #0
 80016a4:	2500      	movs	r5, #0
 80016a6:	e646      	b.n	8001336 <__aeabi_ddiv+0xae>
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	4641      	mov	r1, r8
 80016ac:	031b      	lsls	r3, r3, #12
 80016ae:	4219      	tst	r1, r3
 80016b0:	d008      	beq.n	80016c4 <__aeabi_ddiv+0x43c>
 80016b2:	421c      	tst	r4, r3
 80016b4:	d106      	bne.n	80016c4 <__aeabi_ddiv+0x43c>
 80016b6:	431c      	orrs	r4, r3
 80016b8:	0324      	lsls	r4, r4, #12
 80016ba:	46ba      	mov	sl, r7
 80016bc:	0015      	movs	r5, r2
 80016be:	4b69      	ldr	r3, [pc, #420]	; (8001864 <__aeabi_ddiv+0x5dc>)
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	e638      	b.n	8001336 <__aeabi_ddiv+0xae>
 80016c4:	2480      	movs	r4, #128	; 0x80
 80016c6:	4643      	mov	r3, r8
 80016c8:	0324      	lsls	r4, r4, #12
 80016ca:	431c      	orrs	r4, r3
 80016cc:	0324      	lsls	r4, r4, #12
 80016ce:	46b2      	mov	sl, r6
 80016d0:	4b64      	ldr	r3, [pc, #400]	; (8001864 <__aeabi_ddiv+0x5dc>)
 80016d2:	0b24      	lsrs	r4, r4, #12
 80016d4:	e62f      	b.n	8001336 <__aeabi_ddiv+0xae>
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_ddiv+0x454>
 80016da:	e703      	b.n	80014e4 <__aeabi_ddiv+0x25c>
 80016dc:	19a6      	adds	r6, r4, r6
 80016de:	1e68      	subs	r0, r5, #1
 80016e0:	42a6      	cmp	r6, r4
 80016e2:	d200      	bcs.n	80016e6 <__aeabi_ddiv+0x45e>
 80016e4:	e08d      	b.n	8001802 <__aeabi_ddiv+0x57a>
 80016e6:	428e      	cmp	r6, r1
 80016e8:	d200      	bcs.n	80016ec <__aeabi_ddiv+0x464>
 80016ea:	e0a3      	b.n	8001834 <__aeabi_ddiv+0x5ac>
 80016ec:	d100      	bne.n	80016f0 <__aeabi_ddiv+0x468>
 80016ee:	e0b3      	b.n	8001858 <__aeabi_ddiv+0x5d0>
 80016f0:	0005      	movs	r5, r0
 80016f2:	e6f5      	b.n	80014e0 <__aeabi_ddiv+0x258>
 80016f4:	42aa      	cmp	r2, r5
 80016f6:	d900      	bls.n	80016fa <__aeabi_ddiv+0x472>
 80016f8:	e639      	b.n	800136e <__aeabi_ddiv+0xe6>
 80016fa:	4643      	mov	r3, r8
 80016fc:	07de      	lsls	r6, r3, #31
 80016fe:	0858      	lsrs	r0, r3, #1
 8001700:	086b      	lsrs	r3, r5, #1
 8001702:	431e      	orrs	r6, r3
 8001704:	07ed      	lsls	r5, r5, #31
 8001706:	e639      	b.n	800137c <__aeabi_ddiv+0xf4>
 8001708:	4648      	mov	r0, r9
 800170a:	f001 f937 	bl	800297c <__clzsi2>
 800170e:	0001      	movs	r1, r0
 8001710:	0002      	movs	r2, r0
 8001712:	3115      	adds	r1, #21
 8001714:	3220      	adds	r2, #32
 8001716:	291c      	cmp	r1, #28
 8001718:	dc00      	bgt.n	800171c <__aeabi_ddiv+0x494>
 800171a:	e72c      	b.n	8001576 <__aeabi_ddiv+0x2ee>
 800171c:	464b      	mov	r3, r9
 800171e:	3808      	subs	r0, #8
 8001720:	4083      	lsls	r3, r0
 8001722:	2500      	movs	r5, #0
 8001724:	4698      	mov	r8, r3
 8001726:	e732      	b.n	800158e <__aeabi_ddiv+0x306>
 8001728:	f001 f928 	bl	800297c <__clzsi2>
 800172c:	0003      	movs	r3, r0
 800172e:	001a      	movs	r2, r3
 8001730:	3215      	adds	r2, #21
 8001732:	3020      	adds	r0, #32
 8001734:	2a1c      	cmp	r2, #28
 8001736:	dc00      	bgt.n	800173a <__aeabi_ddiv+0x4b2>
 8001738:	e700      	b.n	800153c <__aeabi_ddiv+0x2b4>
 800173a:	4654      	mov	r4, sl
 800173c:	3b08      	subs	r3, #8
 800173e:	2200      	movs	r2, #0
 8001740:	409c      	lsls	r4, r3
 8001742:	e705      	b.n	8001550 <__aeabi_ddiv+0x2c8>
 8001744:	1936      	adds	r6, r6, r4
 8001746:	3b01      	subs	r3, #1
 8001748:	42b4      	cmp	r4, r6
 800174a:	d900      	bls.n	800174e <__aeabi_ddiv+0x4c6>
 800174c:	e6a6      	b.n	800149c <__aeabi_ddiv+0x214>
 800174e:	42b2      	cmp	r2, r6
 8001750:	d800      	bhi.n	8001754 <__aeabi_ddiv+0x4cc>
 8001752:	e6a3      	b.n	800149c <__aeabi_ddiv+0x214>
 8001754:	1e83      	subs	r3, r0, #2
 8001756:	1936      	adds	r6, r6, r4
 8001758:	e6a0      	b.n	800149c <__aeabi_ddiv+0x214>
 800175a:	1909      	adds	r1, r1, r4
 800175c:	3d01      	subs	r5, #1
 800175e:	428c      	cmp	r4, r1
 8001760:	d900      	bls.n	8001764 <__aeabi_ddiv+0x4dc>
 8001762:	e68d      	b.n	8001480 <__aeabi_ddiv+0x1f8>
 8001764:	428a      	cmp	r2, r1
 8001766:	d800      	bhi.n	800176a <__aeabi_ddiv+0x4e2>
 8001768:	e68a      	b.n	8001480 <__aeabi_ddiv+0x1f8>
 800176a:	1e85      	subs	r5, r0, #2
 800176c:	1909      	adds	r1, r1, r4
 800176e:	e687      	b.n	8001480 <__aeabi_ddiv+0x1f8>
 8001770:	230f      	movs	r3, #15
 8001772:	402b      	ands	r3, r5
 8001774:	2b04      	cmp	r3, #4
 8001776:	d100      	bne.n	800177a <__aeabi_ddiv+0x4f2>
 8001778:	e6bc      	b.n	80014f4 <__aeabi_ddiv+0x26c>
 800177a:	2305      	movs	r3, #5
 800177c:	425b      	negs	r3, r3
 800177e:	42ab      	cmp	r3, r5
 8001780:	419b      	sbcs	r3, r3
 8001782:	3504      	adds	r5, #4
 8001784:	425b      	negs	r3, r3
 8001786:	08ed      	lsrs	r5, r5, #3
 8001788:	4498      	add	r8, r3
 800178a:	e6b4      	b.n	80014f6 <__aeabi_ddiv+0x26e>
 800178c:	42af      	cmp	r7, r5
 800178e:	d900      	bls.n	8001792 <__aeabi_ddiv+0x50a>
 8001790:	e660      	b.n	8001454 <__aeabi_ddiv+0x1cc>
 8001792:	4282      	cmp	r2, r0
 8001794:	d804      	bhi.n	80017a0 <__aeabi_ddiv+0x518>
 8001796:	d000      	beq.n	800179a <__aeabi_ddiv+0x512>
 8001798:	e65c      	b.n	8001454 <__aeabi_ddiv+0x1cc>
 800179a:	42ae      	cmp	r6, r5
 800179c:	d800      	bhi.n	80017a0 <__aeabi_ddiv+0x518>
 800179e:	e659      	b.n	8001454 <__aeabi_ddiv+0x1cc>
 80017a0:	2302      	movs	r3, #2
 80017a2:	425b      	negs	r3, r3
 80017a4:	469c      	mov	ip, r3
 80017a6:	9b00      	ldr	r3, [sp, #0]
 80017a8:	44e0      	add	r8, ip
 80017aa:	469c      	mov	ip, r3
 80017ac:	4465      	add	r5, ip
 80017ae:	429d      	cmp	r5, r3
 80017b0:	419b      	sbcs	r3, r3
 80017b2:	425b      	negs	r3, r3
 80017b4:	191b      	adds	r3, r3, r4
 80017b6:	18c0      	adds	r0, r0, r3
 80017b8:	e64d      	b.n	8001456 <__aeabi_ddiv+0x1ce>
 80017ba:	428a      	cmp	r2, r1
 80017bc:	d800      	bhi.n	80017c0 <__aeabi_ddiv+0x538>
 80017be:	e60e      	b.n	80013de <__aeabi_ddiv+0x156>
 80017c0:	1e83      	subs	r3, r0, #2
 80017c2:	1909      	adds	r1, r1, r4
 80017c4:	e60b      	b.n	80013de <__aeabi_ddiv+0x156>
 80017c6:	428a      	cmp	r2, r1
 80017c8:	d800      	bhi.n	80017cc <__aeabi_ddiv+0x544>
 80017ca:	e5f4      	b.n	80013b6 <__aeabi_ddiv+0x12e>
 80017cc:	1e83      	subs	r3, r0, #2
 80017ce:	4698      	mov	r8, r3
 80017d0:	1909      	adds	r1, r1, r4
 80017d2:	e5f0      	b.n	80013b6 <__aeabi_ddiv+0x12e>
 80017d4:	4925      	ldr	r1, [pc, #148]	; (800186c <__aeabi_ddiv+0x5e4>)
 80017d6:	0028      	movs	r0, r5
 80017d8:	4459      	add	r1, fp
 80017da:	408d      	lsls	r5, r1
 80017dc:	4642      	mov	r2, r8
 80017de:	408a      	lsls	r2, r1
 80017e0:	1e69      	subs	r1, r5, #1
 80017e2:	418d      	sbcs	r5, r1
 80017e4:	4641      	mov	r1, r8
 80017e6:	40d8      	lsrs	r0, r3
 80017e8:	40d9      	lsrs	r1, r3
 80017ea:	4302      	orrs	r2, r0
 80017ec:	432a      	orrs	r2, r5
 80017ee:	000b      	movs	r3, r1
 80017f0:	0751      	lsls	r1, r2, #29
 80017f2:	d100      	bne.n	80017f6 <__aeabi_ddiv+0x56e>
 80017f4:	e751      	b.n	800169a <__aeabi_ddiv+0x412>
 80017f6:	210f      	movs	r1, #15
 80017f8:	4011      	ands	r1, r2
 80017fa:	2904      	cmp	r1, #4
 80017fc:	d000      	beq.n	8001800 <__aeabi_ddiv+0x578>
 80017fe:	e746      	b.n	800168e <__aeabi_ddiv+0x406>
 8001800:	e74b      	b.n	800169a <__aeabi_ddiv+0x412>
 8001802:	0005      	movs	r5, r0
 8001804:	428e      	cmp	r6, r1
 8001806:	d000      	beq.n	800180a <__aeabi_ddiv+0x582>
 8001808:	e66a      	b.n	80014e0 <__aeabi_ddiv+0x258>
 800180a:	9a00      	ldr	r2, [sp, #0]
 800180c:	4293      	cmp	r3, r2
 800180e:	d000      	beq.n	8001812 <__aeabi_ddiv+0x58a>
 8001810:	e666      	b.n	80014e0 <__aeabi_ddiv+0x258>
 8001812:	e667      	b.n	80014e4 <__aeabi_ddiv+0x25c>
 8001814:	4a16      	ldr	r2, [pc, #88]	; (8001870 <__aeabi_ddiv+0x5e8>)
 8001816:	445a      	add	r2, fp
 8001818:	2a00      	cmp	r2, #0
 800181a:	dc00      	bgt.n	800181e <__aeabi_ddiv+0x596>
 800181c:	e710      	b.n	8001640 <__aeabi_ddiv+0x3b8>
 800181e:	2301      	movs	r3, #1
 8001820:	2500      	movs	r5, #0
 8001822:	4498      	add	r8, r3
 8001824:	e667      	b.n	80014f6 <__aeabi_ddiv+0x26e>
 8001826:	075d      	lsls	r5, r3, #29
 8001828:	025b      	lsls	r3, r3, #9
 800182a:	0b1c      	lsrs	r4, r3, #12
 800182c:	08d2      	lsrs	r2, r2, #3
 800182e:	2300      	movs	r3, #0
 8001830:	4315      	orrs	r5, r2
 8001832:	e580      	b.n	8001336 <__aeabi_ddiv+0xae>
 8001834:	9800      	ldr	r0, [sp, #0]
 8001836:	3d02      	subs	r5, #2
 8001838:	0042      	lsls	r2, r0, #1
 800183a:	4282      	cmp	r2, r0
 800183c:	41bf      	sbcs	r7, r7
 800183e:	427f      	negs	r7, r7
 8001840:	193c      	adds	r4, r7, r4
 8001842:	1936      	adds	r6, r6, r4
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	e7dd      	b.n	8001804 <__aeabi_ddiv+0x57c>
 8001848:	2480      	movs	r4, #128	; 0x80
 800184a:	4643      	mov	r3, r8
 800184c:	0324      	lsls	r4, r4, #12
 800184e:	431c      	orrs	r4, r3
 8001850:	0324      	lsls	r4, r4, #12
 8001852:	4b04      	ldr	r3, [pc, #16]	; (8001864 <__aeabi_ddiv+0x5dc>)
 8001854:	0b24      	lsrs	r4, r4, #12
 8001856:	e56e      	b.n	8001336 <__aeabi_ddiv+0xae>
 8001858:	9a00      	ldr	r2, [sp, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	d3ea      	bcc.n	8001834 <__aeabi_ddiv+0x5ac>
 800185e:	0005      	movs	r5, r0
 8001860:	e7d3      	b.n	800180a <__aeabi_ddiv+0x582>
 8001862:	46c0      	nop			; (mov r8, r8)
 8001864:	000007ff 	.word	0x000007ff
 8001868:	0000043e 	.word	0x0000043e
 800186c:	0000041e 	.word	0x0000041e
 8001870:	000003ff 	.word	0x000003ff

08001874 <__eqdf2>:
 8001874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001876:	464e      	mov	r6, r9
 8001878:	4645      	mov	r5, r8
 800187a:	46de      	mov	lr, fp
 800187c:	4657      	mov	r7, sl
 800187e:	4690      	mov	r8, r2
 8001880:	b5e0      	push	{r5, r6, r7, lr}
 8001882:	0017      	movs	r7, r2
 8001884:	031a      	lsls	r2, r3, #12
 8001886:	0b12      	lsrs	r2, r2, #12
 8001888:	0005      	movs	r5, r0
 800188a:	4684      	mov	ip, r0
 800188c:	4819      	ldr	r0, [pc, #100]	; (80018f4 <__eqdf2+0x80>)
 800188e:	030e      	lsls	r6, r1, #12
 8001890:	004c      	lsls	r4, r1, #1
 8001892:	4691      	mov	r9, r2
 8001894:	005a      	lsls	r2, r3, #1
 8001896:	0fdb      	lsrs	r3, r3, #31
 8001898:	469b      	mov	fp, r3
 800189a:	0b36      	lsrs	r6, r6, #12
 800189c:	0d64      	lsrs	r4, r4, #21
 800189e:	0fc9      	lsrs	r1, r1, #31
 80018a0:	0d52      	lsrs	r2, r2, #21
 80018a2:	4284      	cmp	r4, r0
 80018a4:	d019      	beq.n	80018da <__eqdf2+0x66>
 80018a6:	4282      	cmp	r2, r0
 80018a8:	d010      	beq.n	80018cc <__eqdf2+0x58>
 80018aa:	2001      	movs	r0, #1
 80018ac:	4294      	cmp	r4, r2
 80018ae:	d10e      	bne.n	80018ce <__eqdf2+0x5a>
 80018b0:	454e      	cmp	r6, r9
 80018b2:	d10c      	bne.n	80018ce <__eqdf2+0x5a>
 80018b4:	2001      	movs	r0, #1
 80018b6:	45c4      	cmp	ip, r8
 80018b8:	d109      	bne.n	80018ce <__eqdf2+0x5a>
 80018ba:	4559      	cmp	r1, fp
 80018bc:	d017      	beq.n	80018ee <__eqdf2+0x7a>
 80018be:	2c00      	cmp	r4, #0
 80018c0:	d105      	bne.n	80018ce <__eqdf2+0x5a>
 80018c2:	0030      	movs	r0, r6
 80018c4:	4328      	orrs	r0, r5
 80018c6:	1e43      	subs	r3, r0, #1
 80018c8:	4198      	sbcs	r0, r3
 80018ca:	e000      	b.n	80018ce <__eqdf2+0x5a>
 80018cc:	2001      	movs	r0, #1
 80018ce:	bcf0      	pop	{r4, r5, r6, r7}
 80018d0:	46bb      	mov	fp, r7
 80018d2:	46b2      	mov	sl, r6
 80018d4:	46a9      	mov	r9, r5
 80018d6:	46a0      	mov	r8, r4
 80018d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018da:	0033      	movs	r3, r6
 80018dc:	2001      	movs	r0, #1
 80018de:	432b      	orrs	r3, r5
 80018e0:	d1f5      	bne.n	80018ce <__eqdf2+0x5a>
 80018e2:	42a2      	cmp	r2, r4
 80018e4:	d1f3      	bne.n	80018ce <__eqdf2+0x5a>
 80018e6:	464b      	mov	r3, r9
 80018e8:	433b      	orrs	r3, r7
 80018ea:	d1f0      	bne.n	80018ce <__eqdf2+0x5a>
 80018ec:	e7e2      	b.n	80018b4 <__eqdf2+0x40>
 80018ee:	2000      	movs	r0, #0
 80018f0:	e7ed      	b.n	80018ce <__eqdf2+0x5a>
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	000007ff 	.word	0x000007ff

080018f8 <__gedf2>:
 80018f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fa:	4647      	mov	r7, r8
 80018fc:	46ce      	mov	lr, r9
 80018fe:	0004      	movs	r4, r0
 8001900:	0018      	movs	r0, r3
 8001902:	0016      	movs	r6, r2
 8001904:	031b      	lsls	r3, r3, #12
 8001906:	0b1b      	lsrs	r3, r3, #12
 8001908:	4d2d      	ldr	r5, [pc, #180]	; (80019c0 <__gedf2+0xc8>)
 800190a:	004a      	lsls	r2, r1, #1
 800190c:	4699      	mov	r9, r3
 800190e:	b580      	push	{r7, lr}
 8001910:	0043      	lsls	r3, r0, #1
 8001912:	030f      	lsls	r7, r1, #12
 8001914:	46a4      	mov	ip, r4
 8001916:	46b0      	mov	r8, r6
 8001918:	0b3f      	lsrs	r7, r7, #12
 800191a:	0d52      	lsrs	r2, r2, #21
 800191c:	0fc9      	lsrs	r1, r1, #31
 800191e:	0d5b      	lsrs	r3, r3, #21
 8001920:	0fc0      	lsrs	r0, r0, #31
 8001922:	42aa      	cmp	r2, r5
 8001924:	d021      	beq.n	800196a <__gedf2+0x72>
 8001926:	42ab      	cmp	r3, r5
 8001928:	d013      	beq.n	8001952 <__gedf2+0x5a>
 800192a:	2a00      	cmp	r2, #0
 800192c:	d122      	bne.n	8001974 <__gedf2+0x7c>
 800192e:	433c      	orrs	r4, r7
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <__gedf2+0x42>
 8001934:	464d      	mov	r5, r9
 8001936:	432e      	orrs	r6, r5
 8001938:	d022      	beq.n	8001980 <__gedf2+0x88>
 800193a:	2c00      	cmp	r4, #0
 800193c:	d010      	beq.n	8001960 <__gedf2+0x68>
 800193e:	4281      	cmp	r1, r0
 8001940:	d022      	beq.n	8001988 <__gedf2+0x90>
 8001942:	2002      	movs	r0, #2
 8001944:	3901      	subs	r1, #1
 8001946:	4008      	ands	r0, r1
 8001948:	3801      	subs	r0, #1
 800194a:	bcc0      	pop	{r6, r7}
 800194c:	46b9      	mov	r9, r7
 800194e:	46b0      	mov	r8, r6
 8001950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001952:	464d      	mov	r5, r9
 8001954:	432e      	orrs	r6, r5
 8001956:	d129      	bne.n	80019ac <__gedf2+0xb4>
 8001958:	2a00      	cmp	r2, #0
 800195a:	d1f0      	bne.n	800193e <__gedf2+0x46>
 800195c:	433c      	orrs	r4, r7
 800195e:	d1ee      	bne.n	800193e <__gedf2+0x46>
 8001960:	2800      	cmp	r0, #0
 8001962:	d1f2      	bne.n	800194a <__gedf2+0x52>
 8001964:	2001      	movs	r0, #1
 8001966:	4240      	negs	r0, r0
 8001968:	e7ef      	b.n	800194a <__gedf2+0x52>
 800196a:	003d      	movs	r5, r7
 800196c:	4325      	orrs	r5, r4
 800196e:	d11d      	bne.n	80019ac <__gedf2+0xb4>
 8001970:	4293      	cmp	r3, r2
 8001972:	d0ee      	beq.n	8001952 <__gedf2+0x5a>
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1e2      	bne.n	800193e <__gedf2+0x46>
 8001978:	464c      	mov	r4, r9
 800197a:	4326      	orrs	r6, r4
 800197c:	d1df      	bne.n	800193e <__gedf2+0x46>
 800197e:	e7e0      	b.n	8001942 <__gedf2+0x4a>
 8001980:	2000      	movs	r0, #0
 8001982:	2c00      	cmp	r4, #0
 8001984:	d0e1      	beq.n	800194a <__gedf2+0x52>
 8001986:	e7dc      	b.n	8001942 <__gedf2+0x4a>
 8001988:	429a      	cmp	r2, r3
 800198a:	dc0a      	bgt.n	80019a2 <__gedf2+0xaa>
 800198c:	dbe8      	blt.n	8001960 <__gedf2+0x68>
 800198e:	454f      	cmp	r7, r9
 8001990:	d8d7      	bhi.n	8001942 <__gedf2+0x4a>
 8001992:	d00e      	beq.n	80019b2 <__gedf2+0xba>
 8001994:	2000      	movs	r0, #0
 8001996:	454f      	cmp	r7, r9
 8001998:	d2d7      	bcs.n	800194a <__gedf2+0x52>
 800199a:	2900      	cmp	r1, #0
 800199c:	d0e2      	beq.n	8001964 <__gedf2+0x6c>
 800199e:	0008      	movs	r0, r1
 80019a0:	e7d3      	b.n	800194a <__gedf2+0x52>
 80019a2:	4243      	negs	r3, r0
 80019a4:	4158      	adcs	r0, r3
 80019a6:	0040      	lsls	r0, r0, #1
 80019a8:	3801      	subs	r0, #1
 80019aa:	e7ce      	b.n	800194a <__gedf2+0x52>
 80019ac:	2002      	movs	r0, #2
 80019ae:	4240      	negs	r0, r0
 80019b0:	e7cb      	b.n	800194a <__gedf2+0x52>
 80019b2:	45c4      	cmp	ip, r8
 80019b4:	d8c5      	bhi.n	8001942 <__gedf2+0x4a>
 80019b6:	2000      	movs	r0, #0
 80019b8:	45c4      	cmp	ip, r8
 80019ba:	d2c6      	bcs.n	800194a <__gedf2+0x52>
 80019bc:	e7ed      	b.n	800199a <__gedf2+0xa2>
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	000007ff 	.word	0x000007ff

080019c4 <__ledf2>:
 80019c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c6:	4647      	mov	r7, r8
 80019c8:	46ce      	mov	lr, r9
 80019ca:	0004      	movs	r4, r0
 80019cc:	0018      	movs	r0, r3
 80019ce:	0016      	movs	r6, r2
 80019d0:	031b      	lsls	r3, r3, #12
 80019d2:	0b1b      	lsrs	r3, r3, #12
 80019d4:	4d2c      	ldr	r5, [pc, #176]	; (8001a88 <__ledf2+0xc4>)
 80019d6:	004a      	lsls	r2, r1, #1
 80019d8:	4699      	mov	r9, r3
 80019da:	b580      	push	{r7, lr}
 80019dc:	0043      	lsls	r3, r0, #1
 80019de:	030f      	lsls	r7, r1, #12
 80019e0:	46a4      	mov	ip, r4
 80019e2:	46b0      	mov	r8, r6
 80019e4:	0b3f      	lsrs	r7, r7, #12
 80019e6:	0d52      	lsrs	r2, r2, #21
 80019e8:	0fc9      	lsrs	r1, r1, #31
 80019ea:	0d5b      	lsrs	r3, r3, #21
 80019ec:	0fc0      	lsrs	r0, r0, #31
 80019ee:	42aa      	cmp	r2, r5
 80019f0:	d00d      	beq.n	8001a0e <__ledf2+0x4a>
 80019f2:	42ab      	cmp	r3, r5
 80019f4:	d010      	beq.n	8001a18 <__ledf2+0x54>
 80019f6:	2a00      	cmp	r2, #0
 80019f8:	d127      	bne.n	8001a4a <__ledf2+0x86>
 80019fa:	433c      	orrs	r4, r7
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d111      	bne.n	8001a24 <__ledf2+0x60>
 8001a00:	464d      	mov	r5, r9
 8001a02:	432e      	orrs	r6, r5
 8001a04:	d10e      	bne.n	8001a24 <__ledf2+0x60>
 8001a06:	2000      	movs	r0, #0
 8001a08:	2c00      	cmp	r4, #0
 8001a0a:	d015      	beq.n	8001a38 <__ledf2+0x74>
 8001a0c:	e00e      	b.n	8001a2c <__ledf2+0x68>
 8001a0e:	003d      	movs	r5, r7
 8001a10:	4325      	orrs	r5, r4
 8001a12:	d110      	bne.n	8001a36 <__ledf2+0x72>
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d118      	bne.n	8001a4a <__ledf2+0x86>
 8001a18:	464d      	mov	r5, r9
 8001a1a:	432e      	orrs	r6, r5
 8001a1c:	d10b      	bne.n	8001a36 <__ledf2+0x72>
 8001a1e:	2a00      	cmp	r2, #0
 8001a20:	d102      	bne.n	8001a28 <__ledf2+0x64>
 8001a22:	433c      	orrs	r4, r7
 8001a24:	2c00      	cmp	r4, #0
 8001a26:	d00b      	beq.n	8001a40 <__ledf2+0x7c>
 8001a28:	4281      	cmp	r1, r0
 8001a2a:	d014      	beq.n	8001a56 <__ledf2+0x92>
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	3901      	subs	r1, #1
 8001a30:	4008      	ands	r0, r1
 8001a32:	3801      	subs	r0, #1
 8001a34:	e000      	b.n	8001a38 <__ledf2+0x74>
 8001a36:	2002      	movs	r0, #2
 8001a38:	bcc0      	pop	{r6, r7}
 8001a3a:	46b9      	mov	r9, r7
 8001a3c:	46b0      	mov	r8, r6
 8001a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a40:	2800      	cmp	r0, #0
 8001a42:	d1f9      	bne.n	8001a38 <__ledf2+0x74>
 8001a44:	2001      	movs	r0, #1
 8001a46:	4240      	negs	r0, r0
 8001a48:	e7f6      	b.n	8001a38 <__ledf2+0x74>
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1ec      	bne.n	8001a28 <__ledf2+0x64>
 8001a4e:	464c      	mov	r4, r9
 8001a50:	4326      	orrs	r6, r4
 8001a52:	d1e9      	bne.n	8001a28 <__ledf2+0x64>
 8001a54:	e7ea      	b.n	8001a2c <__ledf2+0x68>
 8001a56:	429a      	cmp	r2, r3
 8001a58:	dd04      	ble.n	8001a64 <__ledf2+0xa0>
 8001a5a:	4243      	negs	r3, r0
 8001a5c:	4158      	adcs	r0, r3
 8001a5e:	0040      	lsls	r0, r0, #1
 8001a60:	3801      	subs	r0, #1
 8001a62:	e7e9      	b.n	8001a38 <__ledf2+0x74>
 8001a64:	429a      	cmp	r2, r3
 8001a66:	dbeb      	blt.n	8001a40 <__ledf2+0x7c>
 8001a68:	454f      	cmp	r7, r9
 8001a6a:	d8df      	bhi.n	8001a2c <__ledf2+0x68>
 8001a6c:	d006      	beq.n	8001a7c <__ledf2+0xb8>
 8001a6e:	2000      	movs	r0, #0
 8001a70:	454f      	cmp	r7, r9
 8001a72:	d2e1      	bcs.n	8001a38 <__ledf2+0x74>
 8001a74:	2900      	cmp	r1, #0
 8001a76:	d0e5      	beq.n	8001a44 <__ledf2+0x80>
 8001a78:	0008      	movs	r0, r1
 8001a7a:	e7dd      	b.n	8001a38 <__ledf2+0x74>
 8001a7c:	45c4      	cmp	ip, r8
 8001a7e:	d8d5      	bhi.n	8001a2c <__ledf2+0x68>
 8001a80:	2000      	movs	r0, #0
 8001a82:	45c4      	cmp	ip, r8
 8001a84:	d2d8      	bcs.n	8001a38 <__ledf2+0x74>
 8001a86:	e7f5      	b.n	8001a74 <__ledf2+0xb0>
 8001a88:	000007ff 	.word	0x000007ff

08001a8c <__aeabi_dmul>:
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	4657      	mov	r7, sl
 8001a90:	464e      	mov	r6, r9
 8001a92:	4645      	mov	r5, r8
 8001a94:	46de      	mov	lr, fp
 8001a96:	b5e0      	push	{r5, r6, r7, lr}
 8001a98:	4698      	mov	r8, r3
 8001a9a:	030c      	lsls	r4, r1, #12
 8001a9c:	004b      	lsls	r3, r1, #1
 8001a9e:	0006      	movs	r6, r0
 8001aa0:	4692      	mov	sl, r2
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	0b24      	lsrs	r4, r4, #12
 8001aa6:	0d5b      	lsrs	r3, r3, #21
 8001aa8:	0fcf      	lsrs	r7, r1, #31
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d100      	bne.n	8001ab0 <__aeabi_dmul+0x24>
 8001aae:	e15c      	b.n	8001d6a <__aeabi_dmul+0x2de>
 8001ab0:	4ad9      	ldr	r2, [pc, #868]	; (8001e18 <__aeabi_dmul+0x38c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d100      	bne.n	8001ab8 <__aeabi_dmul+0x2c>
 8001ab6:	e175      	b.n	8001da4 <__aeabi_dmul+0x318>
 8001ab8:	0f42      	lsrs	r2, r0, #29
 8001aba:	00e4      	lsls	r4, r4, #3
 8001abc:	4314      	orrs	r4, r2
 8001abe:	2280      	movs	r2, #128	; 0x80
 8001ac0:	0412      	lsls	r2, r2, #16
 8001ac2:	4314      	orrs	r4, r2
 8001ac4:	4ad5      	ldr	r2, [pc, #852]	; (8001e1c <__aeabi_dmul+0x390>)
 8001ac6:	00c5      	lsls	r5, r0, #3
 8001ac8:	4694      	mov	ip, r2
 8001aca:	4463      	add	r3, ip
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	469b      	mov	fp, r3
 8001ad4:	4643      	mov	r3, r8
 8001ad6:	4642      	mov	r2, r8
 8001ad8:	031e      	lsls	r6, r3, #12
 8001ada:	0fd2      	lsrs	r2, r2, #31
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4650      	mov	r0, sl
 8001ae0:	4690      	mov	r8, r2
 8001ae2:	0b36      	lsrs	r6, r6, #12
 8001ae4:	0d5b      	lsrs	r3, r3, #21
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dmul+0x5e>
 8001ae8:	e120      	b.n	8001d2c <__aeabi_dmul+0x2a0>
 8001aea:	4acb      	ldr	r2, [pc, #812]	; (8001e18 <__aeabi_dmul+0x38c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dmul+0x66>
 8001af0:	e162      	b.n	8001db8 <__aeabi_dmul+0x32c>
 8001af2:	49ca      	ldr	r1, [pc, #808]	; (8001e1c <__aeabi_dmul+0x390>)
 8001af4:	0f42      	lsrs	r2, r0, #29
 8001af6:	468c      	mov	ip, r1
 8001af8:	9900      	ldr	r1, [sp, #0]
 8001afa:	4463      	add	r3, ip
 8001afc:	00f6      	lsls	r6, r6, #3
 8001afe:	468c      	mov	ip, r1
 8001b00:	4316      	orrs	r6, r2
 8001b02:	2280      	movs	r2, #128	; 0x80
 8001b04:	449c      	add	ip, r3
 8001b06:	0412      	lsls	r2, r2, #16
 8001b08:	4663      	mov	r3, ip
 8001b0a:	4316      	orrs	r6, r2
 8001b0c:	00c2      	lsls	r2, r0, #3
 8001b0e:	2000      	movs	r0, #0
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	9900      	ldr	r1, [sp, #0]
 8001b14:	4643      	mov	r3, r8
 8001b16:	3101      	adds	r1, #1
 8001b18:	468c      	mov	ip, r1
 8001b1a:	4649      	mov	r1, r9
 8001b1c:	407b      	eors	r3, r7
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	290f      	cmp	r1, #15
 8001b22:	d826      	bhi.n	8001b72 <__aeabi_dmul+0xe6>
 8001b24:	4bbe      	ldr	r3, [pc, #760]	; (8001e20 <__aeabi_dmul+0x394>)
 8001b26:	0089      	lsls	r1, r1, #2
 8001b28:	5859      	ldr	r1, [r3, r1]
 8001b2a:	468f      	mov	pc, r1
 8001b2c:	4643      	mov	r3, r8
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	0034      	movs	r4, r6
 8001b32:	0015      	movs	r5, r2
 8001b34:	4683      	mov	fp, r0
 8001b36:	465b      	mov	r3, fp
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d016      	beq.n	8001b6a <__aeabi_dmul+0xde>
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_dmul+0xb6>
 8001b40:	e203      	b.n	8001f4a <__aeabi_dmul+0x4be>
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d000      	beq.n	8001b48 <__aeabi_dmul+0xbc>
 8001b46:	e0cd      	b.n	8001ce4 <__aeabi_dmul+0x258>
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2400      	movs	r4, #0
 8001b4c:	2500      	movs	r5, #0
 8001b4e:	9b01      	ldr	r3, [sp, #4]
 8001b50:	0512      	lsls	r2, r2, #20
 8001b52:	4322      	orrs	r2, r4
 8001b54:	07db      	lsls	r3, r3, #31
 8001b56:	431a      	orrs	r2, r3
 8001b58:	0028      	movs	r0, r5
 8001b5a:	0011      	movs	r1, r2
 8001b5c:	b007      	add	sp, #28
 8001b5e:	bcf0      	pop	{r4, r5, r6, r7}
 8001b60:	46bb      	mov	fp, r7
 8001b62:	46b2      	mov	sl, r6
 8001b64:	46a9      	mov	r9, r5
 8001b66:	46a0      	mov	r8, r4
 8001b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b6a:	2400      	movs	r4, #0
 8001b6c:	2500      	movs	r5, #0
 8001b6e:	4aaa      	ldr	r2, [pc, #680]	; (8001e18 <__aeabi_dmul+0x38c>)
 8001b70:	e7ed      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001b72:	0c28      	lsrs	r0, r5, #16
 8001b74:	042d      	lsls	r5, r5, #16
 8001b76:	0c2d      	lsrs	r5, r5, #16
 8001b78:	002b      	movs	r3, r5
 8001b7a:	0c11      	lsrs	r1, r2, #16
 8001b7c:	0412      	lsls	r2, r2, #16
 8001b7e:	0c12      	lsrs	r2, r2, #16
 8001b80:	4353      	muls	r3, r2
 8001b82:	4698      	mov	r8, r3
 8001b84:	0013      	movs	r3, r2
 8001b86:	002f      	movs	r7, r5
 8001b88:	4343      	muls	r3, r0
 8001b8a:	4699      	mov	r9, r3
 8001b8c:	434f      	muls	r7, r1
 8001b8e:	444f      	add	r7, r9
 8001b90:	46bb      	mov	fp, r7
 8001b92:	4647      	mov	r7, r8
 8001b94:	000b      	movs	r3, r1
 8001b96:	0c3f      	lsrs	r7, r7, #16
 8001b98:	46ba      	mov	sl, r7
 8001b9a:	4343      	muls	r3, r0
 8001b9c:	44da      	add	sl, fp
 8001b9e:	9302      	str	r3, [sp, #8]
 8001ba0:	45d1      	cmp	r9, sl
 8001ba2:	d904      	bls.n	8001bae <__aeabi_dmul+0x122>
 8001ba4:	2780      	movs	r7, #128	; 0x80
 8001ba6:	027f      	lsls	r7, r7, #9
 8001ba8:	46b9      	mov	r9, r7
 8001baa:	444b      	add	r3, r9
 8001bac:	9302      	str	r3, [sp, #8]
 8001bae:	4653      	mov	r3, sl
 8001bb0:	0c1b      	lsrs	r3, r3, #16
 8001bb2:	469b      	mov	fp, r3
 8001bb4:	4653      	mov	r3, sl
 8001bb6:	041f      	lsls	r7, r3, #16
 8001bb8:	4643      	mov	r3, r8
 8001bba:	041b      	lsls	r3, r3, #16
 8001bbc:	0c1b      	lsrs	r3, r3, #16
 8001bbe:	4698      	mov	r8, r3
 8001bc0:	003b      	movs	r3, r7
 8001bc2:	4443      	add	r3, r8
 8001bc4:	9304      	str	r3, [sp, #16]
 8001bc6:	0c33      	lsrs	r3, r6, #16
 8001bc8:	0436      	lsls	r6, r6, #16
 8001bca:	0c36      	lsrs	r6, r6, #16
 8001bcc:	4698      	mov	r8, r3
 8001bce:	0033      	movs	r3, r6
 8001bd0:	4343      	muls	r3, r0
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	4643      	mov	r3, r8
 8001bd6:	4343      	muls	r3, r0
 8001bd8:	002f      	movs	r7, r5
 8001bda:	469a      	mov	sl, r3
 8001bdc:	4643      	mov	r3, r8
 8001bde:	4377      	muls	r7, r6
 8001be0:	435d      	muls	r5, r3
 8001be2:	0c38      	lsrs	r0, r7, #16
 8001be4:	444d      	add	r5, r9
 8001be6:	1945      	adds	r5, r0, r5
 8001be8:	45a9      	cmp	r9, r5
 8001bea:	d903      	bls.n	8001bf4 <__aeabi_dmul+0x168>
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	025b      	lsls	r3, r3, #9
 8001bf0:	4699      	mov	r9, r3
 8001bf2:	44ca      	add	sl, r9
 8001bf4:	043f      	lsls	r7, r7, #16
 8001bf6:	0c28      	lsrs	r0, r5, #16
 8001bf8:	0c3f      	lsrs	r7, r7, #16
 8001bfa:	042d      	lsls	r5, r5, #16
 8001bfc:	19ed      	adds	r5, r5, r7
 8001bfe:	0c27      	lsrs	r7, r4, #16
 8001c00:	0424      	lsls	r4, r4, #16
 8001c02:	0c24      	lsrs	r4, r4, #16
 8001c04:	0003      	movs	r3, r0
 8001c06:	0020      	movs	r0, r4
 8001c08:	4350      	muls	r0, r2
 8001c0a:	437a      	muls	r2, r7
 8001c0c:	4691      	mov	r9, r2
 8001c0e:	003a      	movs	r2, r7
 8001c10:	4453      	add	r3, sl
 8001c12:	9305      	str	r3, [sp, #20]
 8001c14:	0c03      	lsrs	r3, r0, #16
 8001c16:	469a      	mov	sl, r3
 8001c18:	434a      	muls	r2, r1
 8001c1a:	4361      	muls	r1, r4
 8001c1c:	4449      	add	r1, r9
 8001c1e:	4451      	add	r1, sl
 8001c20:	44ab      	add	fp, r5
 8001c22:	4589      	cmp	r9, r1
 8001c24:	d903      	bls.n	8001c2e <__aeabi_dmul+0x1a2>
 8001c26:	2380      	movs	r3, #128	; 0x80
 8001c28:	025b      	lsls	r3, r3, #9
 8001c2a:	4699      	mov	r9, r3
 8001c2c:	444a      	add	r2, r9
 8001c2e:	0400      	lsls	r0, r0, #16
 8001c30:	0c0b      	lsrs	r3, r1, #16
 8001c32:	0c00      	lsrs	r0, r0, #16
 8001c34:	0409      	lsls	r1, r1, #16
 8001c36:	1809      	adds	r1, r1, r0
 8001c38:	0020      	movs	r0, r4
 8001c3a:	4699      	mov	r9, r3
 8001c3c:	4643      	mov	r3, r8
 8001c3e:	4370      	muls	r0, r6
 8001c40:	435c      	muls	r4, r3
 8001c42:	437e      	muls	r6, r7
 8001c44:	435f      	muls	r7, r3
 8001c46:	0c03      	lsrs	r3, r0, #16
 8001c48:	4698      	mov	r8, r3
 8001c4a:	19a4      	adds	r4, r4, r6
 8001c4c:	4444      	add	r4, r8
 8001c4e:	444a      	add	r2, r9
 8001c50:	9703      	str	r7, [sp, #12]
 8001c52:	42a6      	cmp	r6, r4
 8001c54:	d904      	bls.n	8001c60 <__aeabi_dmul+0x1d4>
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	025b      	lsls	r3, r3, #9
 8001c5a:	4698      	mov	r8, r3
 8001c5c:	4447      	add	r7, r8
 8001c5e:	9703      	str	r7, [sp, #12]
 8001c60:	0423      	lsls	r3, r4, #16
 8001c62:	9e02      	ldr	r6, [sp, #8]
 8001c64:	469a      	mov	sl, r3
 8001c66:	9b05      	ldr	r3, [sp, #20]
 8001c68:	445e      	add	r6, fp
 8001c6a:	4698      	mov	r8, r3
 8001c6c:	42ae      	cmp	r6, r5
 8001c6e:	41ad      	sbcs	r5, r5
 8001c70:	1876      	adds	r6, r6, r1
 8001c72:	428e      	cmp	r6, r1
 8001c74:	4189      	sbcs	r1, r1
 8001c76:	0400      	lsls	r0, r0, #16
 8001c78:	0c00      	lsrs	r0, r0, #16
 8001c7a:	4450      	add	r0, sl
 8001c7c:	4440      	add	r0, r8
 8001c7e:	426d      	negs	r5, r5
 8001c80:	1947      	adds	r7, r0, r5
 8001c82:	46b8      	mov	r8, r7
 8001c84:	4693      	mov	fp, r2
 8001c86:	4249      	negs	r1, r1
 8001c88:	4689      	mov	r9, r1
 8001c8a:	44c3      	add	fp, r8
 8001c8c:	44d9      	add	r9, fp
 8001c8e:	4298      	cmp	r0, r3
 8001c90:	4180      	sbcs	r0, r0
 8001c92:	45a8      	cmp	r8, r5
 8001c94:	41ad      	sbcs	r5, r5
 8001c96:	4593      	cmp	fp, r2
 8001c98:	4192      	sbcs	r2, r2
 8001c9a:	4589      	cmp	r9, r1
 8001c9c:	4189      	sbcs	r1, r1
 8001c9e:	426d      	negs	r5, r5
 8001ca0:	4240      	negs	r0, r0
 8001ca2:	4328      	orrs	r0, r5
 8001ca4:	0c24      	lsrs	r4, r4, #16
 8001ca6:	4252      	negs	r2, r2
 8001ca8:	4249      	negs	r1, r1
 8001caa:	430a      	orrs	r2, r1
 8001cac:	9b03      	ldr	r3, [sp, #12]
 8001cae:	1900      	adds	r0, r0, r4
 8001cb0:	1880      	adds	r0, r0, r2
 8001cb2:	18c7      	adds	r7, r0, r3
 8001cb4:	464b      	mov	r3, r9
 8001cb6:	0ddc      	lsrs	r4, r3, #23
 8001cb8:	9b04      	ldr	r3, [sp, #16]
 8001cba:	0275      	lsls	r5, r6, #9
 8001cbc:	431d      	orrs	r5, r3
 8001cbe:	1e6a      	subs	r2, r5, #1
 8001cc0:	4195      	sbcs	r5, r2
 8001cc2:	464b      	mov	r3, r9
 8001cc4:	0df6      	lsrs	r6, r6, #23
 8001cc6:	027f      	lsls	r7, r7, #9
 8001cc8:	4335      	orrs	r5, r6
 8001cca:	025a      	lsls	r2, r3, #9
 8001ccc:	433c      	orrs	r4, r7
 8001cce:	4315      	orrs	r5, r2
 8001cd0:	01fb      	lsls	r3, r7, #7
 8001cd2:	d400      	bmi.n	8001cd6 <__aeabi_dmul+0x24a>
 8001cd4:	e11c      	b.n	8001f10 <__aeabi_dmul+0x484>
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	086a      	lsrs	r2, r5, #1
 8001cda:	400d      	ands	r5, r1
 8001cdc:	4315      	orrs	r5, r2
 8001cde:	07e2      	lsls	r2, r4, #31
 8001ce0:	4315      	orrs	r5, r2
 8001ce2:	0864      	lsrs	r4, r4, #1
 8001ce4:	494f      	ldr	r1, [pc, #316]	; (8001e24 <__aeabi_dmul+0x398>)
 8001ce6:	4461      	add	r1, ip
 8001ce8:	2900      	cmp	r1, #0
 8001cea:	dc00      	bgt.n	8001cee <__aeabi_dmul+0x262>
 8001cec:	e0b0      	b.n	8001e50 <__aeabi_dmul+0x3c4>
 8001cee:	076b      	lsls	r3, r5, #29
 8001cf0:	d009      	beq.n	8001d06 <__aeabi_dmul+0x27a>
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	402a      	ands	r2, r5
 8001cf6:	2a04      	cmp	r2, #4
 8001cf8:	d005      	beq.n	8001d06 <__aeabi_dmul+0x27a>
 8001cfa:	1d2a      	adds	r2, r5, #4
 8001cfc:	42aa      	cmp	r2, r5
 8001cfe:	41ad      	sbcs	r5, r5
 8001d00:	426d      	negs	r5, r5
 8001d02:	1964      	adds	r4, r4, r5
 8001d04:	0015      	movs	r5, r2
 8001d06:	01e3      	lsls	r3, r4, #7
 8001d08:	d504      	bpl.n	8001d14 <__aeabi_dmul+0x288>
 8001d0a:	2180      	movs	r1, #128	; 0x80
 8001d0c:	4a46      	ldr	r2, [pc, #280]	; (8001e28 <__aeabi_dmul+0x39c>)
 8001d0e:	00c9      	lsls	r1, r1, #3
 8001d10:	4014      	ands	r4, r2
 8001d12:	4461      	add	r1, ip
 8001d14:	4a45      	ldr	r2, [pc, #276]	; (8001e2c <__aeabi_dmul+0x3a0>)
 8001d16:	4291      	cmp	r1, r2
 8001d18:	dd00      	ble.n	8001d1c <__aeabi_dmul+0x290>
 8001d1a:	e726      	b.n	8001b6a <__aeabi_dmul+0xde>
 8001d1c:	0762      	lsls	r2, r4, #29
 8001d1e:	08ed      	lsrs	r5, r5, #3
 8001d20:	0264      	lsls	r4, r4, #9
 8001d22:	0549      	lsls	r1, r1, #21
 8001d24:	4315      	orrs	r5, r2
 8001d26:	0b24      	lsrs	r4, r4, #12
 8001d28:	0d4a      	lsrs	r2, r1, #21
 8001d2a:	e710      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001d2c:	4652      	mov	r2, sl
 8001d2e:	4332      	orrs	r2, r6
 8001d30:	d100      	bne.n	8001d34 <__aeabi_dmul+0x2a8>
 8001d32:	e07f      	b.n	8001e34 <__aeabi_dmul+0x3a8>
 8001d34:	2e00      	cmp	r6, #0
 8001d36:	d100      	bne.n	8001d3a <__aeabi_dmul+0x2ae>
 8001d38:	e0dc      	b.n	8001ef4 <__aeabi_dmul+0x468>
 8001d3a:	0030      	movs	r0, r6
 8001d3c:	f000 fe1e 	bl	800297c <__clzsi2>
 8001d40:	0002      	movs	r2, r0
 8001d42:	3a0b      	subs	r2, #11
 8001d44:	231d      	movs	r3, #29
 8001d46:	0001      	movs	r1, r0
 8001d48:	1a9b      	subs	r3, r3, r2
 8001d4a:	4652      	mov	r2, sl
 8001d4c:	3908      	subs	r1, #8
 8001d4e:	40da      	lsrs	r2, r3
 8001d50:	408e      	lsls	r6, r1
 8001d52:	4316      	orrs	r6, r2
 8001d54:	4652      	mov	r2, sl
 8001d56:	408a      	lsls	r2, r1
 8001d58:	9b00      	ldr	r3, [sp, #0]
 8001d5a:	4935      	ldr	r1, [pc, #212]	; (8001e30 <__aeabi_dmul+0x3a4>)
 8001d5c:	1a18      	subs	r0, r3, r0
 8001d5e:	0003      	movs	r3, r0
 8001d60:	468c      	mov	ip, r1
 8001d62:	4463      	add	r3, ip
 8001d64:	2000      	movs	r0, #0
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	e6d3      	b.n	8001b12 <__aeabi_dmul+0x86>
 8001d6a:	0025      	movs	r5, r4
 8001d6c:	4305      	orrs	r5, r0
 8001d6e:	d04a      	beq.n	8001e06 <__aeabi_dmul+0x37a>
 8001d70:	2c00      	cmp	r4, #0
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dmul+0x2ea>
 8001d74:	e0b0      	b.n	8001ed8 <__aeabi_dmul+0x44c>
 8001d76:	0020      	movs	r0, r4
 8001d78:	f000 fe00 	bl	800297c <__clzsi2>
 8001d7c:	0001      	movs	r1, r0
 8001d7e:	0002      	movs	r2, r0
 8001d80:	390b      	subs	r1, #11
 8001d82:	231d      	movs	r3, #29
 8001d84:	0010      	movs	r0, r2
 8001d86:	1a5b      	subs	r3, r3, r1
 8001d88:	0031      	movs	r1, r6
 8001d8a:	0035      	movs	r5, r6
 8001d8c:	3808      	subs	r0, #8
 8001d8e:	4084      	lsls	r4, r0
 8001d90:	40d9      	lsrs	r1, r3
 8001d92:	4085      	lsls	r5, r0
 8001d94:	430c      	orrs	r4, r1
 8001d96:	4826      	ldr	r0, [pc, #152]	; (8001e30 <__aeabi_dmul+0x3a4>)
 8001d98:	1a83      	subs	r3, r0, r2
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	4699      	mov	r9, r3
 8001da0:	469b      	mov	fp, r3
 8001da2:	e697      	b.n	8001ad4 <__aeabi_dmul+0x48>
 8001da4:	0005      	movs	r5, r0
 8001da6:	4325      	orrs	r5, r4
 8001da8:	d126      	bne.n	8001df8 <__aeabi_dmul+0x36c>
 8001daa:	2208      	movs	r2, #8
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2302      	movs	r3, #2
 8001db0:	2400      	movs	r4, #0
 8001db2:	4691      	mov	r9, r2
 8001db4:	469b      	mov	fp, r3
 8001db6:	e68d      	b.n	8001ad4 <__aeabi_dmul+0x48>
 8001db8:	4652      	mov	r2, sl
 8001dba:	9b00      	ldr	r3, [sp, #0]
 8001dbc:	4332      	orrs	r2, r6
 8001dbe:	d110      	bne.n	8001de2 <__aeabi_dmul+0x356>
 8001dc0:	4915      	ldr	r1, [pc, #84]	; (8001e18 <__aeabi_dmul+0x38c>)
 8001dc2:	2600      	movs	r6, #0
 8001dc4:	468c      	mov	ip, r1
 8001dc6:	4463      	add	r3, ip
 8001dc8:	4649      	mov	r1, r9
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	2302      	movs	r3, #2
 8001dce:	4319      	orrs	r1, r3
 8001dd0:	4689      	mov	r9, r1
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	e69d      	b.n	8001b12 <__aeabi_dmul+0x86>
 8001dd6:	465b      	mov	r3, fp
 8001dd8:	9701      	str	r7, [sp, #4]
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dmul+0x354>
 8001dde:	e6ad      	b.n	8001b3c <__aeabi_dmul+0xb0>
 8001de0:	e6c3      	b.n	8001b6a <__aeabi_dmul+0xde>
 8001de2:	4a0d      	ldr	r2, [pc, #52]	; (8001e18 <__aeabi_dmul+0x38c>)
 8001de4:	2003      	movs	r0, #3
 8001de6:	4694      	mov	ip, r2
 8001de8:	4463      	add	r3, ip
 8001dea:	464a      	mov	r2, r9
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2303      	movs	r3, #3
 8001df0:	431a      	orrs	r2, r3
 8001df2:	4691      	mov	r9, r2
 8001df4:	4652      	mov	r2, sl
 8001df6:	e68c      	b.n	8001b12 <__aeabi_dmul+0x86>
 8001df8:	220c      	movs	r2, #12
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	0005      	movs	r5, r0
 8001e00:	4691      	mov	r9, r2
 8001e02:	469b      	mov	fp, r3
 8001e04:	e666      	b.n	8001ad4 <__aeabi_dmul+0x48>
 8001e06:	2304      	movs	r3, #4
 8001e08:	4699      	mov	r9, r3
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	2400      	movs	r4, #0
 8001e12:	469b      	mov	fp, r3
 8001e14:	e65e      	b.n	8001ad4 <__aeabi_dmul+0x48>
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	000007ff 	.word	0x000007ff
 8001e1c:	fffffc01 	.word	0xfffffc01
 8001e20:	0800f1a4 	.word	0x0800f1a4
 8001e24:	000003ff 	.word	0x000003ff
 8001e28:	feffffff 	.word	0xfeffffff
 8001e2c:	000007fe 	.word	0x000007fe
 8001e30:	fffffc0d 	.word	0xfffffc0d
 8001e34:	4649      	mov	r1, r9
 8001e36:	2301      	movs	r3, #1
 8001e38:	4319      	orrs	r1, r3
 8001e3a:	4689      	mov	r9, r1
 8001e3c:	2600      	movs	r6, #0
 8001e3e:	2001      	movs	r0, #1
 8001e40:	e667      	b.n	8001b12 <__aeabi_dmul+0x86>
 8001e42:	2300      	movs	r3, #0
 8001e44:	2480      	movs	r4, #128	; 0x80
 8001e46:	2500      	movs	r5, #0
 8001e48:	4a43      	ldr	r2, [pc, #268]	; (8001f58 <__aeabi_dmul+0x4cc>)
 8001e4a:	9301      	str	r3, [sp, #4]
 8001e4c:	0324      	lsls	r4, r4, #12
 8001e4e:	e67e      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001e50:	2001      	movs	r0, #1
 8001e52:	1a40      	subs	r0, r0, r1
 8001e54:	2838      	cmp	r0, #56	; 0x38
 8001e56:	dd00      	ble.n	8001e5a <__aeabi_dmul+0x3ce>
 8001e58:	e676      	b.n	8001b48 <__aeabi_dmul+0xbc>
 8001e5a:	281f      	cmp	r0, #31
 8001e5c:	dd5b      	ble.n	8001f16 <__aeabi_dmul+0x48a>
 8001e5e:	221f      	movs	r2, #31
 8001e60:	0023      	movs	r3, r4
 8001e62:	4252      	negs	r2, r2
 8001e64:	1a51      	subs	r1, r2, r1
 8001e66:	40cb      	lsrs	r3, r1
 8001e68:	0019      	movs	r1, r3
 8001e6a:	2820      	cmp	r0, #32
 8001e6c:	d003      	beq.n	8001e76 <__aeabi_dmul+0x3ea>
 8001e6e:	4a3b      	ldr	r2, [pc, #236]	; (8001f5c <__aeabi_dmul+0x4d0>)
 8001e70:	4462      	add	r2, ip
 8001e72:	4094      	lsls	r4, r2
 8001e74:	4325      	orrs	r5, r4
 8001e76:	1e6a      	subs	r2, r5, #1
 8001e78:	4195      	sbcs	r5, r2
 8001e7a:	002a      	movs	r2, r5
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	2107      	movs	r1, #7
 8001e80:	000d      	movs	r5, r1
 8001e82:	2400      	movs	r4, #0
 8001e84:	4015      	ands	r5, r2
 8001e86:	4211      	tst	r1, r2
 8001e88:	d05b      	beq.n	8001f42 <__aeabi_dmul+0x4b6>
 8001e8a:	210f      	movs	r1, #15
 8001e8c:	2400      	movs	r4, #0
 8001e8e:	4011      	ands	r1, r2
 8001e90:	2904      	cmp	r1, #4
 8001e92:	d053      	beq.n	8001f3c <__aeabi_dmul+0x4b0>
 8001e94:	1d11      	adds	r1, r2, #4
 8001e96:	4291      	cmp	r1, r2
 8001e98:	4192      	sbcs	r2, r2
 8001e9a:	4252      	negs	r2, r2
 8001e9c:	18a4      	adds	r4, r4, r2
 8001e9e:	000a      	movs	r2, r1
 8001ea0:	0223      	lsls	r3, r4, #8
 8001ea2:	d54b      	bpl.n	8001f3c <__aeabi_dmul+0x4b0>
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	2400      	movs	r4, #0
 8001ea8:	2500      	movs	r5, #0
 8001eaa:	e650      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	031b      	lsls	r3, r3, #12
 8001eb0:	421c      	tst	r4, r3
 8001eb2:	d009      	beq.n	8001ec8 <__aeabi_dmul+0x43c>
 8001eb4:	421e      	tst	r6, r3
 8001eb6:	d107      	bne.n	8001ec8 <__aeabi_dmul+0x43c>
 8001eb8:	4333      	orrs	r3, r6
 8001eba:	031c      	lsls	r4, r3, #12
 8001ebc:	4643      	mov	r3, r8
 8001ebe:	0015      	movs	r5, r2
 8001ec0:	0b24      	lsrs	r4, r4, #12
 8001ec2:	4a25      	ldr	r2, [pc, #148]	; (8001f58 <__aeabi_dmul+0x4cc>)
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	e642      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001ec8:	2280      	movs	r2, #128	; 0x80
 8001eca:	0312      	lsls	r2, r2, #12
 8001ecc:	4314      	orrs	r4, r2
 8001ece:	0324      	lsls	r4, r4, #12
 8001ed0:	4a21      	ldr	r2, [pc, #132]	; (8001f58 <__aeabi_dmul+0x4cc>)
 8001ed2:	0b24      	lsrs	r4, r4, #12
 8001ed4:	9701      	str	r7, [sp, #4]
 8001ed6:	e63a      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001ed8:	f000 fd50 	bl	800297c <__clzsi2>
 8001edc:	0001      	movs	r1, r0
 8001ede:	0002      	movs	r2, r0
 8001ee0:	3115      	adds	r1, #21
 8001ee2:	3220      	adds	r2, #32
 8001ee4:	291c      	cmp	r1, #28
 8001ee6:	dc00      	bgt.n	8001eea <__aeabi_dmul+0x45e>
 8001ee8:	e74b      	b.n	8001d82 <__aeabi_dmul+0x2f6>
 8001eea:	0034      	movs	r4, r6
 8001eec:	3808      	subs	r0, #8
 8001eee:	2500      	movs	r5, #0
 8001ef0:	4084      	lsls	r4, r0
 8001ef2:	e750      	b.n	8001d96 <__aeabi_dmul+0x30a>
 8001ef4:	f000 fd42 	bl	800297c <__clzsi2>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	001a      	movs	r2, r3
 8001efc:	3215      	adds	r2, #21
 8001efe:	3020      	adds	r0, #32
 8001f00:	2a1c      	cmp	r2, #28
 8001f02:	dc00      	bgt.n	8001f06 <__aeabi_dmul+0x47a>
 8001f04:	e71e      	b.n	8001d44 <__aeabi_dmul+0x2b8>
 8001f06:	4656      	mov	r6, sl
 8001f08:	3b08      	subs	r3, #8
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	409e      	lsls	r6, r3
 8001f0e:	e723      	b.n	8001d58 <__aeabi_dmul+0x2cc>
 8001f10:	9b00      	ldr	r3, [sp, #0]
 8001f12:	469c      	mov	ip, r3
 8001f14:	e6e6      	b.n	8001ce4 <__aeabi_dmul+0x258>
 8001f16:	4912      	ldr	r1, [pc, #72]	; (8001f60 <__aeabi_dmul+0x4d4>)
 8001f18:	0022      	movs	r2, r4
 8001f1a:	4461      	add	r1, ip
 8001f1c:	002e      	movs	r6, r5
 8001f1e:	408d      	lsls	r5, r1
 8001f20:	408a      	lsls	r2, r1
 8001f22:	40c6      	lsrs	r6, r0
 8001f24:	1e69      	subs	r1, r5, #1
 8001f26:	418d      	sbcs	r5, r1
 8001f28:	4332      	orrs	r2, r6
 8001f2a:	432a      	orrs	r2, r5
 8001f2c:	40c4      	lsrs	r4, r0
 8001f2e:	0753      	lsls	r3, r2, #29
 8001f30:	d0b6      	beq.n	8001ea0 <__aeabi_dmul+0x414>
 8001f32:	210f      	movs	r1, #15
 8001f34:	4011      	ands	r1, r2
 8001f36:	2904      	cmp	r1, #4
 8001f38:	d1ac      	bne.n	8001e94 <__aeabi_dmul+0x408>
 8001f3a:	e7b1      	b.n	8001ea0 <__aeabi_dmul+0x414>
 8001f3c:	0765      	lsls	r5, r4, #29
 8001f3e:	0264      	lsls	r4, r4, #9
 8001f40:	0b24      	lsrs	r4, r4, #12
 8001f42:	08d2      	lsrs	r2, r2, #3
 8001f44:	4315      	orrs	r5, r2
 8001f46:	2200      	movs	r2, #0
 8001f48:	e601      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	0312      	lsls	r2, r2, #12
 8001f4e:	4314      	orrs	r4, r2
 8001f50:	0324      	lsls	r4, r4, #12
 8001f52:	4a01      	ldr	r2, [pc, #4]	; (8001f58 <__aeabi_dmul+0x4cc>)
 8001f54:	0b24      	lsrs	r4, r4, #12
 8001f56:	e5fa      	b.n	8001b4e <__aeabi_dmul+0xc2>
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	0000043e 	.word	0x0000043e
 8001f60:	0000041e 	.word	0x0000041e

08001f64 <__aeabi_dsub>:
 8001f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f66:	4657      	mov	r7, sl
 8001f68:	464e      	mov	r6, r9
 8001f6a:	4645      	mov	r5, r8
 8001f6c:	46de      	mov	lr, fp
 8001f6e:	b5e0      	push	{r5, r6, r7, lr}
 8001f70:	001e      	movs	r6, r3
 8001f72:	0017      	movs	r7, r2
 8001f74:	004a      	lsls	r2, r1, #1
 8001f76:	030b      	lsls	r3, r1, #12
 8001f78:	0d52      	lsrs	r2, r2, #21
 8001f7a:	0a5b      	lsrs	r3, r3, #9
 8001f7c:	4690      	mov	r8, r2
 8001f7e:	0f42      	lsrs	r2, r0, #29
 8001f80:	431a      	orrs	r2, r3
 8001f82:	0fcd      	lsrs	r5, r1, #31
 8001f84:	4ccd      	ldr	r4, [pc, #820]	; (80022bc <__aeabi_dsub+0x358>)
 8001f86:	0331      	lsls	r1, r6, #12
 8001f88:	00c3      	lsls	r3, r0, #3
 8001f8a:	4694      	mov	ip, r2
 8001f8c:	0070      	lsls	r0, r6, #1
 8001f8e:	0f7a      	lsrs	r2, r7, #29
 8001f90:	0a49      	lsrs	r1, r1, #9
 8001f92:	00ff      	lsls	r7, r7, #3
 8001f94:	469a      	mov	sl, r3
 8001f96:	46b9      	mov	r9, r7
 8001f98:	0d40      	lsrs	r0, r0, #21
 8001f9a:	0ff6      	lsrs	r6, r6, #31
 8001f9c:	4311      	orrs	r1, r2
 8001f9e:	42a0      	cmp	r0, r4
 8001fa0:	d100      	bne.n	8001fa4 <__aeabi_dsub+0x40>
 8001fa2:	e0b1      	b.n	8002108 <__aeabi_dsub+0x1a4>
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4056      	eors	r6, r2
 8001fa8:	46b3      	mov	fp, r6
 8001faa:	42b5      	cmp	r5, r6
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x4c>
 8001fae:	e088      	b.n	80020c2 <__aeabi_dsub+0x15e>
 8001fb0:	4642      	mov	r2, r8
 8001fb2:	1a12      	subs	r2, r2, r0
 8001fb4:	2a00      	cmp	r2, #0
 8001fb6:	dc00      	bgt.n	8001fba <__aeabi_dsub+0x56>
 8001fb8:	e0ae      	b.n	8002118 <__aeabi_dsub+0x1b4>
 8001fba:	2800      	cmp	r0, #0
 8001fbc:	d100      	bne.n	8001fc0 <__aeabi_dsub+0x5c>
 8001fbe:	e0c1      	b.n	8002144 <__aeabi_dsub+0x1e0>
 8001fc0:	48be      	ldr	r0, [pc, #760]	; (80022bc <__aeabi_dsub+0x358>)
 8001fc2:	4580      	cmp	r8, r0
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x64>
 8001fc6:	e151      	b.n	800226c <__aeabi_dsub+0x308>
 8001fc8:	2080      	movs	r0, #128	; 0x80
 8001fca:	0400      	lsls	r0, r0, #16
 8001fcc:	4301      	orrs	r1, r0
 8001fce:	2a38      	cmp	r2, #56	; 0x38
 8001fd0:	dd00      	ble.n	8001fd4 <__aeabi_dsub+0x70>
 8001fd2:	e17b      	b.n	80022cc <__aeabi_dsub+0x368>
 8001fd4:	2a1f      	cmp	r2, #31
 8001fd6:	dd00      	ble.n	8001fda <__aeabi_dsub+0x76>
 8001fd8:	e1ee      	b.n	80023b8 <__aeabi_dsub+0x454>
 8001fda:	2020      	movs	r0, #32
 8001fdc:	003e      	movs	r6, r7
 8001fde:	1a80      	subs	r0, r0, r2
 8001fe0:	000c      	movs	r4, r1
 8001fe2:	40d6      	lsrs	r6, r2
 8001fe4:	40d1      	lsrs	r1, r2
 8001fe6:	4087      	lsls	r7, r0
 8001fe8:	4662      	mov	r2, ip
 8001fea:	4084      	lsls	r4, r0
 8001fec:	1a52      	subs	r2, r2, r1
 8001fee:	1e78      	subs	r0, r7, #1
 8001ff0:	4187      	sbcs	r7, r0
 8001ff2:	4694      	mov	ip, r2
 8001ff4:	4334      	orrs	r4, r6
 8001ff6:	4327      	orrs	r7, r4
 8001ff8:	1bdc      	subs	r4, r3, r7
 8001ffa:	42a3      	cmp	r3, r4
 8001ffc:	419b      	sbcs	r3, r3
 8001ffe:	4662      	mov	r2, ip
 8002000:	425b      	negs	r3, r3
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	4699      	mov	r9, r3
 8002006:	464b      	mov	r3, r9
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	d400      	bmi.n	800200e <__aeabi_dsub+0xaa>
 800200c:	e118      	b.n	8002240 <__aeabi_dsub+0x2dc>
 800200e:	464b      	mov	r3, r9
 8002010:	0258      	lsls	r0, r3, #9
 8002012:	0a43      	lsrs	r3, r0, #9
 8002014:	4699      	mov	r9, r3
 8002016:	464b      	mov	r3, r9
 8002018:	2b00      	cmp	r3, #0
 800201a:	d100      	bne.n	800201e <__aeabi_dsub+0xba>
 800201c:	e137      	b.n	800228e <__aeabi_dsub+0x32a>
 800201e:	4648      	mov	r0, r9
 8002020:	f000 fcac 	bl	800297c <__clzsi2>
 8002024:	0001      	movs	r1, r0
 8002026:	3908      	subs	r1, #8
 8002028:	2320      	movs	r3, #32
 800202a:	0022      	movs	r2, r4
 800202c:	4648      	mov	r0, r9
 800202e:	1a5b      	subs	r3, r3, r1
 8002030:	40da      	lsrs	r2, r3
 8002032:	4088      	lsls	r0, r1
 8002034:	408c      	lsls	r4, r1
 8002036:	4643      	mov	r3, r8
 8002038:	4310      	orrs	r0, r2
 800203a:	4588      	cmp	r8, r1
 800203c:	dd00      	ble.n	8002040 <__aeabi_dsub+0xdc>
 800203e:	e136      	b.n	80022ae <__aeabi_dsub+0x34a>
 8002040:	1ac9      	subs	r1, r1, r3
 8002042:	1c4b      	adds	r3, r1, #1
 8002044:	2b1f      	cmp	r3, #31
 8002046:	dd00      	ble.n	800204a <__aeabi_dsub+0xe6>
 8002048:	e0ea      	b.n	8002220 <__aeabi_dsub+0x2bc>
 800204a:	2220      	movs	r2, #32
 800204c:	0026      	movs	r6, r4
 800204e:	1ad2      	subs	r2, r2, r3
 8002050:	0001      	movs	r1, r0
 8002052:	4094      	lsls	r4, r2
 8002054:	40de      	lsrs	r6, r3
 8002056:	40d8      	lsrs	r0, r3
 8002058:	2300      	movs	r3, #0
 800205a:	4091      	lsls	r1, r2
 800205c:	1e62      	subs	r2, r4, #1
 800205e:	4194      	sbcs	r4, r2
 8002060:	4681      	mov	r9, r0
 8002062:	4698      	mov	r8, r3
 8002064:	4331      	orrs	r1, r6
 8002066:	430c      	orrs	r4, r1
 8002068:	0763      	lsls	r3, r4, #29
 800206a:	d009      	beq.n	8002080 <__aeabi_dsub+0x11c>
 800206c:	230f      	movs	r3, #15
 800206e:	4023      	ands	r3, r4
 8002070:	2b04      	cmp	r3, #4
 8002072:	d005      	beq.n	8002080 <__aeabi_dsub+0x11c>
 8002074:	1d23      	adds	r3, r4, #4
 8002076:	42a3      	cmp	r3, r4
 8002078:	41a4      	sbcs	r4, r4
 800207a:	4264      	negs	r4, r4
 800207c:	44a1      	add	r9, r4
 800207e:	001c      	movs	r4, r3
 8002080:	464b      	mov	r3, r9
 8002082:	021b      	lsls	r3, r3, #8
 8002084:	d400      	bmi.n	8002088 <__aeabi_dsub+0x124>
 8002086:	e0de      	b.n	8002246 <__aeabi_dsub+0x2e2>
 8002088:	4641      	mov	r1, r8
 800208a:	4b8c      	ldr	r3, [pc, #560]	; (80022bc <__aeabi_dsub+0x358>)
 800208c:	3101      	adds	r1, #1
 800208e:	4299      	cmp	r1, r3
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x130>
 8002092:	e0e7      	b.n	8002264 <__aeabi_dsub+0x300>
 8002094:	464b      	mov	r3, r9
 8002096:	488a      	ldr	r0, [pc, #552]	; (80022c0 <__aeabi_dsub+0x35c>)
 8002098:	08e4      	lsrs	r4, r4, #3
 800209a:	4003      	ands	r3, r0
 800209c:	0018      	movs	r0, r3
 800209e:	0549      	lsls	r1, r1, #21
 80020a0:	075b      	lsls	r3, r3, #29
 80020a2:	0240      	lsls	r0, r0, #9
 80020a4:	4323      	orrs	r3, r4
 80020a6:	0d4a      	lsrs	r2, r1, #21
 80020a8:	0b04      	lsrs	r4, r0, #12
 80020aa:	0512      	lsls	r2, r2, #20
 80020ac:	07ed      	lsls	r5, r5, #31
 80020ae:	4322      	orrs	r2, r4
 80020b0:	432a      	orrs	r2, r5
 80020b2:	0018      	movs	r0, r3
 80020b4:	0011      	movs	r1, r2
 80020b6:	bcf0      	pop	{r4, r5, r6, r7}
 80020b8:	46bb      	mov	fp, r7
 80020ba:	46b2      	mov	sl, r6
 80020bc:	46a9      	mov	r9, r5
 80020be:	46a0      	mov	r8, r4
 80020c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020c2:	4642      	mov	r2, r8
 80020c4:	1a12      	subs	r2, r2, r0
 80020c6:	2a00      	cmp	r2, #0
 80020c8:	dd52      	ble.n	8002170 <__aeabi_dsub+0x20c>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	d100      	bne.n	80020d0 <__aeabi_dsub+0x16c>
 80020ce:	e09c      	b.n	800220a <__aeabi_dsub+0x2a6>
 80020d0:	45a0      	cmp	r8, r4
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dsub+0x172>
 80020d4:	e0ca      	b.n	800226c <__aeabi_dsub+0x308>
 80020d6:	2080      	movs	r0, #128	; 0x80
 80020d8:	0400      	lsls	r0, r0, #16
 80020da:	4301      	orrs	r1, r0
 80020dc:	2a38      	cmp	r2, #56	; 0x38
 80020de:	dd00      	ble.n	80020e2 <__aeabi_dsub+0x17e>
 80020e0:	e149      	b.n	8002376 <__aeabi_dsub+0x412>
 80020e2:	2a1f      	cmp	r2, #31
 80020e4:	dc00      	bgt.n	80020e8 <__aeabi_dsub+0x184>
 80020e6:	e197      	b.n	8002418 <__aeabi_dsub+0x4b4>
 80020e8:	0010      	movs	r0, r2
 80020ea:	000e      	movs	r6, r1
 80020ec:	3820      	subs	r0, #32
 80020ee:	40c6      	lsrs	r6, r0
 80020f0:	2a20      	cmp	r2, #32
 80020f2:	d004      	beq.n	80020fe <__aeabi_dsub+0x19a>
 80020f4:	2040      	movs	r0, #64	; 0x40
 80020f6:	1a82      	subs	r2, r0, r2
 80020f8:	4091      	lsls	r1, r2
 80020fa:	430f      	orrs	r7, r1
 80020fc:	46b9      	mov	r9, r7
 80020fe:	464c      	mov	r4, r9
 8002100:	1e62      	subs	r2, r4, #1
 8002102:	4194      	sbcs	r4, r2
 8002104:	4334      	orrs	r4, r6
 8002106:	e13a      	b.n	800237e <__aeabi_dsub+0x41a>
 8002108:	000a      	movs	r2, r1
 800210a:	433a      	orrs	r2, r7
 800210c:	d028      	beq.n	8002160 <__aeabi_dsub+0x1fc>
 800210e:	46b3      	mov	fp, r6
 8002110:	42b5      	cmp	r5, r6
 8002112:	d02b      	beq.n	800216c <__aeabi_dsub+0x208>
 8002114:	4a6b      	ldr	r2, [pc, #428]	; (80022c4 <__aeabi_dsub+0x360>)
 8002116:	4442      	add	r2, r8
 8002118:	2a00      	cmp	r2, #0
 800211a:	d05d      	beq.n	80021d8 <__aeabi_dsub+0x274>
 800211c:	4642      	mov	r2, r8
 800211e:	4644      	mov	r4, r8
 8002120:	1a82      	subs	r2, r0, r2
 8002122:	2c00      	cmp	r4, #0
 8002124:	d000      	beq.n	8002128 <__aeabi_dsub+0x1c4>
 8002126:	e0f5      	b.n	8002314 <__aeabi_dsub+0x3b0>
 8002128:	4665      	mov	r5, ip
 800212a:	431d      	orrs	r5, r3
 800212c:	d100      	bne.n	8002130 <__aeabi_dsub+0x1cc>
 800212e:	e19c      	b.n	800246a <__aeabi_dsub+0x506>
 8002130:	1e55      	subs	r5, r2, #1
 8002132:	2a01      	cmp	r2, #1
 8002134:	d100      	bne.n	8002138 <__aeabi_dsub+0x1d4>
 8002136:	e1fb      	b.n	8002530 <__aeabi_dsub+0x5cc>
 8002138:	4c60      	ldr	r4, [pc, #384]	; (80022bc <__aeabi_dsub+0x358>)
 800213a:	42a2      	cmp	r2, r4
 800213c:	d100      	bne.n	8002140 <__aeabi_dsub+0x1dc>
 800213e:	e1bd      	b.n	80024bc <__aeabi_dsub+0x558>
 8002140:	002a      	movs	r2, r5
 8002142:	e0f0      	b.n	8002326 <__aeabi_dsub+0x3c2>
 8002144:	0008      	movs	r0, r1
 8002146:	4338      	orrs	r0, r7
 8002148:	d100      	bne.n	800214c <__aeabi_dsub+0x1e8>
 800214a:	e0c3      	b.n	80022d4 <__aeabi_dsub+0x370>
 800214c:	1e50      	subs	r0, r2, #1
 800214e:	2a01      	cmp	r2, #1
 8002150:	d100      	bne.n	8002154 <__aeabi_dsub+0x1f0>
 8002152:	e1a8      	b.n	80024a6 <__aeabi_dsub+0x542>
 8002154:	4c59      	ldr	r4, [pc, #356]	; (80022bc <__aeabi_dsub+0x358>)
 8002156:	42a2      	cmp	r2, r4
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x1f8>
 800215a:	e087      	b.n	800226c <__aeabi_dsub+0x308>
 800215c:	0002      	movs	r2, r0
 800215e:	e736      	b.n	8001fce <__aeabi_dsub+0x6a>
 8002160:	2201      	movs	r2, #1
 8002162:	4056      	eors	r6, r2
 8002164:	46b3      	mov	fp, r6
 8002166:	42b5      	cmp	r5, r6
 8002168:	d000      	beq.n	800216c <__aeabi_dsub+0x208>
 800216a:	e721      	b.n	8001fb0 <__aeabi_dsub+0x4c>
 800216c:	4a55      	ldr	r2, [pc, #340]	; (80022c4 <__aeabi_dsub+0x360>)
 800216e:	4442      	add	r2, r8
 8002170:	2a00      	cmp	r2, #0
 8002172:	d100      	bne.n	8002176 <__aeabi_dsub+0x212>
 8002174:	e0b5      	b.n	80022e2 <__aeabi_dsub+0x37e>
 8002176:	4642      	mov	r2, r8
 8002178:	4644      	mov	r4, r8
 800217a:	1a82      	subs	r2, r0, r2
 800217c:	2c00      	cmp	r4, #0
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x21e>
 8002180:	e138      	b.n	80023f4 <__aeabi_dsub+0x490>
 8002182:	4e4e      	ldr	r6, [pc, #312]	; (80022bc <__aeabi_dsub+0x358>)
 8002184:	42b0      	cmp	r0, r6
 8002186:	d100      	bne.n	800218a <__aeabi_dsub+0x226>
 8002188:	e1de      	b.n	8002548 <__aeabi_dsub+0x5e4>
 800218a:	2680      	movs	r6, #128	; 0x80
 800218c:	4664      	mov	r4, ip
 800218e:	0436      	lsls	r6, r6, #16
 8002190:	4334      	orrs	r4, r6
 8002192:	46a4      	mov	ip, r4
 8002194:	2a38      	cmp	r2, #56	; 0x38
 8002196:	dd00      	ble.n	800219a <__aeabi_dsub+0x236>
 8002198:	e196      	b.n	80024c8 <__aeabi_dsub+0x564>
 800219a:	2a1f      	cmp	r2, #31
 800219c:	dd00      	ble.n	80021a0 <__aeabi_dsub+0x23c>
 800219e:	e224      	b.n	80025ea <__aeabi_dsub+0x686>
 80021a0:	2620      	movs	r6, #32
 80021a2:	1ab4      	subs	r4, r6, r2
 80021a4:	46a2      	mov	sl, r4
 80021a6:	4664      	mov	r4, ip
 80021a8:	4656      	mov	r6, sl
 80021aa:	40b4      	lsls	r4, r6
 80021ac:	46a1      	mov	r9, r4
 80021ae:	001c      	movs	r4, r3
 80021b0:	464e      	mov	r6, r9
 80021b2:	40d4      	lsrs	r4, r2
 80021b4:	4326      	orrs	r6, r4
 80021b6:	0034      	movs	r4, r6
 80021b8:	4656      	mov	r6, sl
 80021ba:	40b3      	lsls	r3, r6
 80021bc:	1e5e      	subs	r6, r3, #1
 80021be:	41b3      	sbcs	r3, r6
 80021c0:	431c      	orrs	r4, r3
 80021c2:	4663      	mov	r3, ip
 80021c4:	40d3      	lsrs	r3, r2
 80021c6:	18c9      	adds	r1, r1, r3
 80021c8:	19e4      	adds	r4, r4, r7
 80021ca:	42bc      	cmp	r4, r7
 80021cc:	41bf      	sbcs	r7, r7
 80021ce:	427f      	negs	r7, r7
 80021d0:	46b9      	mov	r9, r7
 80021d2:	4680      	mov	r8, r0
 80021d4:	4489      	add	r9, r1
 80021d6:	e0d8      	b.n	800238a <__aeabi_dsub+0x426>
 80021d8:	4640      	mov	r0, r8
 80021da:	4c3b      	ldr	r4, [pc, #236]	; (80022c8 <__aeabi_dsub+0x364>)
 80021dc:	3001      	adds	r0, #1
 80021de:	4220      	tst	r0, r4
 80021e0:	d000      	beq.n	80021e4 <__aeabi_dsub+0x280>
 80021e2:	e0b4      	b.n	800234e <__aeabi_dsub+0x3ea>
 80021e4:	4640      	mov	r0, r8
 80021e6:	2800      	cmp	r0, #0
 80021e8:	d000      	beq.n	80021ec <__aeabi_dsub+0x288>
 80021ea:	e144      	b.n	8002476 <__aeabi_dsub+0x512>
 80021ec:	4660      	mov	r0, ip
 80021ee:	4318      	orrs	r0, r3
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dsub+0x290>
 80021f2:	e190      	b.n	8002516 <__aeabi_dsub+0x5b2>
 80021f4:	0008      	movs	r0, r1
 80021f6:	4338      	orrs	r0, r7
 80021f8:	d000      	beq.n	80021fc <__aeabi_dsub+0x298>
 80021fa:	e1aa      	b.n	8002552 <__aeabi_dsub+0x5ee>
 80021fc:	4661      	mov	r1, ip
 80021fe:	08db      	lsrs	r3, r3, #3
 8002200:	0749      	lsls	r1, r1, #29
 8002202:	430b      	orrs	r3, r1
 8002204:	4661      	mov	r1, ip
 8002206:	08cc      	lsrs	r4, r1, #3
 8002208:	e027      	b.n	800225a <__aeabi_dsub+0x2f6>
 800220a:	0008      	movs	r0, r1
 800220c:	4338      	orrs	r0, r7
 800220e:	d061      	beq.n	80022d4 <__aeabi_dsub+0x370>
 8002210:	1e50      	subs	r0, r2, #1
 8002212:	2a01      	cmp	r2, #1
 8002214:	d100      	bne.n	8002218 <__aeabi_dsub+0x2b4>
 8002216:	e139      	b.n	800248c <__aeabi_dsub+0x528>
 8002218:	42a2      	cmp	r2, r4
 800221a:	d027      	beq.n	800226c <__aeabi_dsub+0x308>
 800221c:	0002      	movs	r2, r0
 800221e:	e75d      	b.n	80020dc <__aeabi_dsub+0x178>
 8002220:	0002      	movs	r2, r0
 8002222:	391f      	subs	r1, #31
 8002224:	40ca      	lsrs	r2, r1
 8002226:	0011      	movs	r1, r2
 8002228:	2b20      	cmp	r3, #32
 800222a:	d003      	beq.n	8002234 <__aeabi_dsub+0x2d0>
 800222c:	2240      	movs	r2, #64	; 0x40
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	4098      	lsls	r0, r3
 8002232:	4304      	orrs	r4, r0
 8002234:	1e63      	subs	r3, r4, #1
 8002236:	419c      	sbcs	r4, r3
 8002238:	2300      	movs	r3, #0
 800223a:	4699      	mov	r9, r3
 800223c:	4698      	mov	r8, r3
 800223e:	430c      	orrs	r4, r1
 8002240:	0763      	lsls	r3, r4, #29
 8002242:	d000      	beq.n	8002246 <__aeabi_dsub+0x2e2>
 8002244:	e712      	b.n	800206c <__aeabi_dsub+0x108>
 8002246:	464b      	mov	r3, r9
 8002248:	464a      	mov	r2, r9
 800224a:	08e4      	lsrs	r4, r4, #3
 800224c:	075b      	lsls	r3, r3, #29
 800224e:	4323      	orrs	r3, r4
 8002250:	08d4      	lsrs	r4, r2, #3
 8002252:	4642      	mov	r2, r8
 8002254:	4919      	ldr	r1, [pc, #100]	; (80022bc <__aeabi_dsub+0x358>)
 8002256:	428a      	cmp	r2, r1
 8002258:	d00e      	beq.n	8002278 <__aeabi_dsub+0x314>
 800225a:	0324      	lsls	r4, r4, #12
 800225c:	0552      	lsls	r2, r2, #21
 800225e:	0b24      	lsrs	r4, r4, #12
 8002260:	0d52      	lsrs	r2, r2, #21
 8002262:	e722      	b.n	80020aa <__aeabi_dsub+0x146>
 8002264:	000a      	movs	r2, r1
 8002266:	2400      	movs	r4, #0
 8002268:	2300      	movs	r3, #0
 800226a:	e71e      	b.n	80020aa <__aeabi_dsub+0x146>
 800226c:	08db      	lsrs	r3, r3, #3
 800226e:	4662      	mov	r2, ip
 8002270:	0752      	lsls	r2, r2, #29
 8002272:	4313      	orrs	r3, r2
 8002274:	4662      	mov	r2, ip
 8002276:	08d4      	lsrs	r4, r2, #3
 8002278:	001a      	movs	r2, r3
 800227a:	4322      	orrs	r2, r4
 800227c:	d100      	bne.n	8002280 <__aeabi_dsub+0x31c>
 800227e:	e1fc      	b.n	800267a <__aeabi_dsub+0x716>
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	0312      	lsls	r2, r2, #12
 8002284:	4314      	orrs	r4, r2
 8002286:	0324      	lsls	r4, r4, #12
 8002288:	4a0c      	ldr	r2, [pc, #48]	; (80022bc <__aeabi_dsub+0x358>)
 800228a:	0b24      	lsrs	r4, r4, #12
 800228c:	e70d      	b.n	80020aa <__aeabi_dsub+0x146>
 800228e:	0020      	movs	r0, r4
 8002290:	f000 fb74 	bl	800297c <__clzsi2>
 8002294:	0001      	movs	r1, r0
 8002296:	3118      	adds	r1, #24
 8002298:	291f      	cmp	r1, #31
 800229a:	dc00      	bgt.n	800229e <__aeabi_dsub+0x33a>
 800229c:	e6c4      	b.n	8002028 <__aeabi_dsub+0xc4>
 800229e:	3808      	subs	r0, #8
 80022a0:	4084      	lsls	r4, r0
 80022a2:	4643      	mov	r3, r8
 80022a4:	0020      	movs	r0, r4
 80022a6:	2400      	movs	r4, #0
 80022a8:	4588      	cmp	r8, r1
 80022aa:	dc00      	bgt.n	80022ae <__aeabi_dsub+0x34a>
 80022ac:	e6c8      	b.n	8002040 <__aeabi_dsub+0xdc>
 80022ae:	4a04      	ldr	r2, [pc, #16]	; (80022c0 <__aeabi_dsub+0x35c>)
 80022b0:	1a5b      	subs	r3, r3, r1
 80022b2:	4010      	ands	r0, r2
 80022b4:	4698      	mov	r8, r3
 80022b6:	4681      	mov	r9, r0
 80022b8:	e6d6      	b.n	8002068 <__aeabi_dsub+0x104>
 80022ba:	46c0      	nop			; (mov r8, r8)
 80022bc:	000007ff 	.word	0x000007ff
 80022c0:	ff7fffff 	.word	0xff7fffff
 80022c4:	fffff801 	.word	0xfffff801
 80022c8:	000007fe 	.word	0x000007fe
 80022cc:	430f      	orrs	r7, r1
 80022ce:	1e7a      	subs	r2, r7, #1
 80022d0:	4197      	sbcs	r7, r2
 80022d2:	e691      	b.n	8001ff8 <__aeabi_dsub+0x94>
 80022d4:	4661      	mov	r1, ip
 80022d6:	08db      	lsrs	r3, r3, #3
 80022d8:	0749      	lsls	r1, r1, #29
 80022da:	430b      	orrs	r3, r1
 80022dc:	4661      	mov	r1, ip
 80022de:	08cc      	lsrs	r4, r1, #3
 80022e0:	e7b8      	b.n	8002254 <__aeabi_dsub+0x2f0>
 80022e2:	4640      	mov	r0, r8
 80022e4:	4cd3      	ldr	r4, [pc, #844]	; (8002634 <__aeabi_dsub+0x6d0>)
 80022e6:	3001      	adds	r0, #1
 80022e8:	4220      	tst	r0, r4
 80022ea:	d000      	beq.n	80022ee <__aeabi_dsub+0x38a>
 80022ec:	e0a2      	b.n	8002434 <__aeabi_dsub+0x4d0>
 80022ee:	4640      	mov	r0, r8
 80022f0:	2800      	cmp	r0, #0
 80022f2:	d000      	beq.n	80022f6 <__aeabi_dsub+0x392>
 80022f4:	e101      	b.n	80024fa <__aeabi_dsub+0x596>
 80022f6:	4660      	mov	r0, ip
 80022f8:	4318      	orrs	r0, r3
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x39a>
 80022fc:	e15e      	b.n	80025bc <__aeabi_dsub+0x658>
 80022fe:	0008      	movs	r0, r1
 8002300:	4338      	orrs	r0, r7
 8002302:	d000      	beq.n	8002306 <__aeabi_dsub+0x3a2>
 8002304:	e15f      	b.n	80025c6 <__aeabi_dsub+0x662>
 8002306:	4661      	mov	r1, ip
 8002308:	08db      	lsrs	r3, r3, #3
 800230a:	0749      	lsls	r1, r1, #29
 800230c:	430b      	orrs	r3, r1
 800230e:	4661      	mov	r1, ip
 8002310:	08cc      	lsrs	r4, r1, #3
 8002312:	e7a2      	b.n	800225a <__aeabi_dsub+0x2f6>
 8002314:	4dc8      	ldr	r5, [pc, #800]	; (8002638 <__aeabi_dsub+0x6d4>)
 8002316:	42a8      	cmp	r0, r5
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x3b8>
 800231a:	e0cf      	b.n	80024bc <__aeabi_dsub+0x558>
 800231c:	2580      	movs	r5, #128	; 0x80
 800231e:	4664      	mov	r4, ip
 8002320:	042d      	lsls	r5, r5, #16
 8002322:	432c      	orrs	r4, r5
 8002324:	46a4      	mov	ip, r4
 8002326:	2a38      	cmp	r2, #56	; 0x38
 8002328:	dc56      	bgt.n	80023d8 <__aeabi_dsub+0x474>
 800232a:	2a1f      	cmp	r2, #31
 800232c:	dd00      	ble.n	8002330 <__aeabi_dsub+0x3cc>
 800232e:	e0d1      	b.n	80024d4 <__aeabi_dsub+0x570>
 8002330:	2520      	movs	r5, #32
 8002332:	001e      	movs	r6, r3
 8002334:	1aad      	subs	r5, r5, r2
 8002336:	4664      	mov	r4, ip
 8002338:	40ab      	lsls	r3, r5
 800233a:	40ac      	lsls	r4, r5
 800233c:	40d6      	lsrs	r6, r2
 800233e:	1e5d      	subs	r5, r3, #1
 8002340:	41ab      	sbcs	r3, r5
 8002342:	4334      	orrs	r4, r6
 8002344:	4323      	orrs	r3, r4
 8002346:	4664      	mov	r4, ip
 8002348:	40d4      	lsrs	r4, r2
 800234a:	1b09      	subs	r1, r1, r4
 800234c:	e049      	b.n	80023e2 <__aeabi_dsub+0x47e>
 800234e:	4660      	mov	r0, ip
 8002350:	1bdc      	subs	r4, r3, r7
 8002352:	1a46      	subs	r6, r0, r1
 8002354:	42a3      	cmp	r3, r4
 8002356:	4180      	sbcs	r0, r0
 8002358:	4240      	negs	r0, r0
 800235a:	4681      	mov	r9, r0
 800235c:	0030      	movs	r0, r6
 800235e:	464e      	mov	r6, r9
 8002360:	1b80      	subs	r0, r0, r6
 8002362:	4681      	mov	r9, r0
 8002364:	0200      	lsls	r0, r0, #8
 8002366:	d476      	bmi.n	8002456 <__aeabi_dsub+0x4f2>
 8002368:	464b      	mov	r3, r9
 800236a:	4323      	orrs	r3, r4
 800236c:	d000      	beq.n	8002370 <__aeabi_dsub+0x40c>
 800236e:	e652      	b.n	8002016 <__aeabi_dsub+0xb2>
 8002370:	2400      	movs	r4, #0
 8002372:	2500      	movs	r5, #0
 8002374:	e771      	b.n	800225a <__aeabi_dsub+0x2f6>
 8002376:	4339      	orrs	r1, r7
 8002378:	000c      	movs	r4, r1
 800237a:	1e62      	subs	r2, r4, #1
 800237c:	4194      	sbcs	r4, r2
 800237e:	18e4      	adds	r4, r4, r3
 8002380:	429c      	cmp	r4, r3
 8002382:	419b      	sbcs	r3, r3
 8002384:	425b      	negs	r3, r3
 8002386:	4463      	add	r3, ip
 8002388:	4699      	mov	r9, r3
 800238a:	464b      	mov	r3, r9
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	d400      	bmi.n	8002392 <__aeabi_dsub+0x42e>
 8002390:	e756      	b.n	8002240 <__aeabi_dsub+0x2dc>
 8002392:	2301      	movs	r3, #1
 8002394:	469c      	mov	ip, r3
 8002396:	4ba8      	ldr	r3, [pc, #672]	; (8002638 <__aeabi_dsub+0x6d4>)
 8002398:	44e0      	add	r8, ip
 800239a:	4598      	cmp	r8, r3
 800239c:	d038      	beq.n	8002410 <__aeabi_dsub+0x4ac>
 800239e:	464b      	mov	r3, r9
 80023a0:	48a6      	ldr	r0, [pc, #664]	; (800263c <__aeabi_dsub+0x6d8>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	4003      	ands	r3, r0
 80023a6:	0018      	movs	r0, r3
 80023a8:	0863      	lsrs	r3, r4, #1
 80023aa:	4014      	ands	r4, r2
 80023ac:	431c      	orrs	r4, r3
 80023ae:	07c3      	lsls	r3, r0, #31
 80023b0:	431c      	orrs	r4, r3
 80023b2:	0843      	lsrs	r3, r0, #1
 80023b4:	4699      	mov	r9, r3
 80023b6:	e657      	b.n	8002068 <__aeabi_dsub+0x104>
 80023b8:	0010      	movs	r0, r2
 80023ba:	000e      	movs	r6, r1
 80023bc:	3820      	subs	r0, #32
 80023be:	40c6      	lsrs	r6, r0
 80023c0:	2a20      	cmp	r2, #32
 80023c2:	d004      	beq.n	80023ce <__aeabi_dsub+0x46a>
 80023c4:	2040      	movs	r0, #64	; 0x40
 80023c6:	1a82      	subs	r2, r0, r2
 80023c8:	4091      	lsls	r1, r2
 80023ca:	430f      	orrs	r7, r1
 80023cc:	46b9      	mov	r9, r7
 80023ce:	464f      	mov	r7, r9
 80023d0:	1e7a      	subs	r2, r7, #1
 80023d2:	4197      	sbcs	r7, r2
 80023d4:	4337      	orrs	r7, r6
 80023d6:	e60f      	b.n	8001ff8 <__aeabi_dsub+0x94>
 80023d8:	4662      	mov	r2, ip
 80023da:	431a      	orrs	r2, r3
 80023dc:	0013      	movs	r3, r2
 80023de:	1e5a      	subs	r2, r3, #1
 80023e0:	4193      	sbcs	r3, r2
 80023e2:	1afc      	subs	r4, r7, r3
 80023e4:	42a7      	cmp	r7, r4
 80023e6:	41bf      	sbcs	r7, r7
 80023e8:	427f      	negs	r7, r7
 80023ea:	1bcb      	subs	r3, r1, r7
 80023ec:	4699      	mov	r9, r3
 80023ee:	465d      	mov	r5, fp
 80023f0:	4680      	mov	r8, r0
 80023f2:	e608      	b.n	8002006 <__aeabi_dsub+0xa2>
 80023f4:	4666      	mov	r6, ip
 80023f6:	431e      	orrs	r6, r3
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x498>
 80023fa:	e0be      	b.n	800257a <__aeabi_dsub+0x616>
 80023fc:	1e56      	subs	r6, r2, #1
 80023fe:	2a01      	cmp	r2, #1
 8002400:	d100      	bne.n	8002404 <__aeabi_dsub+0x4a0>
 8002402:	e109      	b.n	8002618 <__aeabi_dsub+0x6b4>
 8002404:	4c8c      	ldr	r4, [pc, #560]	; (8002638 <__aeabi_dsub+0x6d4>)
 8002406:	42a2      	cmp	r2, r4
 8002408:	d100      	bne.n	800240c <__aeabi_dsub+0x4a8>
 800240a:	e119      	b.n	8002640 <__aeabi_dsub+0x6dc>
 800240c:	0032      	movs	r2, r6
 800240e:	e6c1      	b.n	8002194 <__aeabi_dsub+0x230>
 8002410:	4642      	mov	r2, r8
 8002412:	2400      	movs	r4, #0
 8002414:	2300      	movs	r3, #0
 8002416:	e648      	b.n	80020aa <__aeabi_dsub+0x146>
 8002418:	2020      	movs	r0, #32
 800241a:	000c      	movs	r4, r1
 800241c:	1a80      	subs	r0, r0, r2
 800241e:	003e      	movs	r6, r7
 8002420:	4087      	lsls	r7, r0
 8002422:	4084      	lsls	r4, r0
 8002424:	40d6      	lsrs	r6, r2
 8002426:	1e78      	subs	r0, r7, #1
 8002428:	4187      	sbcs	r7, r0
 800242a:	40d1      	lsrs	r1, r2
 800242c:	4334      	orrs	r4, r6
 800242e:	433c      	orrs	r4, r7
 8002430:	448c      	add	ip, r1
 8002432:	e7a4      	b.n	800237e <__aeabi_dsub+0x41a>
 8002434:	4a80      	ldr	r2, [pc, #512]	; (8002638 <__aeabi_dsub+0x6d4>)
 8002436:	4290      	cmp	r0, r2
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x4d8>
 800243a:	e0e9      	b.n	8002610 <__aeabi_dsub+0x6ac>
 800243c:	19df      	adds	r7, r3, r7
 800243e:	429f      	cmp	r7, r3
 8002440:	419b      	sbcs	r3, r3
 8002442:	4461      	add	r1, ip
 8002444:	425b      	negs	r3, r3
 8002446:	18c9      	adds	r1, r1, r3
 8002448:	07cc      	lsls	r4, r1, #31
 800244a:	087f      	lsrs	r7, r7, #1
 800244c:	084b      	lsrs	r3, r1, #1
 800244e:	4699      	mov	r9, r3
 8002450:	4680      	mov	r8, r0
 8002452:	433c      	orrs	r4, r7
 8002454:	e6f4      	b.n	8002240 <__aeabi_dsub+0x2dc>
 8002456:	1afc      	subs	r4, r7, r3
 8002458:	42a7      	cmp	r7, r4
 800245a:	41bf      	sbcs	r7, r7
 800245c:	4663      	mov	r3, ip
 800245e:	427f      	negs	r7, r7
 8002460:	1ac9      	subs	r1, r1, r3
 8002462:	1bcb      	subs	r3, r1, r7
 8002464:	4699      	mov	r9, r3
 8002466:	465d      	mov	r5, fp
 8002468:	e5d5      	b.n	8002016 <__aeabi_dsub+0xb2>
 800246a:	08ff      	lsrs	r7, r7, #3
 800246c:	074b      	lsls	r3, r1, #29
 800246e:	465d      	mov	r5, fp
 8002470:	433b      	orrs	r3, r7
 8002472:	08cc      	lsrs	r4, r1, #3
 8002474:	e6ee      	b.n	8002254 <__aeabi_dsub+0x2f0>
 8002476:	4662      	mov	r2, ip
 8002478:	431a      	orrs	r2, r3
 800247a:	d000      	beq.n	800247e <__aeabi_dsub+0x51a>
 800247c:	e082      	b.n	8002584 <__aeabi_dsub+0x620>
 800247e:	000b      	movs	r3, r1
 8002480:	433b      	orrs	r3, r7
 8002482:	d11b      	bne.n	80024bc <__aeabi_dsub+0x558>
 8002484:	2480      	movs	r4, #128	; 0x80
 8002486:	2500      	movs	r5, #0
 8002488:	0324      	lsls	r4, r4, #12
 800248a:	e6f9      	b.n	8002280 <__aeabi_dsub+0x31c>
 800248c:	19dc      	adds	r4, r3, r7
 800248e:	429c      	cmp	r4, r3
 8002490:	419b      	sbcs	r3, r3
 8002492:	4461      	add	r1, ip
 8002494:	4689      	mov	r9, r1
 8002496:	425b      	negs	r3, r3
 8002498:	4499      	add	r9, r3
 800249a:	464b      	mov	r3, r9
 800249c:	021b      	lsls	r3, r3, #8
 800249e:	d444      	bmi.n	800252a <__aeabi_dsub+0x5c6>
 80024a0:	2301      	movs	r3, #1
 80024a2:	4698      	mov	r8, r3
 80024a4:	e6cc      	b.n	8002240 <__aeabi_dsub+0x2dc>
 80024a6:	1bdc      	subs	r4, r3, r7
 80024a8:	4662      	mov	r2, ip
 80024aa:	42a3      	cmp	r3, r4
 80024ac:	419b      	sbcs	r3, r3
 80024ae:	1a51      	subs	r1, r2, r1
 80024b0:	425b      	negs	r3, r3
 80024b2:	1acb      	subs	r3, r1, r3
 80024b4:	4699      	mov	r9, r3
 80024b6:	2301      	movs	r3, #1
 80024b8:	4698      	mov	r8, r3
 80024ba:	e5a4      	b.n	8002006 <__aeabi_dsub+0xa2>
 80024bc:	08ff      	lsrs	r7, r7, #3
 80024be:	074b      	lsls	r3, r1, #29
 80024c0:	465d      	mov	r5, fp
 80024c2:	433b      	orrs	r3, r7
 80024c4:	08cc      	lsrs	r4, r1, #3
 80024c6:	e6d7      	b.n	8002278 <__aeabi_dsub+0x314>
 80024c8:	4662      	mov	r2, ip
 80024ca:	431a      	orrs	r2, r3
 80024cc:	0014      	movs	r4, r2
 80024ce:	1e63      	subs	r3, r4, #1
 80024d0:	419c      	sbcs	r4, r3
 80024d2:	e679      	b.n	80021c8 <__aeabi_dsub+0x264>
 80024d4:	0015      	movs	r5, r2
 80024d6:	4664      	mov	r4, ip
 80024d8:	3d20      	subs	r5, #32
 80024da:	40ec      	lsrs	r4, r5
 80024dc:	46a0      	mov	r8, r4
 80024de:	2a20      	cmp	r2, #32
 80024e0:	d005      	beq.n	80024ee <__aeabi_dsub+0x58a>
 80024e2:	2540      	movs	r5, #64	; 0x40
 80024e4:	4664      	mov	r4, ip
 80024e6:	1aaa      	subs	r2, r5, r2
 80024e8:	4094      	lsls	r4, r2
 80024ea:	4323      	orrs	r3, r4
 80024ec:	469a      	mov	sl, r3
 80024ee:	4654      	mov	r4, sl
 80024f0:	1e63      	subs	r3, r4, #1
 80024f2:	419c      	sbcs	r4, r3
 80024f4:	4643      	mov	r3, r8
 80024f6:	4323      	orrs	r3, r4
 80024f8:	e773      	b.n	80023e2 <__aeabi_dsub+0x47e>
 80024fa:	4662      	mov	r2, ip
 80024fc:	431a      	orrs	r2, r3
 80024fe:	d023      	beq.n	8002548 <__aeabi_dsub+0x5e4>
 8002500:	000a      	movs	r2, r1
 8002502:	433a      	orrs	r2, r7
 8002504:	d000      	beq.n	8002508 <__aeabi_dsub+0x5a4>
 8002506:	e0a0      	b.n	800264a <__aeabi_dsub+0x6e6>
 8002508:	4662      	mov	r2, ip
 800250a:	08db      	lsrs	r3, r3, #3
 800250c:	0752      	lsls	r2, r2, #29
 800250e:	4313      	orrs	r3, r2
 8002510:	4662      	mov	r2, ip
 8002512:	08d4      	lsrs	r4, r2, #3
 8002514:	e6b0      	b.n	8002278 <__aeabi_dsub+0x314>
 8002516:	000b      	movs	r3, r1
 8002518:	433b      	orrs	r3, r7
 800251a:	d100      	bne.n	800251e <__aeabi_dsub+0x5ba>
 800251c:	e728      	b.n	8002370 <__aeabi_dsub+0x40c>
 800251e:	08ff      	lsrs	r7, r7, #3
 8002520:	074b      	lsls	r3, r1, #29
 8002522:	465d      	mov	r5, fp
 8002524:	433b      	orrs	r3, r7
 8002526:	08cc      	lsrs	r4, r1, #3
 8002528:	e697      	b.n	800225a <__aeabi_dsub+0x2f6>
 800252a:	2302      	movs	r3, #2
 800252c:	4698      	mov	r8, r3
 800252e:	e736      	b.n	800239e <__aeabi_dsub+0x43a>
 8002530:	1afc      	subs	r4, r7, r3
 8002532:	42a7      	cmp	r7, r4
 8002534:	41bf      	sbcs	r7, r7
 8002536:	4663      	mov	r3, ip
 8002538:	427f      	negs	r7, r7
 800253a:	1ac9      	subs	r1, r1, r3
 800253c:	1bcb      	subs	r3, r1, r7
 800253e:	4699      	mov	r9, r3
 8002540:	2301      	movs	r3, #1
 8002542:	465d      	mov	r5, fp
 8002544:	4698      	mov	r8, r3
 8002546:	e55e      	b.n	8002006 <__aeabi_dsub+0xa2>
 8002548:	074b      	lsls	r3, r1, #29
 800254a:	08ff      	lsrs	r7, r7, #3
 800254c:	433b      	orrs	r3, r7
 800254e:	08cc      	lsrs	r4, r1, #3
 8002550:	e692      	b.n	8002278 <__aeabi_dsub+0x314>
 8002552:	1bdc      	subs	r4, r3, r7
 8002554:	4660      	mov	r0, ip
 8002556:	42a3      	cmp	r3, r4
 8002558:	41b6      	sbcs	r6, r6
 800255a:	1a40      	subs	r0, r0, r1
 800255c:	4276      	negs	r6, r6
 800255e:	1b80      	subs	r0, r0, r6
 8002560:	4681      	mov	r9, r0
 8002562:	0200      	lsls	r0, r0, #8
 8002564:	d560      	bpl.n	8002628 <__aeabi_dsub+0x6c4>
 8002566:	1afc      	subs	r4, r7, r3
 8002568:	42a7      	cmp	r7, r4
 800256a:	41bf      	sbcs	r7, r7
 800256c:	4663      	mov	r3, ip
 800256e:	427f      	negs	r7, r7
 8002570:	1ac9      	subs	r1, r1, r3
 8002572:	1bcb      	subs	r3, r1, r7
 8002574:	4699      	mov	r9, r3
 8002576:	465d      	mov	r5, fp
 8002578:	e576      	b.n	8002068 <__aeabi_dsub+0x104>
 800257a:	08ff      	lsrs	r7, r7, #3
 800257c:	074b      	lsls	r3, r1, #29
 800257e:	433b      	orrs	r3, r7
 8002580:	08cc      	lsrs	r4, r1, #3
 8002582:	e667      	b.n	8002254 <__aeabi_dsub+0x2f0>
 8002584:	000a      	movs	r2, r1
 8002586:	08db      	lsrs	r3, r3, #3
 8002588:	433a      	orrs	r2, r7
 800258a:	d100      	bne.n	800258e <__aeabi_dsub+0x62a>
 800258c:	e66f      	b.n	800226e <__aeabi_dsub+0x30a>
 800258e:	4662      	mov	r2, ip
 8002590:	0752      	lsls	r2, r2, #29
 8002592:	4313      	orrs	r3, r2
 8002594:	4662      	mov	r2, ip
 8002596:	08d4      	lsrs	r4, r2, #3
 8002598:	2280      	movs	r2, #128	; 0x80
 800259a:	0312      	lsls	r2, r2, #12
 800259c:	4214      	tst	r4, r2
 800259e:	d007      	beq.n	80025b0 <__aeabi_dsub+0x64c>
 80025a0:	08c8      	lsrs	r0, r1, #3
 80025a2:	4210      	tst	r0, r2
 80025a4:	d104      	bne.n	80025b0 <__aeabi_dsub+0x64c>
 80025a6:	465d      	mov	r5, fp
 80025a8:	0004      	movs	r4, r0
 80025aa:	08fb      	lsrs	r3, r7, #3
 80025ac:	0749      	lsls	r1, r1, #29
 80025ae:	430b      	orrs	r3, r1
 80025b0:	0f5a      	lsrs	r2, r3, #29
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	08db      	lsrs	r3, r3, #3
 80025b6:	0752      	lsls	r2, r2, #29
 80025b8:	4313      	orrs	r3, r2
 80025ba:	e65d      	b.n	8002278 <__aeabi_dsub+0x314>
 80025bc:	074b      	lsls	r3, r1, #29
 80025be:	08ff      	lsrs	r7, r7, #3
 80025c0:	433b      	orrs	r3, r7
 80025c2:	08cc      	lsrs	r4, r1, #3
 80025c4:	e649      	b.n	800225a <__aeabi_dsub+0x2f6>
 80025c6:	19dc      	adds	r4, r3, r7
 80025c8:	429c      	cmp	r4, r3
 80025ca:	419b      	sbcs	r3, r3
 80025cc:	4461      	add	r1, ip
 80025ce:	4689      	mov	r9, r1
 80025d0:	425b      	negs	r3, r3
 80025d2:	4499      	add	r9, r3
 80025d4:	464b      	mov	r3, r9
 80025d6:	021b      	lsls	r3, r3, #8
 80025d8:	d400      	bmi.n	80025dc <__aeabi_dsub+0x678>
 80025da:	e631      	b.n	8002240 <__aeabi_dsub+0x2dc>
 80025dc:	464a      	mov	r2, r9
 80025de:	4b17      	ldr	r3, [pc, #92]	; (800263c <__aeabi_dsub+0x6d8>)
 80025e0:	401a      	ands	r2, r3
 80025e2:	2301      	movs	r3, #1
 80025e4:	4691      	mov	r9, r2
 80025e6:	4698      	mov	r8, r3
 80025e8:	e62a      	b.n	8002240 <__aeabi_dsub+0x2dc>
 80025ea:	0016      	movs	r6, r2
 80025ec:	4664      	mov	r4, ip
 80025ee:	3e20      	subs	r6, #32
 80025f0:	40f4      	lsrs	r4, r6
 80025f2:	46a0      	mov	r8, r4
 80025f4:	2a20      	cmp	r2, #32
 80025f6:	d005      	beq.n	8002604 <__aeabi_dsub+0x6a0>
 80025f8:	2640      	movs	r6, #64	; 0x40
 80025fa:	4664      	mov	r4, ip
 80025fc:	1ab2      	subs	r2, r6, r2
 80025fe:	4094      	lsls	r4, r2
 8002600:	4323      	orrs	r3, r4
 8002602:	469a      	mov	sl, r3
 8002604:	4654      	mov	r4, sl
 8002606:	1e63      	subs	r3, r4, #1
 8002608:	419c      	sbcs	r4, r3
 800260a:	4643      	mov	r3, r8
 800260c:	431c      	orrs	r4, r3
 800260e:	e5db      	b.n	80021c8 <__aeabi_dsub+0x264>
 8002610:	0002      	movs	r2, r0
 8002612:	2400      	movs	r4, #0
 8002614:	2300      	movs	r3, #0
 8002616:	e548      	b.n	80020aa <__aeabi_dsub+0x146>
 8002618:	19dc      	adds	r4, r3, r7
 800261a:	42bc      	cmp	r4, r7
 800261c:	41bf      	sbcs	r7, r7
 800261e:	4461      	add	r1, ip
 8002620:	4689      	mov	r9, r1
 8002622:	427f      	negs	r7, r7
 8002624:	44b9      	add	r9, r7
 8002626:	e738      	b.n	800249a <__aeabi_dsub+0x536>
 8002628:	464b      	mov	r3, r9
 800262a:	4323      	orrs	r3, r4
 800262c:	d100      	bne.n	8002630 <__aeabi_dsub+0x6cc>
 800262e:	e69f      	b.n	8002370 <__aeabi_dsub+0x40c>
 8002630:	e606      	b.n	8002240 <__aeabi_dsub+0x2dc>
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	000007fe 	.word	0x000007fe
 8002638:	000007ff 	.word	0x000007ff
 800263c:	ff7fffff 	.word	0xff7fffff
 8002640:	08ff      	lsrs	r7, r7, #3
 8002642:	074b      	lsls	r3, r1, #29
 8002644:	433b      	orrs	r3, r7
 8002646:	08cc      	lsrs	r4, r1, #3
 8002648:	e616      	b.n	8002278 <__aeabi_dsub+0x314>
 800264a:	4662      	mov	r2, ip
 800264c:	08db      	lsrs	r3, r3, #3
 800264e:	0752      	lsls	r2, r2, #29
 8002650:	4313      	orrs	r3, r2
 8002652:	4662      	mov	r2, ip
 8002654:	08d4      	lsrs	r4, r2, #3
 8002656:	2280      	movs	r2, #128	; 0x80
 8002658:	0312      	lsls	r2, r2, #12
 800265a:	4214      	tst	r4, r2
 800265c:	d007      	beq.n	800266e <__aeabi_dsub+0x70a>
 800265e:	08c8      	lsrs	r0, r1, #3
 8002660:	4210      	tst	r0, r2
 8002662:	d104      	bne.n	800266e <__aeabi_dsub+0x70a>
 8002664:	465d      	mov	r5, fp
 8002666:	0004      	movs	r4, r0
 8002668:	08fb      	lsrs	r3, r7, #3
 800266a:	0749      	lsls	r1, r1, #29
 800266c:	430b      	orrs	r3, r1
 800266e:	0f5a      	lsrs	r2, r3, #29
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	0752      	lsls	r2, r2, #29
 8002674:	08db      	lsrs	r3, r3, #3
 8002676:	4313      	orrs	r3, r2
 8002678:	e5fe      	b.n	8002278 <__aeabi_dsub+0x314>
 800267a:	2300      	movs	r3, #0
 800267c:	4a01      	ldr	r2, [pc, #4]	; (8002684 <__aeabi_dsub+0x720>)
 800267e:	001c      	movs	r4, r3
 8002680:	e513      	b.n	80020aa <__aeabi_dsub+0x146>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	000007ff 	.word	0x000007ff

08002688 <__aeabi_dcmpun>:
 8002688:	b570      	push	{r4, r5, r6, lr}
 800268a:	0005      	movs	r5, r0
 800268c:	480c      	ldr	r0, [pc, #48]	; (80026c0 <__aeabi_dcmpun+0x38>)
 800268e:	031c      	lsls	r4, r3, #12
 8002690:	0016      	movs	r6, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	030a      	lsls	r2, r1, #12
 8002696:	0049      	lsls	r1, r1, #1
 8002698:	0b12      	lsrs	r2, r2, #12
 800269a:	0d49      	lsrs	r1, r1, #21
 800269c:	0b24      	lsrs	r4, r4, #12
 800269e:	0d5b      	lsrs	r3, r3, #21
 80026a0:	4281      	cmp	r1, r0
 80026a2:	d008      	beq.n	80026b6 <__aeabi_dcmpun+0x2e>
 80026a4:	4a06      	ldr	r2, [pc, #24]	; (80026c0 <__aeabi_dcmpun+0x38>)
 80026a6:	2000      	movs	r0, #0
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d103      	bne.n	80026b4 <__aeabi_dcmpun+0x2c>
 80026ac:	0020      	movs	r0, r4
 80026ae:	4330      	orrs	r0, r6
 80026b0:	1e43      	subs	r3, r0, #1
 80026b2:	4198      	sbcs	r0, r3
 80026b4:	bd70      	pop	{r4, r5, r6, pc}
 80026b6:	2001      	movs	r0, #1
 80026b8:	432a      	orrs	r2, r5
 80026ba:	d1fb      	bne.n	80026b4 <__aeabi_dcmpun+0x2c>
 80026bc:	e7f2      	b.n	80026a4 <__aeabi_dcmpun+0x1c>
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	000007ff 	.word	0x000007ff

080026c4 <__aeabi_d2iz>:
 80026c4:	000a      	movs	r2, r1
 80026c6:	b530      	push	{r4, r5, lr}
 80026c8:	4c13      	ldr	r4, [pc, #76]	; (8002718 <__aeabi_d2iz+0x54>)
 80026ca:	0053      	lsls	r3, r2, #1
 80026cc:	0309      	lsls	r1, r1, #12
 80026ce:	0005      	movs	r5, r0
 80026d0:	0b09      	lsrs	r1, r1, #12
 80026d2:	2000      	movs	r0, #0
 80026d4:	0d5b      	lsrs	r3, r3, #21
 80026d6:	0fd2      	lsrs	r2, r2, #31
 80026d8:	42a3      	cmp	r3, r4
 80026da:	dd04      	ble.n	80026e6 <__aeabi_d2iz+0x22>
 80026dc:	480f      	ldr	r0, [pc, #60]	; (800271c <__aeabi_d2iz+0x58>)
 80026de:	4283      	cmp	r3, r0
 80026e0:	dd02      	ble.n	80026e8 <__aeabi_d2iz+0x24>
 80026e2:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <__aeabi_d2iz+0x5c>)
 80026e4:	18d0      	adds	r0, r2, r3
 80026e6:	bd30      	pop	{r4, r5, pc}
 80026e8:	2080      	movs	r0, #128	; 0x80
 80026ea:	0340      	lsls	r0, r0, #13
 80026ec:	4301      	orrs	r1, r0
 80026ee:	480d      	ldr	r0, [pc, #52]	; (8002724 <__aeabi_d2iz+0x60>)
 80026f0:	1ac0      	subs	r0, r0, r3
 80026f2:	281f      	cmp	r0, #31
 80026f4:	dd08      	ble.n	8002708 <__aeabi_d2iz+0x44>
 80026f6:	480c      	ldr	r0, [pc, #48]	; (8002728 <__aeabi_d2iz+0x64>)
 80026f8:	1ac3      	subs	r3, r0, r3
 80026fa:	40d9      	lsrs	r1, r3
 80026fc:	000b      	movs	r3, r1
 80026fe:	4258      	negs	r0, r3
 8002700:	2a00      	cmp	r2, #0
 8002702:	d1f0      	bne.n	80026e6 <__aeabi_d2iz+0x22>
 8002704:	0018      	movs	r0, r3
 8002706:	e7ee      	b.n	80026e6 <__aeabi_d2iz+0x22>
 8002708:	4c08      	ldr	r4, [pc, #32]	; (800272c <__aeabi_d2iz+0x68>)
 800270a:	40c5      	lsrs	r5, r0
 800270c:	46a4      	mov	ip, r4
 800270e:	4463      	add	r3, ip
 8002710:	4099      	lsls	r1, r3
 8002712:	000b      	movs	r3, r1
 8002714:	432b      	orrs	r3, r5
 8002716:	e7f2      	b.n	80026fe <__aeabi_d2iz+0x3a>
 8002718:	000003fe 	.word	0x000003fe
 800271c:	0000041d 	.word	0x0000041d
 8002720:	7fffffff 	.word	0x7fffffff
 8002724:	00000433 	.word	0x00000433
 8002728:	00000413 	.word	0x00000413
 800272c:	fffffbed 	.word	0xfffffbed

08002730 <__aeabi_i2d>:
 8002730:	b570      	push	{r4, r5, r6, lr}
 8002732:	2800      	cmp	r0, #0
 8002734:	d016      	beq.n	8002764 <__aeabi_i2d+0x34>
 8002736:	17c3      	asrs	r3, r0, #31
 8002738:	18c5      	adds	r5, r0, r3
 800273a:	405d      	eors	r5, r3
 800273c:	0fc4      	lsrs	r4, r0, #31
 800273e:	0028      	movs	r0, r5
 8002740:	f000 f91c 	bl	800297c <__clzsi2>
 8002744:	4a11      	ldr	r2, [pc, #68]	; (800278c <__aeabi_i2d+0x5c>)
 8002746:	1a12      	subs	r2, r2, r0
 8002748:	280a      	cmp	r0, #10
 800274a:	dc16      	bgt.n	800277a <__aeabi_i2d+0x4a>
 800274c:	0003      	movs	r3, r0
 800274e:	002e      	movs	r6, r5
 8002750:	3315      	adds	r3, #21
 8002752:	409e      	lsls	r6, r3
 8002754:	230b      	movs	r3, #11
 8002756:	1a18      	subs	r0, r3, r0
 8002758:	40c5      	lsrs	r5, r0
 800275a:	0552      	lsls	r2, r2, #21
 800275c:	032d      	lsls	r5, r5, #12
 800275e:	0b2d      	lsrs	r5, r5, #12
 8002760:	0d53      	lsrs	r3, r2, #21
 8002762:	e003      	b.n	800276c <__aeabi_i2d+0x3c>
 8002764:	2400      	movs	r4, #0
 8002766:	2300      	movs	r3, #0
 8002768:	2500      	movs	r5, #0
 800276a:	2600      	movs	r6, #0
 800276c:	051b      	lsls	r3, r3, #20
 800276e:	432b      	orrs	r3, r5
 8002770:	07e4      	lsls	r4, r4, #31
 8002772:	4323      	orrs	r3, r4
 8002774:	0030      	movs	r0, r6
 8002776:	0019      	movs	r1, r3
 8002778:	bd70      	pop	{r4, r5, r6, pc}
 800277a:	380b      	subs	r0, #11
 800277c:	4085      	lsls	r5, r0
 800277e:	0552      	lsls	r2, r2, #21
 8002780:	032d      	lsls	r5, r5, #12
 8002782:	2600      	movs	r6, #0
 8002784:	0b2d      	lsrs	r5, r5, #12
 8002786:	0d53      	lsrs	r3, r2, #21
 8002788:	e7f0      	b.n	800276c <__aeabi_i2d+0x3c>
 800278a:	46c0      	nop			; (mov r8, r8)
 800278c:	0000041e 	.word	0x0000041e

08002790 <__aeabi_ui2d>:
 8002790:	b510      	push	{r4, lr}
 8002792:	1e04      	subs	r4, r0, #0
 8002794:	d010      	beq.n	80027b8 <__aeabi_ui2d+0x28>
 8002796:	f000 f8f1 	bl	800297c <__clzsi2>
 800279a:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <__aeabi_ui2d+0x48>)
 800279c:	1a1b      	subs	r3, r3, r0
 800279e:	280a      	cmp	r0, #10
 80027a0:	dc11      	bgt.n	80027c6 <__aeabi_ui2d+0x36>
 80027a2:	220b      	movs	r2, #11
 80027a4:	0021      	movs	r1, r4
 80027a6:	1a12      	subs	r2, r2, r0
 80027a8:	40d1      	lsrs	r1, r2
 80027aa:	3015      	adds	r0, #21
 80027ac:	030a      	lsls	r2, r1, #12
 80027ae:	055b      	lsls	r3, r3, #21
 80027b0:	4084      	lsls	r4, r0
 80027b2:	0b12      	lsrs	r2, r2, #12
 80027b4:	0d5b      	lsrs	r3, r3, #21
 80027b6:	e001      	b.n	80027bc <__aeabi_ui2d+0x2c>
 80027b8:	2300      	movs	r3, #0
 80027ba:	2200      	movs	r2, #0
 80027bc:	051b      	lsls	r3, r3, #20
 80027be:	4313      	orrs	r3, r2
 80027c0:	0020      	movs	r0, r4
 80027c2:	0019      	movs	r1, r3
 80027c4:	bd10      	pop	{r4, pc}
 80027c6:	0022      	movs	r2, r4
 80027c8:	380b      	subs	r0, #11
 80027ca:	4082      	lsls	r2, r0
 80027cc:	055b      	lsls	r3, r3, #21
 80027ce:	0312      	lsls	r2, r2, #12
 80027d0:	2400      	movs	r4, #0
 80027d2:	0b12      	lsrs	r2, r2, #12
 80027d4:	0d5b      	lsrs	r3, r3, #21
 80027d6:	e7f1      	b.n	80027bc <__aeabi_ui2d+0x2c>
 80027d8:	0000041e 	.word	0x0000041e

080027dc <__aeabi_f2d>:
 80027dc:	b570      	push	{r4, r5, r6, lr}
 80027de:	0043      	lsls	r3, r0, #1
 80027e0:	0246      	lsls	r6, r0, #9
 80027e2:	0fc4      	lsrs	r4, r0, #31
 80027e4:	20fe      	movs	r0, #254	; 0xfe
 80027e6:	0e1b      	lsrs	r3, r3, #24
 80027e8:	1c59      	adds	r1, r3, #1
 80027ea:	0a75      	lsrs	r5, r6, #9
 80027ec:	4208      	tst	r0, r1
 80027ee:	d00c      	beq.n	800280a <__aeabi_f2d+0x2e>
 80027f0:	22e0      	movs	r2, #224	; 0xe0
 80027f2:	0092      	lsls	r2, r2, #2
 80027f4:	4694      	mov	ip, r2
 80027f6:	076d      	lsls	r5, r5, #29
 80027f8:	0b36      	lsrs	r6, r6, #12
 80027fa:	4463      	add	r3, ip
 80027fc:	051b      	lsls	r3, r3, #20
 80027fe:	4333      	orrs	r3, r6
 8002800:	07e4      	lsls	r4, r4, #31
 8002802:	4323      	orrs	r3, r4
 8002804:	0028      	movs	r0, r5
 8002806:	0019      	movs	r1, r3
 8002808:	bd70      	pop	{r4, r5, r6, pc}
 800280a:	2b00      	cmp	r3, #0
 800280c:	d114      	bne.n	8002838 <__aeabi_f2d+0x5c>
 800280e:	2d00      	cmp	r5, #0
 8002810:	d01b      	beq.n	800284a <__aeabi_f2d+0x6e>
 8002812:	0028      	movs	r0, r5
 8002814:	f000 f8b2 	bl	800297c <__clzsi2>
 8002818:	280a      	cmp	r0, #10
 800281a:	dc1c      	bgt.n	8002856 <__aeabi_f2d+0x7a>
 800281c:	230b      	movs	r3, #11
 800281e:	002e      	movs	r6, r5
 8002820:	1a1b      	subs	r3, r3, r0
 8002822:	40de      	lsrs	r6, r3
 8002824:	0003      	movs	r3, r0
 8002826:	3315      	adds	r3, #21
 8002828:	409d      	lsls	r5, r3
 800282a:	4a0e      	ldr	r2, [pc, #56]	; (8002864 <__aeabi_f2d+0x88>)
 800282c:	0336      	lsls	r6, r6, #12
 800282e:	1a12      	subs	r2, r2, r0
 8002830:	0552      	lsls	r2, r2, #21
 8002832:	0b36      	lsrs	r6, r6, #12
 8002834:	0d53      	lsrs	r3, r2, #21
 8002836:	e7e1      	b.n	80027fc <__aeabi_f2d+0x20>
 8002838:	2d00      	cmp	r5, #0
 800283a:	d009      	beq.n	8002850 <__aeabi_f2d+0x74>
 800283c:	2280      	movs	r2, #128	; 0x80
 800283e:	0b36      	lsrs	r6, r6, #12
 8002840:	0312      	lsls	r2, r2, #12
 8002842:	4b09      	ldr	r3, [pc, #36]	; (8002868 <__aeabi_f2d+0x8c>)
 8002844:	076d      	lsls	r5, r5, #29
 8002846:	4316      	orrs	r6, r2
 8002848:	e7d8      	b.n	80027fc <__aeabi_f2d+0x20>
 800284a:	2300      	movs	r3, #0
 800284c:	2600      	movs	r6, #0
 800284e:	e7d5      	b.n	80027fc <__aeabi_f2d+0x20>
 8002850:	2600      	movs	r6, #0
 8002852:	4b05      	ldr	r3, [pc, #20]	; (8002868 <__aeabi_f2d+0x8c>)
 8002854:	e7d2      	b.n	80027fc <__aeabi_f2d+0x20>
 8002856:	0003      	movs	r3, r0
 8002858:	3b0b      	subs	r3, #11
 800285a:	409d      	lsls	r5, r3
 800285c:	002e      	movs	r6, r5
 800285e:	2500      	movs	r5, #0
 8002860:	e7e3      	b.n	800282a <__aeabi_f2d+0x4e>
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	00000389 	.word	0x00000389
 8002868:	000007ff 	.word	0x000007ff

0800286c <__aeabi_d2f>:
 800286c:	0002      	movs	r2, r0
 800286e:	004b      	lsls	r3, r1, #1
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	0d5b      	lsrs	r3, r3, #21
 8002874:	030c      	lsls	r4, r1, #12
 8002876:	4e3d      	ldr	r6, [pc, #244]	; (800296c <__aeabi_d2f+0x100>)
 8002878:	0a64      	lsrs	r4, r4, #9
 800287a:	0f40      	lsrs	r0, r0, #29
 800287c:	1c5f      	adds	r7, r3, #1
 800287e:	0fc9      	lsrs	r1, r1, #31
 8002880:	4304      	orrs	r4, r0
 8002882:	00d5      	lsls	r5, r2, #3
 8002884:	4237      	tst	r7, r6
 8002886:	d00a      	beq.n	800289e <__aeabi_d2f+0x32>
 8002888:	4839      	ldr	r0, [pc, #228]	; (8002970 <__aeabi_d2f+0x104>)
 800288a:	181e      	adds	r6, r3, r0
 800288c:	2efe      	cmp	r6, #254	; 0xfe
 800288e:	dd16      	ble.n	80028be <__aeabi_d2f+0x52>
 8002890:	20ff      	movs	r0, #255	; 0xff
 8002892:	2400      	movs	r4, #0
 8002894:	05c0      	lsls	r0, r0, #23
 8002896:	4320      	orrs	r0, r4
 8002898:	07c9      	lsls	r1, r1, #31
 800289a:	4308      	orrs	r0, r1
 800289c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d106      	bne.n	80028b0 <__aeabi_d2f+0x44>
 80028a2:	432c      	orrs	r4, r5
 80028a4:	d026      	beq.n	80028f4 <__aeabi_d2f+0x88>
 80028a6:	2205      	movs	r2, #5
 80028a8:	0192      	lsls	r2, r2, #6
 80028aa:	0a54      	lsrs	r4, r2, #9
 80028ac:	b2d8      	uxtb	r0, r3
 80028ae:	e7f1      	b.n	8002894 <__aeabi_d2f+0x28>
 80028b0:	4325      	orrs	r5, r4
 80028b2:	d0ed      	beq.n	8002890 <__aeabi_d2f+0x24>
 80028b4:	2080      	movs	r0, #128	; 0x80
 80028b6:	03c0      	lsls	r0, r0, #15
 80028b8:	4304      	orrs	r4, r0
 80028ba:	20ff      	movs	r0, #255	; 0xff
 80028bc:	e7ea      	b.n	8002894 <__aeabi_d2f+0x28>
 80028be:	2e00      	cmp	r6, #0
 80028c0:	dd1b      	ble.n	80028fa <__aeabi_d2f+0x8e>
 80028c2:	0192      	lsls	r2, r2, #6
 80028c4:	1e53      	subs	r3, r2, #1
 80028c6:	419a      	sbcs	r2, r3
 80028c8:	00e4      	lsls	r4, r4, #3
 80028ca:	0f6d      	lsrs	r5, r5, #29
 80028cc:	4322      	orrs	r2, r4
 80028ce:	432a      	orrs	r2, r5
 80028d0:	0753      	lsls	r3, r2, #29
 80028d2:	d048      	beq.n	8002966 <__aeabi_d2f+0xfa>
 80028d4:	230f      	movs	r3, #15
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b04      	cmp	r3, #4
 80028da:	d000      	beq.n	80028de <__aeabi_d2f+0x72>
 80028dc:	3204      	adds	r2, #4
 80028de:	2380      	movs	r3, #128	; 0x80
 80028e0:	04db      	lsls	r3, r3, #19
 80028e2:	4013      	ands	r3, r2
 80028e4:	d03f      	beq.n	8002966 <__aeabi_d2f+0xfa>
 80028e6:	1c70      	adds	r0, r6, #1
 80028e8:	2efe      	cmp	r6, #254	; 0xfe
 80028ea:	d0d1      	beq.n	8002890 <__aeabi_d2f+0x24>
 80028ec:	0192      	lsls	r2, r2, #6
 80028ee:	0a54      	lsrs	r4, r2, #9
 80028f0:	b2c0      	uxtb	r0, r0
 80028f2:	e7cf      	b.n	8002894 <__aeabi_d2f+0x28>
 80028f4:	2000      	movs	r0, #0
 80028f6:	2400      	movs	r4, #0
 80028f8:	e7cc      	b.n	8002894 <__aeabi_d2f+0x28>
 80028fa:	0032      	movs	r2, r6
 80028fc:	3217      	adds	r2, #23
 80028fe:	db22      	blt.n	8002946 <__aeabi_d2f+0xda>
 8002900:	2080      	movs	r0, #128	; 0x80
 8002902:	0400      	lsls	r0, r0, #16
 8002904:	4320      	orrs	r0, r4
 8002906:	241e      	movs	r4, #30
 8002908:	1ba4      	subs	r4, r4, r6
 800290a:	2c1f      	cmp	r4, #31
 800290c:	dd1d      	ble.n	800294a <__aeabi_d2f+0xde>
 800290e:	2202      	movs	r2, #2
 8002910:	4252      	negs	r2, r2
 8002912:	1b96      	subs	r6, r2, r6
 8002914:	0002      	movs	r2, r0
 8002916:	40f2      	lsrs	r2, r6
 8002918:	0016      	movs	r6, r2
 800291a:	2c20      	cmp	r4, #32
 800291c:	d004      	beq.n	8002928 <__aeabi_d2f+0xbc>
 800291e:	4a15      	ldr	r2, [pc, #84]	; (8002974 <__aeabi_d2f+0x108>)
 8002920:	4694      	mov	ip, r2
 8002922:	4463      	add	r3, ip
 8002924:	4098      	lsls	r0, r3
 8002926:	4305      	orrs	r5, r0
 8002928:	002a      	movs	r2, r5
 800292a:	1e53      	subs	r3, r2, #1
 800292c:	419a      	sbcs	r2, r3
 800292e:	4332      	orrs	r2, r6
 8002930:	2600      	movs	r6, #0
 8002932:	0753      	lsls	r3, r2, #29
 8002934:	d1ce      	bne.n	80028d4 <__aeabi_d2f+0x68>
 8002936:	2480      	movs	r4, #128	; 0x80
 8002938:	0013      	movs	r3, r2
 800293a:	04e4      	lsls	r4, r4, #19
 800293c:	2001      	movs	r0, #1
 800293e:	4023      	ands	r3, r4
 8002940:	4222      	tst	r2, r4
 8002942:	d1d3      	bne.n	80028ec <__aeabi_d2f+0x80>
 8002944:	e7b0      	b.n	80028a8 <__aeabi_d2f+0x3c>
 8002946:	2300      	movs	r3, #0
 8002948:	e7ad      	b.n	80028a6 <__aeabi_d2f+0x3a>
 800294a:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <__aeabi_d2f+0x10c>)
 800294c:	4694      	mov	ip, r2
 800294e:	002a      	movs	r2, r5
 8002950:	40e2      	lsrs	r2, r4
 8002952:	0014      	movs	r4, r2
 8002954:	002a      	movs	r2, r5
 8002956:	4463      	add	r3, ip
 8002958:	409a      	lsls	r2, r3
 800295a:	4098      	lsls	r0, r3
 800295c:	1e55      	subs	r5, r2, #1
 800295e:	41aa      	sbcs	r2, r5
 8002960:	4302      	orrs	r2, r0
 8002962:	4322      	orrs	r2, r4
 8002964:	e7e4      	b.n	8002930 <__aeabi_d2f+0xc4>
 8002966:	0033      	movs	r3, r6
 8002968:	e79e      	b.n	80028a8 <__aeabi_d2f+0x3c>
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	000007fe 	.word	0x000007fe
 8002970:	fffffc80 	.word	0xfffffc80
 8002974:	fffffca2 	.word	0xfffffca2
 8002978:	fffffc82 	.word	0xfffffc82

0800297c <__clzsi2>:
 800297c:	211c      	movs	r1, #28
 800297e:	2301      	movs	r3, #1
 8002980:	041b      	lsls	r3, r3, #16
 8002982:	4298      	cmp	r0, r3
 8002984:	d301      	bcc.n	800298a <__clzsi2+0xe>
 8002986:	0c00      	lsrs	r0, r0, #16
 8002988:	3910      	subs	r1, #16
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	4298      	cmp	r0, r3
 800298e:	d301      	bcc.n	8002994 <__clzsi2+0x18>
 8002990:	0a00      	lsrs	r0, r0, #8
 8002992:	3908      	subs	r1, #8
 8002994:	091b      	lsrs	r3, r3, #4
 8002996:	4298      	cmp	r0, r3
 8002998:	d301      	bcc.n	800299e <__clzsi2+0x22>
 800299a:	0900      	lsrs	r0, r0, #4
 800299c:	3904      	subs	r1, #4
 800299e:	a202      	add	r2, pc, #8	; (adr r2, 80029a8 <__clzsi2+0x2c>)
 80029a0:	5c10      	ldrb	r0, [r2, r0]
 80029a2:	1840      	adds	r0, r0, r1
 80029a4:	4770      	bx	lr
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	02020304 	.word	0x02020304
 80029ac:	01010101 	.word	0x01010101
	...

080029b8 <btn_progress_loop>:
#include "button.h"

void btn_progress_loop(button_t *btn, uint8_t status)
{
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b08b      	sub	sp, #44	; 0x2c
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	000a      	movs	r2, r1
 80029c2:	1cfb      	adds	r3, r7, #3
 80029c4:	701a      	strb	r2, [r3, #0]
	uint8_t check_stt;

	check_stt = status;
 80029c6:	2127      	movs	r1, #39	; 0x27
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	1cfa      	adds	r2, r7, #3
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	701a      	strb	r2, [r3, #0]
	if (btn->pinStt)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <btn_progress_loop+0x2c>
	{
		check_stt = btn->pinStt();
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	187c      	adds	r4, r7, r1
 80029de:	4798      	blx	r3
 80029e0:	0003      	movs	r3, r0
 80029e2:	7023      	strb	r3, [r4, #0]
	}

	if (check_stt)
 80029e4:	2327      	movs	r3, #39	; 0x27
 80029e6:	18fb      	adds	r3, r7, r3
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d100      	bne.n	80029f0 <btn_progress_loop+0x38>
 80029ee:	e091      	b.n	8002b14 <btn_progress_loop+0x15c>
	{
		switch (btn->state)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b07      	cmp	r3, #7
 80029f6:	d900      	bls.n	80029fa <btn_progress_loop+0x42>
 80029f8:	e080      	b.n	8002afc <btn_progress_loop+0x144>
 80029fa:	009a      	lsls	r2, r3, #2
 80029fc:	4b8b      	ldr	r3, [pc, #556]	; (8002c2c <btn_progress_loop+0x274>)
 80029fe:	18d3      	adds	r3, r2, r3
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	469f      	mov	pc, r3
		{
		case _BTN_null:
			btn->state = _BTN_init;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]
			timer_set(&btn->process._timeout, _TIME_INIT_PRESS);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3314      	adds	r3, #20
 8002a0e:	2132      	movs	r1, #50	; 0x32
 8002a10:	0018      	movs	r0, r3
 8002a12:	f000 fb39 	bl	8003088 <timer_set>
			btn->process._timeBeginHold = timer_getTick();
 8002a16:	f000 fb1f 	bl	8003058 <timer_getTick>
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8002a20:	e077      	b.n	8002b12 <btn_progress_loop+0x15a>

		case _BTN_init:
			if (timer_expired(&btn->process._timeout))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3314      	adds	r3, #20
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 fb58 	bl	80030dc <timer_expired>
 8002a2c:	1e03      	subs	r3, r0, #0
 8002a2e:	d067      	beq.n	8002b00 <btn_progress_loop+0x148>
				btn->state = _BTN_isPress;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2202      	movs	r2, #2
 8002a34:	701a      	strb	r2, [r3, #0]
			break;
 8002a36:	e063      	b.n	8002b00 <btn_progress_loop+0x148>

		case _BTN_isPress:
			btn->state = _BTN_wait_hold;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	701a      	strb	r2, [r3, #0]
			timer_set(&btn->process._timeout, _TIME_HOLD_ACTIVE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3314      	adds	r3, #20
 8002a42:	22fa      	movs	r2, #250	; 0xfa
 8002a44:	0092      	lsls	r2, r2, #2
 8002a46:	0011      	movs	r1, r2
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f000 fb1d 	bl	8003088 <timer_set>

			// callback Press
			if (btn->cb_function)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d056      	beq.n	8002b04 <btn_progress_loop+0x14c>
			{
				bt_typeArg_t ArgValue;
				ArgValue.event = BUTTON_PRESS;
 8002a56:	2320      	movs	r3, #32
 8002a58:	18fb      	adds	r3, r7, r3
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	701a      	strb	r2, [r3, #0]

				btn->cb_function(btn->ID, _BUTTON_FUNC_EVENT, ArgValue);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	8910      	ldrh	r0, [r2, #8]
 8002a66:	6a3a      	ldr	r2, [r7, #32]
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4798      	blx	r3
			}

			break;
 8002a6c:	e04a      	b.n	8002b04 <btn_progress_loop+0x14c>

		case _BTN_wait_hold:
			if (timer_expired(&btn->process._timeout))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3314      	adds	r3, #20
 8002a72:	0018      	movs	r0, r3
 8002a74:	f000 fb32 	bl	80030dc <timer_expired>
 8002a78:	1e03      	subs	r3, r0, #0
 8002a7a:	d045      	beq.n	8002b08 <btn_progress_loop+0x150>
			{
				btn->state = _BTN_isHold;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2204      	movs	r2, #4
 8002a80:	701a      	strb	r2, [r3, #0]
				// callbak hold Release
				if (btn->cb_function)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d03e      	beq.n	8002b08 <btn_progress_loop+0x150>
				{
					bt_typeArg_t ArgValue;
					ArgValue.event = BUTTON_HOLD_PRESS;
 8002a8a:	231c      	movs	r3, #28
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	2204      	movs	r2, #4
 8002a90:	701a      	strb	r2, [r3, #0]
					btn->cb_function(btn->ID, _BUTTON_FUNC_EVENT, ArgValue);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	8910      	ldrh	r0, [r2, #8]
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4798      	blx	r3
				}
			}
			break;
 8002aa0:	e032      	b.n	8002b08 <btn_progress_loop+0x150>

		case _BTN_wait_clrMultiClick:
			// restart init ...
			if (!timer_expired(&btn->process._timeout))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	3314      	adds	r3, #20
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f000 fb18 	bl	80030dc <timer_expired>
 8002aac:	1e03      	subs	r3, r0, #0
 8002aae:	d12d      	bne.n	8002b0c <btn_progress_loop+0x154>
			{
				btn->state = _BTN_init;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	701a      	strb	r2, [r3, #0]
				timer_set(&btn->process._timeout, _TIME_INIT_PRESS);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	3314      	adds	r3, #20
 8002aba:	2132      	movs	r1, #50	; 0x32
 8002abc:	0018      	movs	r0, r3
 8002abe:	f000 fae3 	bl	8003088 <timer_set>
				btn->process._timeBeginHold = timer_getTick();
 8002ac2:	f000 fac9 	bl	8003058 <timer_getTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	625a      	str	r2, [r3, #36]	; 0x24
			}
			break;
 8002acc:	e01e      	b.n	8002b0c <btn_progress_loop+0x154>

		case _BTN_isHold:
			btn->timeHold = timer_getTick() - btn->process._timeBeginHold;
 8002ace:	f000 fac3 	bl	8003058 <timer_getTick>
 8002ad2:	0002      	movs	r2, r0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	1ad2      	subs	r2, r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	605a      	str	r2, [r3, #4]

			// callback Hold on
			if (btn->cb_function)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d014      	beq.n	8002b10 <btn_progress_loop+0x158>
			{
				bt_typeArg_t ArgValue;
				ArgValue.holdInterval_ms = btn->timeHold;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	61bb      	str	r3, [r7, #24]
				btn->cb_function(btn->ID, _BUTTON_FUNC_HOLD, ArgValue);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	8910      	ldrh	r0, [r2, #8]
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	2102      	movs	r1, #2
 8002af8:	4798      	blx	r3
			}

			break;
 8002afa:	e009      	b.n	8002b10 <btn_progress_loop+0x158>

		default:
			break;
 8002afc:	46c0      	nop			; (mov r8, r8)
 8002afe:	e091      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002b00:	46c0      	nop			; (mov r8, r8)
 8002b02:	e08f      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002b04:	46c0      	nop			; (mov r8, r8)
 8002b06:	e08d      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	e08b      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002b0c:	46c0      	nop			; (mov r8, r8)
 8002b0e:	e089      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002b10:	46c0      	nop			; (mov r8, r8)
		}
		return;
 8002b12:	e087      	b.n	8002c24 <btn_progress_loop+0x26c>
	}
	// is release
	else
	{
		switch (btn->state)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	3b03      	subs	r3, #3
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d900      	bls.n	8002b20 <btn_progress_loop+0x168>
 8002b1e:	e078      	b.n	8002c12 <btn_progress_loop+0x25a>
 8002b20:	009a      	lsls	r2, r3, #2
 8002b22:	4b43      	ldr	r3, [pc, #268]	; (8002c30 <btn_progress_loop+0x278>)
 8002b24:	18d3      	adds	r3, r2, r3
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	469f      	mov	pc, r3
		{
		case _BTN_wait_hold:
			btn->state = _BTN_isRelease;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2205      	movs	r2, #5
 8002b2e:	701a      	strb	r2, [r3, #0]
			timer_set(&btn->process._timeout, _TIME_INIT_RELEASE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3314      	adds	r3, #20
 8002b34:	2132      	movs	r1, #50	; 0x32
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 faa6 	bl	8003088 <timer_set>
			break;
 8002b3c:	e072      	b.n	8002c24 <btn_progress_loop+0x26c>

		case _BTN_isRelease:
			if (timer_expired(&btn->process._timeout))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3314      	adds	r3, #20
 8002b42:	0018      	movs	r0, r3
 8002b44:	f000 faca 	bl	80030dc <timer_expired>
 8002b48:	1e03      	subs	r3, r0, #0
 8002b4a:	d066      	beq.n	8002c1a <btn_progress_loop+0x262>
			{
				btn->state = _BTN_isClick;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2206      	movs	r2, #6
 8002b50:	701a      	strb	r2, [r3, #0]
				btn->multiClick++;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	785b      	ldrb	r3, [r3, #1]
 8002b56:	3301      	adds	r3, #1
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	705a      	strb	r2, [r3, #1]

				// callback every click
				if (btn->cb_function)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <btn_progress_loop+0x1c4>
				{
					bt_typeArg_t ArgValue;
					ArgValue.event = BUTTON_ONECLICK;
 8002b66:	2314      	movs	r3, #20
 8002b68:	18fb      	adds	r3, r7, r3
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	701a      	strb	r2, [r3, #0]
					btn->cb_function(btn->ID, _BUTTON_FUNC_EVENT, ArgValue);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	8910      	ldrh	r0, [r2, #8]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4798      	blx	r3
				}

				// callback multiClick
				if (btn->cb_function)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d04a      	beq.n	8002c1a <btn_progress_loop+0x262>
				{
					bt_typeArg_t ArgValue;
					ArgValue.numClick = btn->multiClick;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	785a      	ldrb	r2, [r3, #1]
 8002b88:	2310      	movs	r3, #16
 8002b8a:	18fb      	adds	r3, r7, r3
 8002b8c:	701a      	strb	r2, [r3, #0]
					// if( btn->multiClick > 2)
					btn->cb_function(btn->ID, _BUTTON_FUNC_MULCLICK, ArgValue);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	8910      	ldrh	r0, [r2, #8]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	2101      	movs	r1, #1
 8002b9a:	4798      	blx	r3
				}
			}

			break;
 8002b9c:	e03d      	b.n	8002c1a <btn_progress_loop+0x262>

		case _BTN_isHold:
			btn->state = _BTN_hold_pass;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2209      	movs	r2, #9
 8002ba2:	701a      	strb	r2, [r3, #0]
			timer_stop(&btn->process._timeout);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3314      	adds	r3, #20
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 fabd 	bl	8003128 <timer_stop>
			btn->multiClick = 0;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	705a      	strb	r2, [r3, #1]

			// callbak hold Release
			if (btn->cb_function)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d030      	beq.n	8002c1e <btn_progress_loop+0x266>
			{
				bt_typeArg_t ArgValue;
				ArgValue.event = BUTTON_HOLD_RELEASE;
 8002bbc:	230c      	movs	r3, #12
 8002bbe:	18fb      	adds	r3, r7, r3
 8002bc0:	2205      	movs	r2, #5
 8002bc2:	701a      	strb	r2, [r3, #0]
				btn->cb_function(btn->ID, _BUTTON_FUNC_EVENT, ArgValue);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	8910      	ldrh	r0, [r2, #8]
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4798      	blx	r3
			}

			break;
 8002bd2:	e024      	b.n	8002c1e <btn_progress_loop+0x266>

		case _BTN_isClick:
			btn->state = _BTN_wait_clrMultiClick;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2207      	movs	r2, #7
 8002bd8:	701a      	strb	r2, [r3, #0]
			timer_set(&btn->process._timeout, _TIMEOUT_MULTICLICK);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3314      	adds	r3, #20
 8002bde:	22fa      	movs	r2, #250	; 0xfa
 8002be0:	0052      	lsls	r2, r2, #1
 8002be2:	0011      	movs	r1, r2
 8002be4:	0018      	movs	r0, r3
 8002be6:	f000 fa4f 	bl	8003088 <timer_set>

			break;
 8002bea:	e01b      	b.n	8002c24 <btn_progress_loop+0x26c>

		case _BTN_wait_clrMultiClick:
			if (timer_expired(&btn->process._timeout))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3314      	adds	r3, #20
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f000 fa73 	bl	80030dc <timer_expired>
 8002bf6:	1e03      	subs	r3, r0, #0
 8002bf8:	d013      	beq.n	8002c22 <btn_progress_loop+0x26a>
			{
				btn->state = _BTN_null;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
				timer_stop(&btn->process._timeout);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3314      	adds	r3, #20
 8002c04:	0018      	movs	r0, r3
 8002c06:	f000 fa8f 	bl	8003128 <timer_stop>
				btn->multiClick = 0;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	705a      	strb	r2, [r3, #1]
			}
			break;
 8002c10:	e007      	b.n	8002c22 <btn_progress_loop+0x26a>

		default:
			btn->state = _BTN_null;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
 8002c18:	e004      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	e002      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	e000      	b.n	8002c24 <btn_progress_loop+0x26c>
			break;
 8002c22:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8002c24:	46bd      	mov	sp, r7
 8002c26:	b00b      	add	sp, #44	; 0x2c
 8002c28:	bd90      	pop	{r4, r7, pc}
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	0800f1e4 	.word	0x0800f1e4
 8002c30:	0800f204 	.word	0x0800f204

08002c34 <OUTPUT_configInit>:
#include "output.h"

void OUTPUT_configInit(OUTPUT_t *tmp, __OutBaseCtrl pinBaseCtrl, __OutEventBlinkCallBack cb_evenOutput)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
	tmp->pinBaseCtrl = pinBaseCtrl;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	625a      	str	r2, [r3, #36]	; 0x24
	tmp->cb_eventFunction = cb_evenOutput;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c4c:	46c0      	nop			; (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b004      	add	sp, #16
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <OUTPUT_setOff>:

void OUTPUT_setOff(OUTPUT_t *tmp, clock_time_t delayBegin_ms)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
	if (tmp->pinBaseCtrl)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d028      	beq.n	8002cb8 <OUTPUT_setOff+0x64>
	{
		tmp->mode = OUT_MODE_OFF;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	701a      	strb	r2, [r3, #0]
		if (delayBegin_ms)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <OUTPUT_setOff+0x34>
		{
			tmp->state = OUT_STATE_WAIT_START;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	705a      	strb	r2, [r3, #1]
			timer_set(&tmp->_timeOut, delayBegin_ms);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3314      	adds	r3, #20
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f000 fa01 	bl	8003088 <timer_set>
			{
				tmp->cb_eventFunction(OUT_EVENT_OFF_AFTER, 0);
			}
		}
	}
}
 8002c86:	e017      	b.n	8002cb8 <OUTPUT_setOff+0x64>
			tmp->state = OUT_state_finished;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	705a      	strb	r2, [r3, #1]
			tmp->pinBaseCtrl(0);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	2000      	movs	r0, #0
 8002c94:	4798      	blx	r3
			timer_stop(&tmp->_timeOut);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	3314      	adds	r3, #20
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f000 fa44 	bl	8003128 <timer_stop>
			tmp->val_timeLine = 0;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	611a      	str	r2, [r3, #16]
			if (tmp->cb_eventFunction)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d004      	beq.n	8002cb8 <OUTPUT_setOff+0x64>
				tmp->cb_eventFunction(OUT_EVENT_OFF_AFTER, 0);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	2001      	movs	r0, #1
 8002cb6:	4798      	blx	r3
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <OUTPUT_setBlink>:
		}
	}
}

void OUTPUT_setBlink(OUTPUT_t *tmp, uint8_t repeat, clock_time_t dutyON_ms, clock_time_t perriod_ms, uint8_t nonStop)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	603b      	str	r3, [r7, #0]
 8002ccc:	240b      	movs	r4, #11
 8002cce:	193b      	adds	r3, r7, r4
 8002cd0:	1c0a      	adds	r2, r1, #0
 8002cd2:	701a      	strb	r2, [r3, #0]

	if (tmp->pinBaseCtrl)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d044      	beq.n	8002d66 <OUTPUT_setBlink+0xa6>
	{
		// Wrong parameter
		if (repeat == 0)
 8002cdc:	193b      	adds	r3, r7, r4
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d03b      	beq.n	8002d5c <OUTPUT_setBlink+0x9c>
			return;
		if (dutyON_ms == 0)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d03a      	beq.n	8002d60 <OUTPUT_setBlink+0xa0>
			return;
		if (perriod_ms <= dutyON_ms)
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d938      	bls.n	8002d64 <OUTPUT_setBlink+0xa4>
			return;

		tmp->pinBaseCtrl(1);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	2001      	movs	r0, #1
 8002cf8:	4798      	blx	r3
		tmp->mode = OUT_MODE_BLINK;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	701a      	strb	r2, [r3, #0]
		tmp->state = OUT_STATE_ON;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	705a      	strb	r2, [r3, #1]
		tmp->ena_nonStop = nonStop;
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	2318      	movs	r3, #24
 8002d0a:	2108      	movs	r1, #8
 8002d0c:	185b      	adds	r3, r3, r1
 8002d0e:	19db      	adds	r3, r3, r7
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	7093      	strb	r3, [r2, #2]
		tmp->repeat_num = repeat;
 8002d14:	193b      	adds	r3, r7, r4
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	809a      	strh	r2, [r3, #4]
		tmp->repeat_cnt = 0;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	80da      	strh	r2, [r3, #6]
		tmp->val_Duty = dutyON_ms;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	609a      	str	r2, [r3, #8]
		tmp->val_perriod = perriod_ms;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	60da      	str	r2, [r3, #12]
		timer_set(&tmp->_timeOut, tmp->val_Duty);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	3314      	adds	r3, #20
 8002d34:	001a      	movs	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	0019      	movs	r1, r3
 8002d3c:	0010      	movs	r0, r2
 8002d3e:	f000 f9a3 	bl	8003088 <timer_set>
		tmp->val_timeLine = 0;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
		// callback event ON when start blink
		if (tmp->cb_eventFunction)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00a      	beq.n	8002d66 <OUTPUT_setBlink+0xa6>
		{
			tmp->cb_eventFunction(OUT_EVENT_ON_AFTER, 0);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2100      	movs	r1, #0
 8002d56:	2000      	movs	r0, #0
 8002d58:	4798      	blx	r3
 8002d5a:	e004      	b.n	8002d66 <OUTPUT_setBlink+0xa6>
			return;
 8002d5c:	46c0      	nop			; (mov r8, r8)
 8002d5e:	e002      	b.n	8002d66 <OUTPUT_setBlink+0xa6>
			return;
 8002d60:	46c0      	nop			; (mov r8, r8)
 8002d62:	e000      	b.n	8002d66 <OUTPUT_setBlink+0xa6>
			return;
 8002d64:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8002d66:	46bd      	mov	sp, r7
 8002d68:	b005      	add	sp, #20
 8002d6a:	bd90      	pop	{r4, r7, pc}

08002d6c <OUTPUT_blinkHandle>:

void OUTPUT_blinkHandle(OUTPUT_t *tmp)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

	if (tmp->pinBaseCtrl)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d100      	bne.n	8002d7e <OUTPUT_blinkHandle+0x12>
 8002d7c:	e10f      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
	{
		if (tmp->mode != OUT_MODE_NO_CONTROL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <OUTPUT_blinkHandle+0x24>
			tmp->val_timeLine++;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	611a      	str	r2, [r3, #16]

		switch (tmp->mode)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d05b      	beq.n	8002e50 <OUTPUT_blinkHandle+0xe4>
 8002d98:	dd00      	ble.n	8002d9c <OUTPUT_blinkHandle+0x30>
 8002d9a:	e0f7      	b.n	8002f8c <OUTPUT_blinkHandle+0x220>
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d002      	beq.n	8002da6 <OUTPUT_blinkHandle+0x3a>
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d028      	beq.n	8002df6 <OUTPUT_blinkHandle+0x8a>
				break;
			} // end switch check state of mode blink
			break;

		default:
			break;
 8002da4:	e0f2      	b.n	8002f8c <OUTPUT_blinkHandle+0x220>
			if (timer_expired(&tmp->_timeOut))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	3314      	adds	r3, #20
 8002daa:	0018      	movs	r0, r3
 8002dac:	f000 f996 	bl	80030dc <timer_expired>
 8002db0:	1e03      	subs	r3, r0, #0
 8002db2:	d00e      	beq.n	8002dd2 <OUTPUT_blinkHandle+0x66>
				timer_stop(&tmp->_timeOut);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3314      	adds	r3, #20
 8002db8:	0018      	movs	r0, r3
 8002dba:	f000 f9b5 	bl	8003128 <timer_stop>
				tmp->state = OUT_state_finished;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	705a      	strb	r2, [r3, #1]
				tmp->pinBaseCtrl(0);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	2000      	movs	r0, #0
 8002dca:	4798      	blx	r3
				tmp->val_timeLine = 0;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	611a      	str	r2, [r3, #16]
			if (tmp->cb_eventFunction)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d100      	bne.n	8002ddc <OUTPUT_blinkHandle+0x70>
 8002dda:	e0d9      	b.n	8002f90 <OUTPUT_blinkHandle+0x224>
				if (tmp->state != OUT_STATE_WAIT_START)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	785b      	ldrb	r3, [r3, #1]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d100      	bne.n	8002de6 <OUTPUT_blinkHandle+0x7a>
 8002de4:	e0d4      	b.n	8002f90 <OUTPUT_blinkHandle+0x224>
					tmp->cb_eventFunction(OUT_EVENT_OFF_AFTER, tmp->val_timeLine);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	0019      	movs	r1, r3
 8002df0:	2001      	movs	r0, #1
 8002df2:	4790      	blx	r2
			break;
 8002df4:	e0cc      	b.n	8002f90 <OUTPUT_blinkHandle+0x224>
			if (timer_expired(&tmp->_timeOut))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3314      	adds	r3, #20
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f000 f96e 	bl	80030dc <timer_expired>
 8002e00:	1e03      	subs	r3, r0, #0
 8002e02:	d00e      	beq.n	8002e22 <OUTPUT_blinkHandle+0xb6>
				timer_stop(&tmp->_timeOut);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3314      	adds	r3, #20
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f000 f98d 	bl	8003128 <timer_stop>
				tmp->state = OUT_STATE_ON;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	705a      	strb	r2, [r3, #1]
				tmp->pinBaseCtrl(1);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e18:	2001      	movs	r0, #1
 8002e1a:	4798      	blx	r3
				tmp->val_timeLine = 0;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	611a      	str	r2, [r3, #16]
			if (tmp->state == OUT_STATE_WAIT_START)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	785b      	ldrb	r3, [r3, #1]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d100      	bne.n	8002e2c <OUTPUT_blinkHandle+0xc0>
 8002e2a:	e0b3      	b.n	8002f94 <OUTPUT_blinkHandle+0x228>
			if (tmp->cb_eventFunction)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d100      	bne.n	8002e36 <OUTPUT_blinkHandle+0xca>
 8002e34:	e0b0      	b.n	8002f98 <OUTPUT_blinkHandle+0x22c>
				if (tmp->state != OUT_STATE_WAIT_START)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	785b      	ldrb	r3, [r3, #1]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d100      	bne.n	8002e40 <OUTPUT_blinkHandle+0xd4>
 8002e3e:	e0ab      	b.n	8002f98 <OUTPUT_blinkHandle+0x22c>
					tmp->cb_eventFunction(OUT_EVENT_ON_AFTER, tmp->val_timeLine);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	0019      	movs	r1, r3
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	4790      	blx	r2
			break;
 8002e4e:	e0a3      	b.n	8002f98 <OUTPUT_blinkHandle+0x22c>
			switch (tmp->state)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	785b      	ldrb	r3, [r3, #1]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d002      	beq.n	8002e5e <OUTPUT_blinkHandle+0xf2>
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d032      	beq.n	8002ec2 <OUTPUT_blinkHandle+0x156>
				break;
 8002e5c:	e095      	b.n	8002f8a <OUTPUT_blinkHandle+0x21e>
				if (timer_expired(&tmp->_timeOut))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3314      	adds	r3, #20
 8002e62:	0018      	movs	r0, r3
 8002e64:	f000 f93a 	bl	80030dc <timer_expired>
 8002e68:	1e03      	subs	r3, r0, #0
 8002e6a:	d014      	beq.n	8002e96 <OUTPUT_blinkHandle+0x12a>
					tmp->state = OUT_state_finished;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	705a      	strb	r2, [r3, #1]
					tmp->pinBaseCtrl(0);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	2000      	movs	r0, #0
 8002e78:	4798      	blx	r3
					timer_set(&tmp->_timeOut, (tmp->val_perriod - tmp->val_Duty));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3314      	adds	r3, #20
 8002e7e:	0018      	movs	r0, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68da      	ldr	r2, [r3, #12]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	0019      	movs	r1, r3
 8002e8c:	f000 f8fc 	bl	8003088 <timer_set>
					tmp->val_timeLine = 0;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
				if (tmp->cb_eventFunction)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d100      	bne.n	8002ea0 <OUTPUT_blinkHandle+0x134>
 8002e9e:	e071      	b.n	8002f84 <OUTPUT_blinkHandle+0x218>
					event = (tmp->val_timeLine) ? OUT_EVENT_ON_AFTER : OUT_EVENT_OFF_AFTER;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	425a      	negs	r2, r3
 8002ea6:	4153      	adcs	r3, r2
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	200e      	movs	r0, #14
 8002eac:	183b      	adds	r3, r7, r0
 8002eae:	701a      	strb	r2, [r3, #0]
					tmp->cb_eventFunction(event, tmp->val_timeLine);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6919      	ldr	r1, [r3, #16]
 8002eb8:	183b      	adds	r3, r7, r0
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	4790      	blx	r2
				break;
 8002ec0:	e060      	b.n	8002f84 <OUTPUT_blinkHandle+0x218>
				if (timer_expired(&tmp->_timeOut))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3314      	adds	r3, #20
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f000 f908 	bl	80030dc <timer_expired>
 8002ecc:	1e03      	subs	r3, r0, #0
 8002ece:	d044      	beq.n	8002f5a <OUTPUT_blinkHandle+0x1ee>
					if (tmp->ena_nonStop)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	789b      	ldrb	r3, [r3, #2]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <OUTPUT_blinkHandle+0x174>
						tmp->repeat_cnt = 0;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	80da      	strh	r2, [r3, #6]
 8002ede:	e005      	b.n	8002eec <OUTPUT_blinkHandle+0x180>
						tmp->repeat_cnt++;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	88db      	ldrh	r3, [r3, #6]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	80da      	strh	r2, [r3, #6]
					if (tmp->repeat_cnt == tmp->repeat_num)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	88da      	ldrh	r2, [r3, #6]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	889b      	ldrh	r3, [r3, #4]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d11d      	bne.n	8002f34 <OUTPUT_blinkHandle+0x1c8>
						tmp->mode = OUT_MODE_NO_CONTROL;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	701a      	strb	r2, [r3, #0]
						tmp->state = OUT_state_finished;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2202      	movs	r2, #2
 8002f02:	705a      	strb	r2, [r3, #1]
						tmp->pinBaseCtrl(0);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	2000      	movs	r0, #0
 8002f0a:	4798      	blx	r3
						timer_stop(&tmp->_timeOut);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3314      	adds	r3, #20
 8002f10:	0018      	movs	r0, r3
 8002f12:	f000 f909 	bl	8003128 <timer_stop>
						tmp->val_timeLine = 0;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
						if (tmp->cb_eventFunction)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d03b      	beq.n	8002f9c <OUTPUT_blinkHandle+0x230>
							tmp->cb_eventFunction(OUT_EVENT_END_BLINK, tmp->val_timeLine);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	2002      	movs	r0, #2
 8002f30:	4790      	blx	r2
						return;
 8002f32:	e033      	b.n	8002f9c <OUTPUT_blinkHandle+0x230>
						tmp->state = OUT_STATE_ON;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	705a      	strb	r2, [r3, #1]
						tmp->pinBaseCtrl(1);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	2001      	movs	r0, #1
 8002f40:	4798      	blx	r3
						timer_set(&tmp->_timeOut, tmp->val_Duty);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3314      	adds	r3, #20
 8002f46:	001a      	movs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	0010      	movs	r0, r2
 8002f50:	f000 f89a 	bl	8003088 <timer_set>
						tmp->val_timeLine = 0;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	611a      	str	r2, [r3, #16]
				if (tmp->cb_eventFunction)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d012      	beq.n	8002f88 <OUTPUT_blinkHandle+0x21c>
					event = (tmp->val_timeLine) ? OUT_EVENT_OFF_AFTER : OUT_EVENT_ON_AFTER;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	1e5a      	subs	r2, r3, #1
 8002f68:	4193      	sbcs	r3, r2
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	200f      	movs	r0, #15
 8002f6e:	183b      	adds	r3, r7, r0
 8002f70:	701a      	strb	r2, [r3, #0]
					tmp->cb_eventFunction(event, tmp->val_timeLine);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6919      	ldr	r1, [r3, #16]
 8002f7a:	183b      	adds	r3, r7, r0
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	0018      	movs	r0, r3
 8002f80:	4790      	blx	r2
				break;
 8002f82:	e001      	b.n	8002f88 <OUTPUT_blinkHandle+0x21c>
				break;
 8002f84:	46c0      	nop			; (mov r8, r8)
 8002f86:	e00a      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
				break;
 8002f88:	46c0      	nop			; (mov r8, r8)
			break;
 8002f8a:	e008      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
			break;
 8002f8c:	46c0      	nop			; (mov r8, r8)
 8002f8e:	e006      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
			break;
 8002f90:	46c0      	nop			; (mov r8, r8)
 8002f92:	e004      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
				return;
 8002f94:	46c0      	nop			; (mov r8, r8)
 8002f96:	e002      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
			break;
 8002f98:	46c0      	nop			; (mov r8, r8)
 8002f9a:	e000      	b.n	8002f9e <OUTPUT_blinkHandle+0x232>
						return;
 8002f9c:	46c0      	nop			; (mov r8, r8)
		} // end switch check mode
	}	  // check Pointer
}
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b004      	add	sp, #16
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <INPUT_readHanlde>:

uint8_t INPUT_readHanlde(uint8_t inputPinStt,uint16_t *inputValTmp, uint16_t *lowCnt_ms, int16_t lowSample_ms, uint16_t *highCnt_ms, uint16_t highSample_ms)
{
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
 8002fae:	0019      	movs	r1, r3
 8002fb0:	240f      	movs	r4, #15
 8002fb2:	193b      	adds	r3, r7, r4
 8002fb4:	1c02      	adds	r2, r0, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
 8002fb8:	230c      	movs	r3, #12
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	1c0a      	adds	r2, r1, #0
 8002fbe:	801a      	strh	r2, [r3, #0]
	// Khởi tạo giá trị ban đầu giống với inputStt
	if (*inputValTmp == 0xFF)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	2bff      	cmp	r3, #255	; 0xff
 8002fc6:	d107      	bne.n	8002fd8 <INPUT_readHanlde+0x34>
	{
		*inputValTmp = (inputPinStt) ? 1 : 0;
 8002fc8:	193b      	adds	r3, r7, r4
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	1e5a      	subs	r2, r3, #1
 8002fce:	4193      	sbcs	r3, r2
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	801a      	strh	r2, [r3, #0]
	}

	if(inputPinStt==0){
 8002fd8:	230f      	movs	r3, #15
 8002fda:	18fb      	adds	r3, r7, r3
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d118      	bne.n	8003014 <INPUT_readHanlde+0x70>
		*highCnt_ms = 0;
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	801a      	strh	r2, [r3, #0]
		if (++(*lowCnt_ms) >= lowSample_ms)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	3301      	adds	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	801a      	strh	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	230c      	movs	r3, #12
 8002ffc:	18fb      	adds	r3, r7, r3
 8002ffe:	2100      	movs	r1, #0
 8003000:	5e5b      	ldrsh	r3, [r3, r1]
 8003002:	429a      	cmp	r2, r3
 8003004:	db21      	blt.n	800304a <INPUT_readHanlde+0xa6>
		{
			*lowCnt_ms = 0;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	801a      	strh	r2, [r3, #0]
			*inputValTmp = 0;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2200      	movs	r2, #0
 8003010:	801a      	strh	r2, [r3, #0]
 8003012:	e01a      	b.n	800304a <INPUT_readHanlde+0xa6>
		}
	}
	else
	{
		*lowCnt_ms = 0;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	801a      	strh	r2, [r3, #0]
		if (++(*highCnt_ms) >= highSample_ms)
 800301a:	6a3b      	ldr	r3, [r7, #32]
 800301c:	881b      	ldrh	r3, [r3, #0]
 800301e:	3301      	adds	r3, #1
 8003020:	b29a      	uxth	r2, r3
 8003022:	6a3b      	ldr	r3, [r7, #32]
 8003024:	801a      	strh	r2, [r3, #0]
 8003026:	6a3b      	ldr	r3, [r7, #32]
 8003028:	881b      	ldrh	r3, [r3, #0]
 800302a:	221c      	movs	r2, #28
 800302c:	2108      	movs	r1, #8
 800302e:	1852      	adds	r2, r2, r1
 8003030:	19d2      	adds	r2, r2, r7
 8003032:	8812      	ldrh	r2, [r2, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d808      	bhi.n	800304a <INPUT_readHanlde+0xa6>
		{
			*highCnt_ms = 0;
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	2200      	movs	r2, #0
 800303c:	801a      	strh	r2, [r3, #0]
			*inputValTmp = inputPinStt;
 800303e:	230f      	movs	r3, #15
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	b29a      	uxth	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	801a      	strh	r2, [r3, #0]
		}
	}

	*inputValTmp;
	return (uint8_t)(*inputValTmp);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	b2db      	uxtb	r3, r3
}
 8003050:	0018      	movs	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	b005      	add	sp, #20
 8003056:	bd90      	pop	{r4, r7, pc}

08003058 <timer_getTick>:
/*---------------------------------------------------------------------------*/
/**
 * get uTick of my timer system.
 */
clock_time_t timer_getTick(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  return _unitTick;
 800305c:	4b02      	ldr	r3, [pc, #8]	; (8003068 <timer_getTick+0x10>)
 800305e:	681b      	ldr	r3, [r3, #0]
}
 8003060:	0018      	movs	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	200001fc 	.word	0x200001fc

0800306c <timer_periodic_poll>:
/**
 * count the uTick .
 * This function is must be call in a timer interrupt
 */
void timer_periodic_poll(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  _unitTick += _INTERVAL_TICK;
 8003070:	4b04      	ldr	r3, [pc, #16]	; (8003084 <timer_periodic_poll+0x18>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	330a      	adds	r3, #10
 8003076:	001a      	movs	r2, r3
 8003078:	4b02      	ldr	r3, [pc, #8]	; (8003084 <timer_periodic_poll+0x18>)
 800307a:	601a      	str	r2, [r3, #0]
}
 800307c:	46c0      	nop			; (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	46c0      	nop			; (mov r8, r8)
 8003084:	200001fc 	.word	0x200001fc

08003088 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set(timer_virtual_t *t, clock_time_t interval)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  t->status = _timer_on;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	701a      	strb	r2, [r3, #0]
  t->start = _unitTick;
 8003098:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <timer_set+0x2c>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	605a      	str	r2, [r3, #4]
  t->interval = interval;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	609a      	str	r2, [r3, #8]
  t->left_time = 0;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	60da      	str	r2, [r3, #12]
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	200001fc 	.word	0x200001fc

080030b8 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart(timer_virtual_t *t)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  t->start = _unitTick;
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <timer_restart+0x20>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	605a      	str	r2, [r3, #4]
  t->status = _timer_on;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	701a      	strb	r2, [r3, #0]
}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	46bd      	mov	sp, r7
 80030d2:	b002      	add	sp, #8
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	200001fc 	.word	0x200001fc

080030dc <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
uint8_t timer_expired(timer_virtual_t *t)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if (t->status == _timer_off)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <timer_expired+0x14>
    return 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e014      	b.n	800311a <timer_expired+0x3e>
  if (t->status == _timer_over)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d101      	bne.n	80030fc <timer_expired+0x20>
    return 1;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e00e      	b.n	800311a <timer_expired+0x3e>

  if ((clock_time_t)(_unitTick - t->start) >= (clock_time_t)t->interval)
 80030fc:	4b09      	ldr	r3, [pc, #36]	; (8003124 <timer_expired+0x48>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	1ad2      	subs	r2, r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	429a      	cmp	r2, r3
 800310c:	d304      	bcc.n	8003118 <timer_expired+0x3c>
  {
    t->status = _timer_over;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	701a      	strb	r2, [r3, #0]
    return 1;
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <timer_expired+0x3e>
  }
  return 0;
 8003118:	2300      	movs	r3, #0
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	b002      	add	sp, #8
 8003120:	bd80      	pop	{r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	200001fc 	.word	0x200001fc

08003128 <timer_stop>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
void timer_stop(timer_virtual_t *t)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  t->status = _timer_off;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]
  t->left_time = 0;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	60da      	str	r2, [r3, #12]
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	b002      	add	sp, #8
 8003142:	bd80      	pop	{r7, pc}

08003144 <CapSS_TxSignal_SetOut>:

static CheckSensor_State_t Check_State;
static timer_virtual_t _timer_wait_sensor;

void CapSS_TxSignal_SetOut(uint8_t select_IO_Cap)
{
 8003144:	b590      	push	{r4, r7, lr}
 8003146:	b089      	sub	sp, #36	; 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	0002      	movs	r2, r0
 800314c:	1dfb      	adds	r3, r7, #7
 800314e:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003150:	240c      	movs	r4, #12
 8003152:	193b      	adds	r3, r7, r4
 8003154:	0018      	movs	r0, r3
 8003156:	2314      	movs	r3, #20
 8003158:	001a      	movs	r2, r3
 800315a:	2100      	movs	r1, #0
 800315c:	f008 feff 	bl	800bf5e <memset>

	// Out Push-pull , Res Pull-up
	GPIO_InitStruct.Pin = SSWATER_SIGNAL_Pin;
 8003160:	0021      	movs	r1, r4
 8003162:	187b      	adds	r3, r7, r1
 8003164:	2280      	movs	r2, #128	; 0x80
 8003166:	0052      	lsls	r2, r2, #1
 8003168:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800316a:	187b      	adds	r3, r7, r1
 800316c:	2201      	movs	r2, #1
 800316e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003170:	187b      	adds	r3, r7, r1
 8003172:	2201      	movs	r2, #1
 8003174:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003176:	187b      	adds	r3, r7, r1
 8003178:	2201      	movs	r2, #1
 800317a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(SSWATER_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 800317c:	187b      	adds	r3, r7, r1
 800317e:	4a04      	ldr	r2, [pc, #16]	; (8003190 <CapSS_TxSignal_SetOut+0x4c>)
 8003180:	0019      	movs	r1, r3
 8003182:	0010      	movs	r0, r2
 8003184:	f004 fd5e 	bl	8007c44 <HAL_GPIO_Init>
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b009      	add	sp, #36	; 0x24
 800318e:	bd90      	pop	{r4, r7, pc}
 8003190:	50000400 	.word	0x50000400

08003194 <CapSS_TxSignal_SetIn>:

void CapSS_TxSignal_SetIn(uint8_t select_IO_Cap)
{
 8003194:	b590      	push	{r4, r7, lr}
 8003196:	b089      	sub	sp, #36	; 0x24
 8003198:	af00      	add	r7, sp, #0
 800319a:	0002      	movs	r2, r0
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a0:	240c      	movs	r4, #12
 80031a2:	193b      	adds	r3, r7, r4
 80031a4:	0018      	movs	r0, r3
 80031a6:	2314      	movs	r3, #20
 80031a8:	001a      	movs	r2, r3
 80031aa:	2100      	movs	r1, #0
 80031ac:	f008 fed7 	bl	800bf5e <memset>

	// Input : Res Pull-up
	GPIO_InitStruct.Pin = SSWATER_SIGNAL_Pin;
 80031b0:	0021      	movs	r1, r4
 80031b2:	187b      	adds	r3, r7, r1
 80031b4:	2280      	movs	r2, #128	; 0x80
 80031b6:	0052      	lsls	r2, r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	2200      	movs	r2, #0
 80031be:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	2201      	movs	r2, #1
 80031c4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80031c6:	187b      	adds	r3, r7, r1
 80031c8:	2201      	movs	r2, #1
 80031ca:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(SSWATER_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80031cc:	187b      	adds	r3, r7, r1
 80031ce:	4a04      	ldr	r2, [pc, #16]	; (80031e0 <CapSS_TxSignal_SetIn+0x4c>)
 80031d0:	0019      	movs	r1, r3
 80031d2:	0010      	movs	r0, r2
 80031d4:	f004 fd36 	bl	8007c44 <HAL_GPIO_Init>
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b009      	add	sp, #36	; 0x24
 80031de:	bd90      	pop	{r4, r7, pc}
 80031e0:	50000400 	.word	0x50000400

080031e4 <CapSS_Start>:
/*======================== CapSS_Start  ====================================================
 * Action :	Execuse all Drain Command
 * Param: AF struct
 * */
void CapSS_Start(CapSen_Struct_t *Sensor_Tmp, uint8_t cmd)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	000a      	movs	r2, r1
 80031ee:	1cfb      	adds	r3, r7, #3
 80031f0:	701a      	strb	r2, [r3, #0]

	if (cmd == _SS_CHECKSTT_BYTE)
 80031f2:	1cfb      	adds	r3, r7, #3
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b6f      	cmp	r3, #111	; 0x6f
 80031f8:	d103      	bne.n	8003202 <CapSS_Start+0x1e>
	{
		Sensor_Tmp->retry_connect = RETRY_NUM_CHECKSTT; // debug_msg("%u-CheckStt",CapSS_selected);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2206      	movs	r2, #6
 80031fe:	715a      	strb	r2, [r3, #5]
 8003200:	e006      	b.n	8003210 <CapSS_Start+0x2c>
	}
	else if (cmd == _SS_CALIB_BYTE)
 8003202:	1cfb      	adds	r3, r7, #3
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	2b60      	cmp	r3, #96	; 0x60
 8003208:	d10e      	bne.n	8003228 <CapSS_Start+0x44>
	{
		Sensor_Tmp->retry_connect = RETRY_NUM_CALIB; // debug_msg("%u-Calib",CapSS_selected);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2203      	movs	r2, #3
 800320e:	715a      	strb	r2, [r3, #5]
	}
	else
		return;

	Sensor_Tmp->state = _SENSOR_SENT_START;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	701a      	strb	r2, [r3, #0]
	Sensor_Tmp->command = cmd;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	1cfa      	adds	r2, r7, #3
 800321a:	7812      	ldrb	r2, [r2, #0]
 800321c:	711a      	strb	r2, [r3, #4]
	timer_stop(&_timer_wait_sensor);
 800321e:	4b04      	ldr	r3, [pc, #16]	; (8003230 <CapSS_Start+0x4c>)
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff ff81 	bl	8003128 <timer_stop>
 8003226:	e000      	b.n	800322a <CapSS_Start+0x46>
		return;
 8003228:	46c0      	nop			; (mov r8, r8)
}
 800322a:	46bd      	mov	sp, r7
 800322c:	b002      	add	sp, #8
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000210 	.word	0x20000210

08003234 <CapSS_Task>:

void CapSS_Task(CapSen_Struct_t *Sensor_Tmp)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
	uint16_t CheckSumByte;
	static uint8_t string_cmd[Max_Index];
	static uint8_t Condition_nummer;
	static uint32_t count_systick;

	switch (Sensor_Tmp->state)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b03      	cmp	r3, #3
 8003242:	d064      	beq.n	800330e <CapSS_Task+0xda>
 8003244:	dd00      	ble.n	8003248 <CapSS_Task+0x14>
 8003246:	e0ad      	b.n	80033a4 <CapSS_Task+0x170>
 8003248:	2b01      	cmp	r3, #1
 800324a:	d002      	beq.n	8003252 <CapSS_Task+0x1e>
 800324c:	2b02      	cmp	r3, #2
 800324e:	d04d      	beq.n	80032ec <CapSS_Task+0xb8>
															// debug_msg("%u-Retry=%u",CapSS_selected,Sensor_Tmp->retry_connect);
			}
		}
		break;
	default:
		break;
 8003250:	e0a8      	b.n	80033a4 <CapSS_Task+0x170>
		Check_State = _CHECK_CLEAR;
 8003252:	4b5b      	ldr	r3, [pc, #364]	; (80033c0 <CapSS_Task+0x18c>)
 8003254:	2200      	movs	r2, #0
 8003256:	701a      	strb	r2, [r3, #0]
		string_cmd[Stx_Index] = 0x1E;
 8003258:	4b5a      	ldr	r3, [pc, #360]	; (80033c4 <CapSS_Task+0x190>)
 800325a:	221e      	movs	r2, #30
 800325c:	701a      	strb	r2, [r3, #0]
		string_cmd[Add_Index] = 0x05;
 800325e:	4b59      	ldr	r3, [pc, #356]	; (80033c4 <CapSS_Task+0x190>)
 8003260:	2205      	movs	r2, #5
 8003262:	705a      	strb	r2, [r3, #1]
		string_cmd[Cmd_Index] = Sensor_Tmp->command;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	791a      	ldrb	r2, [r3, #4]
 8003268:	4b56      	ldr	r3, [pc, #344]	; (80033c4 <CapSS_Task+0x190>)
 800326a:	709a      	strb	r2, [r3, #2]
		CheckSumByte = string_cmd[Stx_Index] + string_cmd[Add_Index] + string_cmd[Cmd_Index];
 800326c:	4b55      	ldr	r3, [pc, #340]	; (80033c4 <CapSS_Task+0x190>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	b29a      	uxth	r2, r3
 8003272:	4b54      	ldr	r3, [pc, #336]	; (80033c4 <CapSS_Task+0x190>)
 8003274:	785b      	ldrb	r3, [r3, #1]
 8003276:	b29b      	uxth	r3, r3
 8003278:	18d3      	adds	r3, r2, r3
 800327a:	b299      	uxth	r1, r3
 800327c:	4b51      	ldr	r3, [pc, #324]	; (80033c4 <CapSS_Task+0x190>)
 800327e:	789b      	ldrb	r3, [r3, #2]
 8003280:	b29a      	uxth	r2, r3
 8003282:	200e      	movs	r0, #14
 8003284:	183b      	adds	r3, r7, r0
 8003286:	188a      	adds	r2, r1, r2
 8003288:	801a      	strh	r2, [r3, #0]
		string_cmd[Data_Index] = CheckSumByte & 0xFF;
 800328a:	183b      	adds	r3, r7, r0
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	b2da      	uxtb	r2, r3
 8003290:	4b4c      	ldr	r3, [pc, #304]	; (80033c4 <CapSS_Task+0x190>)
 8003292:	70da      	strb	r2, [r3, #3]
		string_cmd[Etx_Index] = 0x1F;
 8003294:	4b4b      	ldr	r3, [pc, #300]	; (80033c4 <CapSS_Task+0x190>)
 8003296:	221f      	movs	r2, #31
 8003298:	711a      	strb	r2, [r3, #4]
		Sensor_Tmp->pulseCnt = 0;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	705a      	strb	r2, [r3, #1]
		CapSS_TxSignal_SetOut(0);
 80032a0:	2000      	movs	r0, #0
 80032a2:	f7ff ff4f 	bl	8003144 <CapSS_TxSignal_SetOut>
		count_systick = HAL_GetTick();
 80032a6:	f002 fefb 	bl	80060a0 <HAL_GetTick>
 80032aa:	0002      	movs	r2, r0
 80032ac:	4b46      	ldr	r3, [pc, #280]	; (80033c8 <CapSS_Task+0x194>)
 80032ae:	601a      	str	r2, [r3, #0]
		UV_CAPSS_putArr(string_cmd, Max_Index);
 80032b0:	4b44      	ldr	r3, [pc, #272]	; (80033c4 <CapSS_Task+0x190>)
 80032b2:	2105      	movs	r1, #5
 80032b4:	0018      	movs	r0, r3
 80032b6:	f000 fa0d 	bl	80036d4 <UV_CAPSS_putArr>
		if (Sensor_Tmp->command == _SS_CHECKSTT_BYTE)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	791b      	ldrb	r3, [r3, #4]
 80032be:	2b6f      	cmp	r3, #111	; 0x6f
 80032c0:	d105      	bne.n	80032ce <CapSS_Task+0x9a>
			timer_set(&_timer_wait_sensor, 250); // it nhat 100 ms
 80032c2:	4b42      	ldr	r3, [pc, #264]	; (80033cc <CapSS_Task+0x198>)
 80032c4:	21fa      	movs	r1, #250	; 0xfa
 80032c6:	0018      	movs	r0, r3
 80032c8:	f7ff fede 	bl	8003088 <timer_set>
 80032cc:	e00a      	b.n	80032e4 <CapSS_Task+0xb0>
		else if (Sensor_Tmp->command == _SS_CALIB_BYTE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	791b      	ldrb	r3, [r3, #4]
 80032d2:	2b60      	cmp	r3, #96	; 0x60
 80032d4:	d106      	bne.n	80032e4 <CapSS_Task+0xb0>
			timer_set(&_timer_wait_sensor, 400); // it nhat 400 ms => vi Calib tra loi cham
 80032d6:	23c8      	movs	r3, #200	; 0xc8
 80032d8:	005a      	lsls	r2, r3, #1
 80032da:	4b3c      	ldr	r3, [pc, #240]	; (80033cc <CapSS_Task+0x198>)
 80032dc:	0011      	movs	r1, r2
 80032de:	0018      	movs	r0, r3
 80032e0:	f7ff fed2 	bl	8003088 <timer_set>
		Sensor_Tmp->state = _SENSOR_SENT_DONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	701a      	strb	r2, [r3, #0]
		break;
 80032ea:	e060      	b.n	80033ae <CapSS_Task+0x17a>
		if ((HAL_GetTick() - count_systick) > 15 /*ms*/)
 80032ec:	f002 fed8 	bl	80060a0 <HAL_GetTick>
 80032f0:	0002      	movs	r2, r0
 80032f2:	4b35      	ldr	r3, [pc, #212]	; (80033c8 <CapSS_Task+0x194>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b0f      	cmp	r3, #15
 80032fa:	d955      	bls.n	80033a8 <CapSS_Task+0x174>
			Sensor_Tmp->state = _SENSOR_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2203      	movs	r2, #3
 8003300:	701a      	strb	r2, [r3, #0]
			CapSS_TxSignal_SetIn(CapSS_selected);
 8003302:	4b33      	ldr	r3, [pc, #204]	; (80033d0 <CapSS_Task+0x19c>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	0018      	movs	r0, r3
 8003308:	f7ff ff44 	bl	8003194 <CapSS_TxSignal_SetIn>
		break;
 800330c:	e04c      	b.n	80033a8 <CapSS_Task+0x174>
		if (timer_expired(&_timer_wait_sensor))
 800330e:	4b2f      	ldr	r3, [pc, #188]	; (80033cc <CapSS_Task+0x198>)
 8003310:	0018      	movs	r0, r3
 8003312:	f7ff fee3 	bl	80030dc <timer_expired>
 8003316:	1e03      	subs	r3, r0, #0
 8003318:	d048      	beq.n	80033ac <CapSS_Task+0x178>
			timer_stop(&_timer_wait_sensor);
 800331a:	4b2c      	ldr	r3, [pc, #176]	; (80033cc <CapSS_Task+0x198>)
 800331c:	0018      	movs	r0, r3
 800331e:	f7ff ff03 	bl	8003128 <timer_stop>
			if (Sensor_Tmp->command == _SS_CALIB_BYTE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	791b      	ldrb	r3, [r3, #4]
 8003326:	2b60      	cmp	r3, #96	; 0x60
 8003328:	d103      	bne.n	8003332 <CapSS_Task+0xfe>
				Condition_nummer = _CAL_PULSE_NUM;
 800332a:	4b2a      	ldr	r3, [pc, #168]	; (80033d4 <CapSS_Task+0x1a0>)
 800332c:	220a      	movs	r2, #10
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e006      	b.n	8003340 <CapSS_Task+0x10c>
			else if (Sensor_Tmp->command == _SS_CHECKSTT_BYTE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	791b      	ldrb	r3, [r3, #4]
 8003336:	2b6f      	cmp	r3, #111	; 0x6f
 8003338:	d102      	bne.n	8003340 <CapSS_Task+0x10c>
				Condition_nummer = _CHECKSTT_PULSE_NUM;
 800333a:	4b26      	ldr	r3, [pc, #152]	; (80033d4 <CapSS_Task+0x1a0>)
 800333c:	2205      	movs	r2, #5
 800333e:	701a      	strb	r2, [r3, #0]
			if (_LIMIT(Sensor_Tmp->pulseCnt, Condition_nummer - 4, Condition_nummer + 4))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	785b      	ldrb	r3, [r3, #1]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	001a      	movs	r2, r3
 8003348:	4b22      	ldr	r3, [pc, #136]	; (80033d4 <CapSS_Task+0x1a0>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	3b04      	subs	r3, #4
 800334e:	429a      	cmp	r2, r3
 8003350:	db0f      	blt.n	8003372 <CapSS_Task+0x13e>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	785b      	ldrb	r3, [r3, #1]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	001a      	movs	r2, r3
 800335a:	4b1e      	ldr	r3, [pc, #120]	; (80033d4 <CapSS_Task+0x1a0>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	3304      	adds	r3, #4
 8003360:	429a      	cmp	r2, r3
 8003362:	dc06      	bgt.n	8003372 <CapSS_Task+0x13e>
				Sensor_Tmp->state = _SENSOR_SUCESS;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2205      	movs	r2, #5
 8003368:	701a      	strb	r2, [r3, #0]
				Sensor_Tmp->connectStt = _PASS;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	709a      	strb	r2, [r3, #2]
		break;
 8003370:	e01c      	b.n	80033ac <CapSS_Task+0x178>
				if (--Sensor_Tmp->retry_connect == 0)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	795b      	ldrb	r3, [r3, #5]
 8003376:	3b01      	subs	r3, #1
 8003378:	b2da      	uxtb	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	715a      	strb	r2, [r3, #5]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	795b      	ldrb	r3, [r3, #5]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10a      	bne.n	800339c <CapSS_Task+0x168>
					Sensor_Tmp->state = _SENSOR_FAIL; // must Clear then continous
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2204      	movs	r2, #4
 800338a:	701a      	strb	r2, [r3, #0]
					if (Sensor_Tmp->command == _SS_CHECKSTT_BYTE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	791b      	ldrb	r3, [r3, #4]
 8003390:	2b6f      	cmp	r3, #111	; 0x6f
 8003392:	d10b      	bne.n	80033ac <CapSS_Task+0x178>
						Sensor_Tmp->connectStt = _FAIL; // debug_msg("=>FAIL");
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	709a      	strb	r2, [r3, #2]
		break;
 800339a:	e007      	b.n	80033ac <CapSS_Task+0x178>
					Sensor_Tmp->state = _SENSOR_SENT_START; // must Clear then continous
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
		break;
 80033a2:	e003      	b.n	80033ac <CapSS_Task+0x178>
		break;
 80033a4:	46c0      	nop			; (mov r8, r8)
 80033a6:	e002      	b.n	80033ae <CapSS_Task+0x17a>
		break;
 80033a8:	46c0      	nop			; (mov r8, r8)
 80033aa:	e000      	b.n	80033ae <CapSS_Task+0x17a>
		break;
 80033ac:	46c0      	nop			; (mov r8, r8)
	}

	CapSS_Get_Result(Sensor_Tmp);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	0018      	movs	r0, r3
 80033b2:	f000 f811 	bl	80033d8 <CapSS_Get_Result>
}
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b004      	add	sp, #16
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	2000020e 	.word	0x2000020e
 80033c4:	20000228 	.word	0x20000228
 80033c8:	20000230 	.word	0x20000230
 80033cc:	20000210 	.word	0x20000210
 80033d0:	2000020c 	.word	0x2000020c
 80033d4:	20000234 	.word	0x20000234

080033d8 <CapSS_Get_Result>:

void CapSS_Get_Result(CapSen_Struct_t *Sensor_Tmp)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
	if (!_LIMIT(Sensor_Tmp->state, _SENSOR_FAIL, _SENSOR_SUCESS))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d955      	bls.n	8003494 <CapSS_Get_Result+0xbc>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b05      	cmp	r3, #5
 80033ee:	d851      	bhi.n	8003494 <CapSS_Get_Result+0xbc>
		return;

	switch (Sensor_Tmp->command)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	791b      	ldrb	r3, [r3, #4]
 80033f4:	2b60      	cmp	r3, #96	; 0x60
 80033f6:	d011      	beq.n	800341c <CapSS_Get_Result+0x44>
 80033f8:	2b6f      	cmp	r3, #111	; 0x6f
 80033fa:	d13f      	bne.n	800347c <CapSS_Get_Result+0xa4>
	{
	case _SS_CHECKSTT_BYTE:
		if (Sensor_Tmp->state == _SENSOR_SUCESS)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b05      	cmp	r3, #5
 8003402:	d103      	bne.n	800340c <CapSS_Get_Result+0x34>
			Sensor_Tmp->connectStt = _PASS;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	709a      	strb	r2, [r3, #2]
		else if (Sensor_Tmp->state == _SENSOR_FAIL)
			Sensor_Tmp->connectStt = _FAIL;
		break;
 800340a:	e039      	b.n	8003480 <CapSS_Get_Result+0xa8>
		else if (Sensor_Tmp->state == _SENSOR_FAIL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d135      	bne.n	8003480 <CapSS_Get_Result+0xa8>
			Sensor_Tmp->connectStt = _FAIL;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	709a      	strb	r2, [r3, #2]
		break;
 800341a:	e031      	b.n	8003480 <CapSS_Get_Result+0xa8>
	case _SS_CALIB_BYTE:

		if (Sensor_Tmp->state == _SENSOR_SUCESS)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	2b05      	cmp	r3, #5
 8003422:	d111      	bne.n	8003448 <CapSS_Get_Result+0x70>
		{
			CapSS_CalibSucess++;
 8003424:	4b1d      	ldr	r3, [pc, #116]	; (800349c <CapSS_Get_Result+0xc4>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	3301      	adds	r3, #1
 800342a:	b2da      	uxtb	r2, r3
 800342c:	4b1b      	ldr	r3, [pc, #108]	; (800349c <CapSS_Get_Result+0xc4>)
 800342e:	701a      	strb	r2, [r3, #0]
			if(Sensor_Tmp->_cb_calibResult){
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d016      	beq.n	8003466 <CapSS_Get_Result+0x8e>
			  Sensor_Tmp->_cb_calibResult(_PASS);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2001      	movs	r0, #1
 800343e:	4798      	blx	r3
			  Sensor_Tmp->connectStt = _PASS;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	709a      	strb	r2, [r3, #2]
 8003446:	e00e      	b.n	8003466 <CapSS_Get_Result+0x8e>
			}
		}
		else if (Sensor_Tmp->state == _SENSOR_FAIL){
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b04      	cmp	r3, #4
 800344e:	d10a      	bne.n	8003466 <CapSS_Get_Result+0x8e>
			if(Sensor_Tmp->_cb_calibResult){
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d006      	beq.n	8003466 <CapSS_Get_Result+0x8e>
			  Sensor_Tmp->_cb_calibResult(_FAIL);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2000      	movs	r0, #0
 800345e:	4798      	blx	r3
			  Sensor_Tmp->connectStt = _FAIL;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	709a      	strb	r2, [r3, #2]
			}
		}

		// Khi Gap Sensor cuoi cung
		if (CapSS_selected == (_CAPSS_ID_TOTAL - 1))
 8003466:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <CapSS_Get_Result+0xc8>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10a      	bne.n	8003484 <CapSS_Get_Result+0xac>
			else
			{
			    //calib fail
				//LED1_Blink_CALIBSS_OK();
			}
			CapSS_CalibSucess = 0;
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <CapSS_Get_Result+0xc4>)
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
			CapSS_selected = 0;
 8003474:	4b0a      	ldr	r3, [pc, #40]	; (80034a0 <CapSS_Get_Result+0xc8>)
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
		else
		{
			//CapSS_selected++;
		}

		break;
 800347a:	e003      	b.n	8003484 <CapSS_Get_Result+0xac>
	default:
		break;
 800347c:	46c0      	nop			; (mov r8, r8)
 800347e:	e002      	b.n	8003486 <CapSS_Get_Result+0xae>
		break;
 8003480:	46c0      	nop			; (mov r8, r8)
 8003482:	e000      	b.n	8003486 <CapSS_Get_Result+0xae>
		break;
 8003484:	46c0      	nop			; (mov r8, r8)
	}
	Sensor_Tmp->command = 0x00;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	711a      	strb	r2, [r3, #4]
	Sensor_Tmp->state = _SENSOR_CLEAR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
	return;
 8003492:	e000      	b.n	8003496 <CapSS_Get_Result+0xbe>
		return;
 8003494:	46c0      	nop			; (mov r8, r8)
}
 8003496:	46bd      	mov	sp, r7
 8003498:	b002      	add	sp, #8
 800349a:	bd80      	pop	{r7, pc}
 800349c:	2000020d 	.word	0x2000020d
 80034a0:	2000020c 	.word	0x2000020c

080034a4 <CapSS_CheckPulse_Systick>:

void CapSS_CheckPulse_Systick(uint8_t Pin_stt, CapSen_Struct_t *Sensor_Tmp)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	0002      	movs	r2, r0
 80034ac:	6039      	str	r1, [r7, #0]
 80034ae:	1dfb      	adds	r3, r7, #7
 80034b0:	701a      	strb	r2, [r3, #0]
	static uint8_t Pin_stt_old;
	static uint32_t tickstart;

	if (Sensor_Tmp->state != _SENSOR_BUSY)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d004      	beq.n	80034c4 <CapSS_CheckPulse_Systick+0x20>
	{
		Pin_stt_old = Pin_stt;
 80034ba:	4b3d      	ldr	r3, [pc, #244]	; (80035b0 <CapSS_CheckPulse_Systick+0x10c>)
 80034bc:	1dfa      	adds	r2, r7, #7
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	701a      	strb	r2, [r3, #0]
		return;
 80034c2:	e071      	b.n	80035a8 <CapSS_CheckPulse_Systick+0x104>
	}

	if (Pin_stt == 0 && Pin_stt_old == 1)
 80034c4:	1dfb      	adds	r3, r7, #7
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d120      	bne.n	800350e <CapSS_CheckPulse_Systick+0x6a>
 80034cc:	4b38      	ldr	r3, [pc, #224]	; (80035b0 <CapSS_CheckPulse_Systick+0x10c>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d11c      	bne.n	800350e <CapSS_CheckPulse_Systick+0x6a>
	{
		// falling
		if (Check_State == _CHECK_CLEAR)
 80034d4:	4b37      	ldr	r3, [pc, #220]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d108      	bne.n	80034ee <CapSS_CheckPulse_Systick+0x4a>
		{
			tickstart = HAL_GetTick();
 80034dc:	f002 fde0 	bl	80060a0 <HAL_GetTick>
 80034e0:	0002      	movs	r2, r0
 80034e2:	4b35      	ldr	r3, [pc, #212]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 80034e4:	601a      	str	r2, [r3, #0]
			Check_State = _CHECK_LO;
 80034e6:	4b33      	ldr	r3, [pc, #204]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]
		if (Check_State == _CHECK_CLEAR)
 80034ec:	e057      	b.n	800359e <CapSS_CheckPulse_Systick+0xfa>
		}
		else if (Check_State == _CHECK_HI)
 80034ee:	4b31      	ldr	r3, [pc, #196]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d153      	bne.n	800359e <CapSS_CheckPulse_Systick+0xfa>
		{
			if ((HAL_GetTick() - tickstart) < 3)
 80034f6:	f002 fdd3 	bl	80060a0 <HAL_GetTick>
 80034fa:	0002      	movs	r2, r0
 80034fc:	4b2e      	ldr	r3, [pc, #184]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d84b      	bhi.n	800359e <CapSS_CheckPulse_Systick+0xfa>
				Check_State = _CHECK_CLEAR; // bo qua
 8003506:	4b2b      	ldr	r3, [pc, #172]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 8003508:	2200      	movs	r2, #0
 800350a:	701a      	strb	r2, [r3, #0]
		if (Check_State == _CHECK_CLEAR)
 800350c:	e047      	b.n	800359e <CapSS_CheckPulse_Systick+0xfa>
		}
	}
	else if (Pin_stt == 1 && Pin_stt_old == 0)
 800350e:	1dfb      	adds	r3, r7, #7
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d124      	bne.n	8003560 <CapSS_CheckPulse_Systick+0xbc>
 8003516:	4b26      	ldr	r3, [pc, #152]	; (80035b0 <CapSS_CheckPulse_Systick+0x10c>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d120      	bne.n	8003560 <CapSS_CheckPulse_Systick+0xbc>
	{
		// rising
		if (Check_State == _CHECK_LO)
 800351e:	4b25      	ldr	r3, [pc, #148]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d13c      	bne.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
		{
			if (_LIMIT((HAL_GetTick() - tickstart), 3 /*ms*/, 7 /*ms*/))
 8003526:	f002 fdbb 	bl	80060a0 <HAL_GetTick>
 800352a:	0002      	movs	r2, r0
 800352c:	4b22      	ldr	r3, [pc, #136]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d910      	bls.n	8003558 <CapSS_CheckPulse_Systick+0xb4>
 8003536:	f002 fdb3 	bl	80060a0 <HAL_GetTick>
 800353a:	0002      	movs	r2, r0
 800353c:	4b1e      	ldr	r3, [pc, #120]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b07      	cmp	r3, #7
 8003544:	d808      	bhi.n	8003558 <CapSS_CheckPulse_Systick+0xb4>
			{
				tickstart = HAL_GetTick();
 8003546:	f002 fdab 	bl	80060a0 <HAL_GetTick>
 800354a:	0002      	movs	r2, r0
 800354c:	4b1a      	ldr	r3, [pc, #104]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 800354e:	601a      	str	r2, [r3, #0]
				Check_State = _CHECK_HI;
 8003550:	4b18      	ldr	r3, [pc, #96]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 8003552:	2202      	movs	r2, #2
 8003554:	701a      	strb	r2, [r3, #0]
		if (Check_State == _CHECK_LO)
 8003556:	e023      	b.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
			}
			else
			{
				Check_State = _CHECK_CLEAR;
 8003558:	4b16      	ldr	r3, [pc, #88]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 800355a:	2200      	movs	r2, #0
 800355c:	701a      	strb	r2, [r3, #0]
		if (Check_State == _CHECK_LO)
 800355e:	e01f      	b.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
			}
		}
	}
	else if (Pin_stt == 1 && Pin_stt_old == 1)
 8003560:	1dfb      	adds	r3, r7, #7
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d11b      	bne.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
 8003568:	4b11      	ldr	r3, [pc, #68]	; (80035b0 <CapSS_CheckPulse_Systick+0x10c>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d117      	bne.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
	{
		if (Check_State == _CHECK_HI)
 8003570:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b02      	cmp	r3, #2
 8003576:	d113      	bne.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
		{
			if (((HAL_GetTick() - tickstart) >= 3))
 8003578:	f002 fd92 	bl	80060a0 <HAL_GetTick>
 800357c:	0002      	movs	r2, r0
 800357e:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <CapSS_CheckPulse_Systick+0x114>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d90b      	bls.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
			{
				Sensor_Tmp->pulseCnt++;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	785b      	ldrb	r3, [r3, #1]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	3301      	adds	r3, #1
 8003590:	b2da      	uxtb	r2, r3
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	705a      	strb	r2, [r3, #1]
				Check_State = _CHECK_CLEAR;
 8003596:	4b07      	ldr	r3, [pc, #28]	; (80035b4 <CapSS_CheckPulse_Systick+0x110>)
 8003598:	2200      	movs	r2, #0
 800359a:	701a      	strb	r2, [r3, #0]
 800359c:	e000      	b.n	80035a0 <CapSS_CheckPulse_Systick+0xfc>
		if (Check_State == _CHECK_CLEAR)
 800359e:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	Pin_stt_old = Pin_stt;
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <CapSS_CheckPulse_Systick+0x10c>)
 80035a2:	1dfa      	adds	r2, r7, #7
 80035a4:	7812      	ldrb	r2, [r2, #0]
 80035a6:	701a      	strb	r2, [r3, #0]
}
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b002      	add	sp, #8
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	20000235 	.word	0x20000235
 80035b4:	2000020e 	.word	0x2000020e
 80035b8:	20000238 	.word	0x20000238

080035bc <CapSS_periodic_poll>:



uint16_t SenLogicCnt[3];
void CapSS_periodic_poll(CapSen_Struct_t *Sensor_Tmp)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af02      	add	r7, sp, #8
 80035c2:	6078      	str	r0, [r7, #4]
    CapSS_CheckPulse_Systick(WATERSS_SIGNAL_STT, Sensor_Tmp);
 80035c4:	2380      	movs	r3, #128	; 0x80
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	4a12      	ldr	r2, [pc, #72]	; (8003614 <CapSS_periodic_poll+0x58>)
 80035ca:	0019      	movs	r1, r3
 80035cc:	0010      	movs	r0, r2
 80035ce:	f004 fc9d 	bl	8007f0c <HAL_GPIO_ReadPin>
 80035d2:	0003      	movs	r3, r0
 80035d4:	001a      	movs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0019      	movs	r1, r3
 80035da:	0010      	movs	r0, r2
 80035dc:	f7ff ff62 	bl	80034a4 <CapSS_CheckPulse_Systick>
    Sensor_Tmp->logicStt = INPUT_readHanlde(SSWATER_Logic_PinStt,&SenLogicCnt[0],&SenLogicCnt[1],20,&SenLogicCnt[2],20);
 80035e0:	2380      	movs	r3, #128	; 0x80
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4a0c      	ldr	r2, [pc, #48]	; (8003618 <CapSS_periodic_poll+0x5c>)
 80035e6:	0019      	movs	r1, r3
 80035e8:	0010      	movs	r0, r2
 80035ea:	f004 fc8f 	bl	8007f0c <HAL_GPIO_ReadPin>
 80035ee:	0003      	movs	r3, r0
 80035f0:	0018      	movs	r0, r3
 80035f2:	4a0a      	ldr	r2, [pc, #40]	; (800361c <CapSS_periodic_poll+0x60>)
 80035f4:	490a      	ldr	r1, [pc, #40]	; (8003620 <CapSS_periodic_poll+0x64>)
 80035f6:	2314      	movs	r3, #20
 80035f8:	9301      	str	r3, [sp, #4]
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <CapSS_periodic_poll+0x68>)
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2314      	movs	r3, #20
 8003600:	f7ff fcd0 	bl	8002fa4 <INPUT_readHanlde>
 8003604:	0003      	movs	r3, r0
 8003606:	001a      	movs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	70da      	strb	r2, [r3, #3]
}
 800360c:	46c0      	nop			; (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b002      	add	sp, #8
 8003612:	bd80      	pop	{r7, pc}
 8003614:	50000400 	.word	0x50000400
 8003618:	50000800 	.word	0x50000800
 800361c:	20000222 	.word	0x20000222
 8003620:	20000220 	.word	0x20000220
 8003624:	20000224 	.word	0x20000224

08003628 <UV_CAPSS_putc>:
		_UV_CAPSS_TIMER_STOP();
	}
}

void UV_CAPSS_putc(char c)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	0002      	movs	r2, r0
 8003630:	1dfb      	adds	r3, r7, #7
 8003632:	701a      	strb	r2, [r3, #0]
	uint32_t start_stick;

	start_stick = HAL_GetTick();
 8003634:	f002 fd34 	bl	80060a0 <HAL_GetTick>
 8003638:	0003      	movs	r3, r0
 800363a:	60fb      	str	r3, [r7, #12]
	while (Capuv_status & (1 << _UV_CAPSS_TX_BUSYV))
 800363c:	e006      	b.n	800364c <UV_CAPSS_putc+0x24>
	{
		if ((HAL_GetTick() - start_stick) > 100 /*ms*/)
 800363e:	f002 fd2f 	bl	80060a0 <HAL_GetTick>
 8003642:	0002      	movs	r2, r0
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b64      	cmp	r3, #100	; 0x64
 800364a:	d832      	bhi.n	80036b2 <UV_CAPSS_putc+0x8a>
	while (Capuv_status & (1 << _UV_CAPSS_TX_BUSYV))
 800364c:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <UV_CAPSS_putc+0x98>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	001a      	movs	r2, r3
 8003652:	2340      	movs	r3, #64	; 0x40
 8003654:	4013      	ands	r3, r2
 8003656:	d1f2      	bne.n	800363e <UV_CAPSS_putc+0x16>
			return;
	} // wait while UV_CAPSS is busy with sending
	/************************/
	Capuv_status = (1 << _UV_CAPSS_TX_BUSYV); // set TX busy flag (clear all others)
 8003658:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <UV_CAPSS_putc+0x98>)
 800365a:	2240      	movs	r2, #64	; 0x40
 800365c:	701a      	strb	r2, [r3, #0]
	Capuv_buffer = c;						  // copy data to buffer
 800365e:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <UV_CAPSS_putc+0x9c>)
 8003660:	1dfa      	adds	r2, r7, #7
 8003662:	7812      	ldrb	r2, [r2, #0]
 8003664:	701a      	strb	r2, [r3, #0]
	Capuv_bit_nbr = 0xFF;					  // erase bit counter (set all bits)
 8003666:	4b18      	ldr	r3, [pc, #96]	; (80036c8 <UV_CAPSS_putc+0xa0>)
 8003668:	22ff      	movs	r2, #255	; 0xff
 800366a:	701a      	strb	r2, [r3, #0]
	//  Interrupt_TC2_ClearPending();
	_UV_CAPSS_TIMER_RESET_CNT();
 800366c:	4b17      	ldr	r3, [pc, #92]	; (80036cc <UV_CAPSS_putc+0xa4>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2200      	movs	r2, #0
 8003672:	625a      	str	r2, [r3, #36]	; 0x24
	// Set Priority !!
	_UV_CAPSS_TIMER_SET();
 8003674:	4b15      	ldr	r3, [pc, #84]	; (80036cc <UV_CAPSS_putc+0xa4>)
 8003676:	0018      	movs	r0, r3
 8003678:	f006 faea 	bl	8009c50 <HAL_TIM_Base_Start_IT>

	TX_V_PRINT_WATER(0); // logic 1 (high level = STOP TX)
 800367c:	2380      	movs	r3, #128	; 0x80
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4813      	ldr	r0, [pc, #76]	; (80036d0 <UV_CAPSS_putc+0xa8>)
 8003682:	2200      	movs	r2, #0
 8003684:	0019      	movs	r1, r3
 8003686:	f004 fc5e 	bl	8007f46 <HAL_GPIO_WritePin>

	start_stick = HAL_GetTick();
 800368a:	f002 fd09 	bl	80060a0 <HAL_GetTick>
 800368e:	0003      	movs	r3, r0
 8003690:	60fb      	str	r3, [r7, #12]
	while (__HAL_TIM_GET_IT_SOURCE(&_UV_CAPSS_TIMER, TIM_IT_UPDATE) == SET)
 8003692:	e006      	b.n	80036a2 <UV_CAPSS_putc+0x7a>
	{
		if ((HAL_GetTick() - start_stick) > 100 /*ms*/)
 8003694:	f002 fd04 	bl	80060a0 <HAL_GetTick>
 8003698:	0002      	movs	r2, r0
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b64      	cmp	r3, #100	; 0x64
 80036a0:	d809      	bhi.n	80036b6 <UV_CAPSS_putc+0x8e>
	while (__HAL_TIM_GET_IT_SOURCE(&_UV_CAPSS_TIMER, TIM_IT_UPDATE) == SET)
 80036a2:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <UV_CAPSS_putc+0xa4>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	2201      	movs	r2, #1
 80036aa:	4013      	ands	r3, r2
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d0f1      	beq.n	8003694 <UV_CAPSS_putc+0x6c>
 80036b0:	e002      	b.n	80036b8 <UV_CAPSS_putc+0x90>
			return;
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	e000      	b.n	80036b8 <UV_CAPSS_putc+0x90>
			return;
 80036b6:	46c0      	nop			; (mov r8, r8)
	}
}
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b004      	add	sp, #16
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	2000023e 	.word	0x2000023e
 80036c4:	2000023c 	.word	0x2000023c
 80036c8:	2000023d 	.word	0x2000023d
 80036cc:	20000594 	.word	0x20000594
 80036d0:	50000400 	.word	0x50000400

080036d4 <UV_CAPSS_putArr>:
			return;
	}
}

void UV_CAPSS_putArr(unsigned char array[], unsigned int byteCount)
{
 80036d4:	b590      	push	{r4, r7, lr}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
	unsigned char arrayIndex;

	for (arrayIndex = 0u; arrayIndex < byteCount; arrayIndex++)
 80036de:	230f      	movs	r3, #15
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	2200      	movs	r2, #0
 80036e4:	701a      	strb	r2, [r3, #0]
 80036e6:	e00d      	b.n	8003704 <UV_CAPSS_putArr+0x30>
	{
		UV_CAPSS_putc(array[arrayIndex]);
 80036e8:	240f      	movs	r4, #15
 80036ea:	193b      	adds	r3, r7, r4
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	18d3      	adds	r3, r2, r3
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	0018      	movs	r0, r3
 80036f6:	f7ff ff97 	bl	8003628 <UV_CAPSS_putc>
	for (arrayIndex = 0u; arrayIndex < byteCount; arrayIndex++)
 80036fa:	193b      	adds	r3, r7, r4
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	193b      	adds	r3, r7, r4
 8003700:	3201      	adds	r2, #1
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	230f      	movs	r3, #15
 8003706:	18fb      	adds	r3, r7, r3
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d8eb      	bhi.n	80036e8 <UV_CAPSS_putArr+0x14>
	}
}
 8003710:	46c0      	nop			; (mov r8, r8)
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b005      	add	sp, #20
 8003718:	bd90      	pop	{r4, r7, pc}
	...

0800371c <UV_CAPSS_periodic_poll>:

void UV_CAPSS_periodic_poll(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0
	Capuv_bit_nbr++;
 8003720:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <UV_CAPSS_periodic_poll+0x74>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	3301      	adds	r3, #1
 8003726:	b2da      	uxtb	r2, r3
 8003728:	4b19      	ldr	r3, [pc, #100]	; (8003790 <UV_CAPSS_periodic_poll+0x74>)
 800372a:	701a      	strb	r2, [r3, #0]
	/*** check what are we doing: send or receive ? ***/
	if (Capuv_status & (1 << _UV_CAPSS_TX_BUSYV)) // transmit process
 800372c:	4b19      	ldr	r3, [pc, #100]	; (8003794 <UV_CAPSS_periodic_poll+0x78>)
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	001a      	movs	r2, r3
 8003732:	2340      	movs	r3, #64	; 0x40
 8003734:	4013      	ands	r3, r2
 8003736:	d027      	beq.n	8003788 <UV_CAPSS_periodic_poll+0x6c>
	{
		if (Capuv_bit_nbr < 8) // data bits (bit 0...7)
 8003738:	4b15      	ldr	r3, [pc, #84]	; (8003790 <UV_CAPSS_periodic_poll+0x74>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	2b07      	cmp	r3, #7
 800373e:	d811      	bhi.n	8003764 <UV_CAPSS_periodic_poll+0x48>
		{
			TX_V_PRINT_WATER(Capuv_buffer & 0x01);
 8003740:	4b15      	ldr	r3, [pc, #84]	; (8003798 <UV_CAPSS_periodic_poll+0x7c>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2201      	movs	r2, #1
 8003746:	4013      	ands	r3, r2
 8003748:	b2da      	uxtb	r2, r3
 800374a:	2380      	movs	r3, #128	; 0x80
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	4813      	ldr	r0, [pc, #76]	; (800379c <UV_CAPSS_periodic_poll+0x80>)
 8003750:	0019      	movs	r1, r3
 8003752:	f004 fbf8 	bl	8007f46 <HAL_GPIO_WritePin>
			Capuv_buffer >>= 1; // next bit, please !
 8003756:	4b10      	ldr	r3, [pc, #64]	; (8003798 <UV_CAPSS_periodic_poll+0x7c>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	085b      	lsrs	r3, r3, #1
 800375c:	b2da      	uxtb	r2, r3
 800375e:	4b0e      	ldr	r3, [pc, #56]	; (8003798 <UV_CAPSS_periodic_poll+0x7c>)
 8003760:	701a      	strb	r2, [r3, #0]
				_UV_CAPSS_TIMER_STOP();
				Capuv_status = 0x00; // clear UV_CAPSS status register
			}
		}
	}
}
 8003762:	e011      	b.n	8003788 <UV_CAPSS_periodic_poll+0x6c>
			TX_V_PRINT_WATER(1);
 8003764:	2380      	movs	r3, #128	; 0x80
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	480c      	ldr	r0, [pc, #48]	; (800379c <UV_CAPSS_periodic_poll+0x80>)
 800376a:	2201      	movs	r2, #1
 800376c:	0019      	movs	r1, r3
 800376e:	f004 fbea 	bl	8007f46 <HAL_GPIO_WritePin>
			if (Capuv_bit_nbr >= _UV_CAPSS_STOP) // ready! stop bit(s) sent
 8003772:	4b07      	ldr	r3, [pc, #28]	; (8003790 <UV_CAPSS_periodic_poll+0x74>)
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b08      	cmp	r3, #8
 8003778:	d906      	bls.n	8003788 <UV_CAPSS_periodic_poll+0x6c>
				_UV_CAPSS_TIMER_STOP();
 800377a:	4b09      	ldr	r3, [pc, #36]	; (80037a0 <UV_CAPSS_periodic_poll+0x84>)
 800377c:	0018      	movs	r0, r3
 800377e:	f006 fabd 	bl	8009cfc <HAL_TIM_Base_Stop_IT>
				Capuv_status = 0x00; // clear UV_CAPSS status register
 8003782:	4b04      	ldr	r3, [pc, #16]	; (8003794 <UV_CAPSS_periodic_poll+0x78>)
 8003784:	2200      	movs	r2, #0
 8003786:	701a      	strb	r2, [r3, #0]
}
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	2000023d 	.word	0x2000023d
 8003794:	2000023e 	.word	0x2000023e
 8003798:	2000023c 	.word	0x2000023c
 800379c:	50000400 	.word	0x50000400
 80037a0:	20000594 	.word	0x20000594

080037a4 <delay_ms>:
#include "myHeader.h"

#define WRD() HAL_IWDG_Refresh(&hiwdg)

void delay_ms(uint32_t ms)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  WRD();
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <delay_ms+0x20>)
 80037ae:	0018      	movs	r0, r3
 80037b0:	f005 fbac 	bl	8008f0c <HAL_IWDG_Refresh>
  HAL_Delay(ms);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	0018      	movs	r0, r3
 80037b8:	f002 fc7c 	bl	80060b4 <HAL_Delay>
}
 80037bc:	46c0      	nop			; (mov r8, r8)
 80037be:	46bd      	mov	sp, r7
 80037c0:	b002      	add	sp, #8
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	20000538 	.word	0x20000538

080037c8 <wireWriteRegister>:
/*!
    @brief  Sends a single command byte over I2C => ghi
*/
/**************************************************************************/
void wireWriteRegister (uint8_t reg, uint16_t value)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af04      	add	r7, sp, #16
 80037ce:	0002      	movs	r2, r0
 80037d0:	1dfb      	adds	r3, r7, #7
 80037d2:	701a      	strb	r2, [r3, #0]
 80037d4:	1d3b      	adds	r3, r7, #4
 80037d6:	1c0a      	adds	r2, r1, #0
 80037d8:	801a      	strh	r2, [r3, #0]
	uint8_t i2c_temp[2];
	i2c_temp[0] = value>>8;
 80037da:	1d3b      	adds	r3, r7, #4
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	0a1b      	lsrs	r3, r3, #8
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	210c      	movs	r1, #12
 80037e6:	187b      	adds	r3, r7, r1
 80037e8:	701a      	strb	r2, [r3, #0]
	i2c_temp[1] = value;
 80037ea:	1d3b      	adds	r3, r7, #4
 80037ec:	881b      	ldrh	r3, [r3, #0]
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	187b      	adds	r3, r7, r1
 80037f2:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Mem_Write(&_USER_DEFINE_I2C_INA219, INA219_ADDRESS<<1, (uint16_t)reg, 1, i2c_temp, 2, 0xffffffff);
 80037f4:	1dfb      	adds	r3, r7, #7
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	4809      	ldr	r0, [pc, #36]	; (8003820 <wireWriteRegister+0x58>)
 80037fc:	2301      	movs	r3, #1
 80037fe:	425b      	negs	r3, r3
 8003800:	9302      	str	r3, [sp, #8]
 8003802:	2302      	movs	r3, #2
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	187b      	adds	r3, r7, r1
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2301      	movs	r3, #1
 800380c:	2180      	movs	r1, #128	; 0x80
 800380e:	f004 fd55 	bl	80082bc <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8003812:	2001      	movs	r0, #1
 8003814:	f002 fc4e 	bl	80060b4 <HAL_Delay>
}
 8003818:	46c0      	nop			; (mov r8, r8)
 800381a:	46bd      	mov	sp, r7
 800381c:	b004      	add	sp, #16
 800381e:	bd80      	pop	{r7, pc}
 8003820:	200004e4 	.word	0x200004e4

08003824 <wireReadRegister>:
/*!
    @brief  Reads a 16 bit values over I2C
*/
/**************************************************************************/
void wireReadRegister(uint8_t reg, uint16_t *value)
{
 8003824:	b590      	push	{r4, r7, lr}
 8003826:	b089      	sub	sp, #36	; 0x24
 8003828:	af04      	add	r7, sp, #16
 800382a:	0002      	movs	r2, r0
 800382c:	6039      	str	r1, [r7, #0]
 800382e:	1dfb      	adds	r3, r7, #7
 8003830:	701a      	strb	r2, [r3, #0]
	uint8_t i2c_temp[2];
	HAL_I2C_Mem_Read(&_USER_DEFINE_I2C_INA219, INA219_ADDRESS<<1, (uint16_t)reg, 1,i2c_temp, 2, 0xffffffff);
 8003832:	1dfb      	adds	r3, r7, #7
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	b29a      	uxth	r2, r3
 8003838:	4810      	ldr	r0, [pc, #64]	; (800387c <wireReadRegister+0x58>)
 800383a:	2301      	movs	r3, #1
 800383c:	425b      	negs	r3, r3
 800383e:	9302      	str	r3, [sp, #8]
 8003840:	2302      	movs	r3, #2
 8003842:	9301      	str	r3, [sp, #4]
 8003844:	240c      	movs	r4, #12
 8003846:	193b      	adds	r3, r7, r4
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	2301      	movs	r3, #1
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	f004 fe63 	bl	8008518 <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 8003852:	2001      	movs	r0, #1
 8003854:	f002 fc2e 	bl	80060b4 <HAL_Delay>
	*value = ((uint16_t)i2c_temp[0]<<8 )|(uint16_t)i2c_temp[1];
 8003858:	0021      	movs	r1, r4
 800385a:	187b      	adds	r3, r7, r1
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	021b      	lsls	r3, r3, #8
 8003860:	b21a      	sxth	r2, r3
 8003862:	187b      	adds	r3, r7, r1
 8003864:	785b      	ldrb	r3, [r3, #1]
 8003866:	b21b      	sxth	r3, r3
 8003868:	4313      	orrs	r3, r2
 800386a:	b21b      	sxth	r3, r3
 800386c:	b29a      	uxth	r2, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	801a      	strh	r2, [r3, #0]
}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	46bd      	mov	sp, r7
 8003876:	b005      	add	sp, #20
 8003878:	bd90      	pop	{r4, r7, pc}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	200004e4 	.word	0x200004e4

08003880 <setCalibration_16V_400mA>:
    @brief set device to calibration which uses the highest precision for
      current measurement (0.1mA), at the expense of
      only supporting 16V at 400mA max.
*/
/**************************************************************************/
void setCalibration_16V_400mA(void) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0

  // 5. Compute the calibration register
  // Cal = trunc (0.04096 / (Current_LSB * RSHUNT))
  // Cal = 8192 (0x2000)

  ina219_calValue = 8192;
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <setCalibration_16V_400mA+0x44>)
 8003888:	2280      	movs	r2, #128	; 0x80
 800388a:	0192      	lsls	r2, r2, #6
 800388c:	601a      	str	r2, [r3, #0]
  // MaximumPower = Max_Current_Before_Overflow * VBUS_MAX
  // MaximumPower = 0.4 * 16V
  // MaximumPower = 6.4W

  // Set multipliers to convert raw current/power values
  ina219_currentDivider_mA = 20;  // Current LSB = 50uA per bit (1000/50 = 20)
 800388e:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <setCalibration_16V_400mA+0x48>)
 8003890:	2214      	movs	r2, #20
 8003892:	601a      	str	r2, [r3, #0]
  ina219_powerMultiplier_mW = 1;     // Power LSB = 1mW per bit
 8003894:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <setCalibration_16V_400mA+0x4c>)
 8003896:	2201      	movs	r2, #1
 8003898:	601a      	str	r2, [r3, #0]

  // Set Calibration register to 'Cal' calculated above
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800389a:	4b0a      	ldr	r3, [pc, #40]	; (80038c4 <setCalibration_16V_400mA+0x44>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	b29b      	uxth	r3, r3
 80038a0:	0019      	movs	r1, r3
 80038a2:	2005      	movs	r0, #5
 80038a4:	f7ff ff90 	bl	80037c8 <wireWriteRegister>

  // Set Config register to take into account the settings above
  uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 80038a8:	1dbb      	adds	r3, r7, #6
 80038aa:	22a0      	movs	r2, #160	; 0xa0
 80038ac:	32ff      	adds	r2, #255	; 0xff
 80038ae:	801a      	strh	r2, [r3, #0]
                    INA219_CONFIG_GAIN_1_40MV |
                    INA219_CONFIG_BADCRES_12BIT |
                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
  wireWriteRegister(INA219_REG_CONFIG, config);
 80038b0:	1dbb      	adds	r3, r7, #6
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	0019      	movs	r1, r3
 80038b6:	2000      	movs	r0, #0
 80038b8:	f7ff ff86 	bl	80037c8 <wireWriteRegister>
}
 80038bc:	46c0      	nop			; (mov r8, r8)
 80038be:	46bd      	mov	sp, r7
 80038c0:	b002      	add	sp, #8
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	20000248 	.word	0x20000248
 80038c8:	20000240 	.word	0x20000240
 80038cc:	20000244 	.word	0x20000244

080038d0 <getvoltage_raw>:
/*!
    @brief  Gets the raw bus voltage (16-bit signed integer, so +-32767)
    @return the raw bus voltage reading
*/
/**************************************************************************/
int16_t getvoltage_raw() {
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
  uint16_t value;
  wireReadRegister(INA219_REG_voltage, &value);
 80038d6:	1dbb      	adds	r3, r7, #6
 80038d8:	0019      	movs	r1, r3
 80038da:	2002      	movs	r0, #2
 80038dc:	f7ff ffa2 	bl	8003824 <wireReadRegister>

  // Shift to the right 3 to drop CNVR and OVF and multiply by LSB
  return (int16_t)((value >> 3) * 4);
 80038e0:	1dbb      	adds	r3, r7, #6
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	08db      	lsrs	r3, r3, #3
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	b21b      	sxth	r3, r3
}
 80038ee:	0018      	movs	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b002      	add	sp, #8
 80038f4:	bd80      	pop	{r7, pc}
	...

080038f8 <getCurrent_raw>:
/*!
    @brief  Gets the raw current value (16-bit signed integer, so +-32767)
    @return the raw current reading
*/
/**************************************************************************/
int16_t getCurrent_raw() {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0

  // Sometimes a sharp load will reset the INA219, which will
  // reset the cal register, meaning CURRENT and POWER will
  // not be available ... avoid this by always setting a cal
  // value even if it's an unfortunate extra step
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 80038fe:	4b09      	ldr	r3, [pc, #36]	; (8003924 <getCurrent_raw+0x2c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	b29b      	uxth	r3, r3
 8003904:	0019      	movs	r1, r3
 8003906:	2005      	movs	r0, #5
 8003908:	f7ff ff5e 	bl	80037c8 <wireWriteRegister>

  // Now we can safely read the CURRENT register!
  wireReadRegister(INA219_REG_CURRENT, &value);
 800390c:	1dbb      	adds	r3, r7, #6
 800390e:	0019      	movs	r1, r3
 8003910:	2004      	movs	r0, #4
 8003912:	f7ff ff87 	bl	8003824 <wireReadRegister>

  return (int16_t)value;
 8003916:	1dbb      	adds	r3, r7, #6
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	b21b      	sxth	r3, r3
}
 800391c:	0018      	movs	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20000248 	.word	0x20000248

08003928 <getPower_raw>:
/*!
    @brief  Gets the raw power value (16-bit signed integer, so +-32767)
    @return raw power reading
*/
/**************************************************************************/
int16_t getPower_raw() {
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0

  // Sometimes a sharp load will reset the INA219, which will
  // reset the cal register, meaning CURRENT and POWER will
  // not be available ... avoid this by always setting a cal
  // value even if it's an unfortunate extra step
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800392e:	4b09      	ldr	r3, [pc, #36]	; (8003954 <getPower_raw+0x2c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	b29b      	uxth	r3, r3
 8003934:	0019      	movs	r1, r3
 8003936:	2005      	movs	r0, #5
 8003938:	f7ff ff46 	bl	80037c8 <wireWriteRegister>

  // Now we can safely read the POWER register!
  wireReadRegister(INA219_REG_POWER, &value);
 800393c:	1dbb      	adds	r3, r7, #6
 800393e:	0019      	movs	r1, r3
 8003940:	2003      	movs	r0, #3
 8003942:	f7ff ff6f 	bl	8003824 <wireReadRegister>

  return (int16_t)value;
 8003946:	1dbb      	adds	r3, r7, #6
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	b21b      	sxth	r3, r3
}
 800394c:	0018      	movs	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	b002      	add	sp, #8
 8003952:	bd80      	pop	{r7, pc}
 8003954:	20000248 	.word	0x20000248

08003958 <getvoltage_V>:
/*!
    @brief  Gets the shunt voltage in volts
    @return the bus voltage converted to volts
*/
/**************************************************************************/
float getvoltage_V() {
 8003958:	b590      	push	{r4, r7, lr}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
  int16_t value = getvoltage_raw();
 800395e:	1dbc      	adds	r4, r7, #6
 8003960:	f7ff ffb6 	bl	80038d0 <getvoltage_raw>
 8003964:	0003      	movs	r3, r0
 8003966:	8023      	strh	r3, [r4, #0]
  return value * 0.001;
 8003968:	1dbb      	adds	r3, r7, #6
 800396a:	2200      	movs	r2, #0
 800396c:	5e9b      	ldrsh	r3, [r3, r2]
 800396e:	0018      	movs	r0, r3
 8003970:	f7fe fede 	bl	8002730 <__aeabi_i2d>
 8003974:	4a07      	ldr	r2, [pc, #28]	; (8003994 <getvoltage_V+0x3c>)
 8003976:	4b08      	ldr	r3, [pc, #32]	; (8003998 <getvoltage_V+0x40>)
 8003978:	f7fe f888 	bl	8001a8c <__aeabi_dmul>
 800397c:	0002      	movs	r2, r0
 800397e:	000b      	movs	r3, r1
 8003980:	0010      	movs	r0, r2
 8003982:	0019      	movs	r1, r3
 8003984:	f7fe ff72 	bl	800286c <__aeabi_d2f>
 8003988:	1c03      	adds	r3, r0, #0
}
 800398a:	1c18      	adds	r0, r3, #0
 800398c:	46bd      	mov	sp, r7
 800398e:	b003      	add	sp, #12
 8003990:	bd90      	pop	{r4, r7, pc}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	d2f1a9fc 	.word	0xd2f1a9fc
 8003998:	3f50624d 	.word	0x3f50624d

0800399c <getCurrent_mA>:
    @brief  Gets the current value in mA, taking into account the
            config settings and current LSB
    @return the current reading convereted to milliamps
*/
/**************************************************************************/
float getCurrent_mA() {
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
  float valueDec = getCurrent_raw();
 80039a2:	f7ff ffa9 	bl	80038f8 <getCurrent_raw>
 80039a6:	0003      	movs	r3, r0
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fd f8a1 	bl	8000af0 <__aeabi_i2f>
 80039ae:	1c03      	adds	r3, r0, #0
 80039b0:	607b      	str	r3, [r7, #4]
  valueDec /= ina219_currentDivider_mA;
 80039b2:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <getCurrent_mA+0x38>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	0018      	movs	r0, r3
 80039b8:	f7fd f8e8 	bl	8000b8c <__aeabi_ui2f>
 80039bc:	1c03      	adds	r3, r0, #0
 80039be:	1c19      	adds	r1, r3, #0
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7fc fda7 	bl	8000514 <__aeabi_fdiv>
 80039c6:	1c03      	adds	r3, r0, #0
 80039c8:	607b      	str	r3, [r7, #4]
  return valueDec;
 80039ca:	687b      	ldr	r3, [r7, #4]
}
 80039cc:	1c18      	adds	r0, r3, #0
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b002      	add	sp, #8
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20000240 	.word	0x20000240

080039d8 <getPower_mW>:
    @brief  Gets the power value in mW, taking into account the
            config settings and current LSB
    @return power reading converted to milliwatts
*/
/**************************************************************************/
float getPower_mW() {
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
  float valueDec = getPower_raw();
 80039de:	f7ff ffa3 	bl	8003928 <getPower_raw>
 80039e2:	0003      	movs	r3, r0
 80039e4:	0018      	movs	r0, r3
 80039e6:	f7fd f883 	bl	8000af0 <__aeabi_i2f>
 80039ea:	1c03      	adds	r3, r0, #0
 80039ec:	607b      	str	r3, [r7, #4]
  valueDec *= ina219_powerMultiplier_mW;
 80039ee:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <getPower_mW+0x38>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	0018      	movs	r0, r3
 80039f4:	f7fd f8ca 	bl	8000b8c <__aeabi_ui2f>
 80039f8:	1c03      	adds	r3, r0, #0
 80039fa:	1c19      	adds	r1, r3, #0
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f7fc ff51 	bl	80008a4 <__aeabi_fmul>
 8003a02:	1c03      	adds	r3, r0, #0
 8003a04:	607b      	str	r3, [r7, #4]
  return valueDec;
 8003a06:	687b      	ldr	r3, [r7, #4]
}
 8003a08:	1c18      	adds	r0, r3, #0
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b002      	add	sp, #8
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	20000244 	.word	0x20000244

08003a14 <BUZ_BaseCtrl>:
	else
		LED2_OFF;
}

void BUZ_BaseCtrl(uint8_t ON_OFF)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	0002      	movs	r2, r0
 8003a1c:	1dfb      	adds	r3, r7, #7
 8003a1e:	701a      	strb	r2, [r3, #0]
	if (ON_OFF)
 8003a20:	1dfb      	adds	r3, r7, #7
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d007      	beq.n	8003a38 <BUZ_BaseCtrl+0x24>
	  FAN_ON;
 8003a28:	23a0      	movs	r3, #160	; 0xa0
 8003a2a:	05db      	lsls	r3, r3, #23
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	2140      	movs	r1, #64	; 0x40
 8003a30:	0018      	movs	r0, r3
 8003a32:	f004 fa88 	bl	8007f46 <HAL_GPIO_WritePin>
	else
	  FAN_OFF;
}
 8003a36:	e006      	b.n	8003a46 <BUZ_BaseCtrl+0x32>
	  FAN_OFF;
 8003a38:	23a0      	movs	r3, #160	; 0xa0
 8003a3a:	05db      	lsls	r3, r3, #23
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	2140      	movs	r1, #64	; 0x40
 8003a40:	0018      	movs	r0, r3
 8003a42:	f004 fa80 	bl	8007f46 <HAL_GPIO_WritePin>
}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b002      	add	sp, #8
 8003a4c:	bd80      	pop	{r7, pc}
	...

08003a50 <RLSOL_BaseCtrl>:
	else
		SS_5V_CTRL_ON;
}

void RLSOL_BaseCtrl(uint8_t ON_OFF)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	0002      	movs	r2, r0
 8003a58:	1dfb      	adds	r3, r7, #7
 8003a5a:	701a      	strb	r2, [r3, #0]
    if (ON_OFF)
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d006      	beq.n	8003a72 <RLSOL_BaseCtrl+0x22>
      RL_SOL_COM_ON;
 8003a64:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <RLSOL_BaseCtrl+0x38>)
 8003a66:	2201      	movs	r2, #1
 8003a68:	2140      	movs	r1, #64	; 0x40
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f004 fa6b 	bl	8007f46 <HAL_GPIO_WritePin>
    else
      RL_SOL_COM_OFF;
}
 8003a70:	e005      	b.n	8003a7e <RLSOL_BaseCtrl+0x2e>
      RL_SOL_COM_OFF;
 8003a72:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <RLSOL_BaseCtrl+0x38>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	2140      	movs	r1, #64	; 0x40
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f004 fa64 	bl	8007f46 <HAL_GPIO_WritePin>
}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b002      	add	sp, #8
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	50000400 	.word	0x50000400

08003a8c <HAL_UART_TxCpltCallback>:
  #endif

}

//CallBack Interrupt when Tx buffer completed
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  #ifdef _INIT_USE_UART1
       if(huart->Instance == huart1.Instance){
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	4b14      	ldr	r3, [pc, #80]	; (8003aec <HAL_UART_TxCpltCallback+0x60>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d106      	bne.n	8003aae <HAL_UART_TxCpltCallback+0x22>
	   if(callbackTxCptUart1IrqHandle)
 8003aa0:	4b13      	ldr	r3, [pc, #76]	; (8003af0 <HAL_UART_TxCpltCallback+0x64>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d002      	beq.n	8003aae <HAL_UART_TxCpltCallback+0x22>
	     callbackTxCptUart1IrqHandle();
 8003aa8:	4b11      	ldr	r3, [pc, #68]	; (8003af0 <HAL_UART_TxCpltCallback+0x64>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4798      	blx	r3
       }
  #endif

  #ifdef _INIT_USE_UART2
       if(huart->Instance == huart2.Instance){
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	4b10      	ldr	r3, [pc, #64]	; (8003af4 <HAL_UART_TxCpltCallback+0x68>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d106      	bne.n	8003ac8 <HAL_UART_TxCpltCallback+0x3c>
	     if(callbackTxCptUart2IrqHandle)
 8003aba:	4b0f      	ldr	r3, [pc, #60]	; (8003af8 <HAL_UART_TxCpltCallback+0x6c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_UART_TxCpltCallback+0x3c>
	       callbackTxCptUart2IrqHandle();
 8003ac2:	4b0d      	ldr	r3, [pc, #52]	; (8003af8 <HAL_UART_TxCpltCallback+0x6c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4798      	blx	r3
		 callbackTxCptUart3IrqHandle();
       }
  #endif

#ifdef _INIT_USE_UART4
     if(huart->Instance == huart4.Instance){
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b0b      	ldr	r3, [pc, #44]	; (8003afc <HAL_UART_TxCpltCallback+0x70>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d106      	bne.n	8003ae2 <HAL_UART_TxCpltCallback+0x56>
	       if(callbackTxCptUart4IrqHandle)
 8003ad4:	4b0a      	ldr	r3, [pc, #40]	; (8003b00 <HAL_UART_TxCpltCallback+0x74>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <HAL_UART_TxCpltCallback+0x56>
		 callbackTxCptUart4IrqHandle();
 8003adc:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <HAL_UART_TxCpltCallback+0x74>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4798      	blx	r3
     }
#endif
}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b002      	add	sp, #8
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			; (mov r8, r8)
 8003aec:	2000062c 	.word	0x2000062c
 8003af0:	20000250 	.word	0x20000250
 8003af4:	200006c0 	.word	0x200006c0
 8003af8:	20000254 	.word	0x20000254
 8003afc:	200007e8 	.word	0x200007e8
 8003b00:	20000258 	.word	0x20000258

08003b04 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadcX){
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  //80-120us
  if (hadcX->Instance == hadc1.Instance){

  }

}
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	b002      	add	sp, #8
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == htim3.Instance)
  {

  }

  if (htim->Instance == htim6.Instance)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	4b0b      	ldr	r3, [pc, #44]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d101      	bne.n	8003b2c <HAL_TIM_PeriodElapsedCallback+0x18>
  {
//      if(callbackTimer6IrqHandle)
//	callbackTimer6IrqHandle();
      UV_CAPSS_periodic_poll();
 8003b28:	f7ff fdf8 	bl	800371c <UV_CAPSS_periodic_poll>
  }

  //1ms
  if (htim->Instance == htim7.Instance)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d106      	bne.n	8003b46 <HAL_TIM_PeriodElapsedCallback+0x32>
  {
      if(callbackTimer7IrqHandle)
 8003b38:	4b07      	ldr	r3, [pc, #28]	; (8003b58 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <HAL_TIM_PeriodElapsedCallback+0x32>
	callbackTimer7IrqHandle();
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4798      	blx	r3
  //103 uS
  if (htim->Instance == htim14.Instance)
  {

  }
}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	b002      	add	sp, #8
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	20000594 	.word	0x20000594
 8003b54:	200005e0 	.word	0x200005e0
 8003b58:	20000000 	.word	0x20000000

08003b5c <HAL_SYSTICK_Callback>:

/**
  * @brief  SYSTICK callback.
  * @retval None
  */
void HAL_SYSTICK_Callback(void){
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
  if(callbackSystickHandle)
 8003b60:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <HAL_SYSTICK_Callback+0x18>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d002      	beq.n	8003b6e <HAL_SYSTICK_Callback+0x12>
    callbackSystickHandle();
 8003b68:	4b02      	ldr	r3, [pc, #8]	; (8003b74 <HAL_SYSTICK_Callback+0x18>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4798      	blx	r3
}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	2000024c 	.word	0x2000024c

08003b78 <CLCD_Delay>:

CLCD_I2C_Name LCD1;

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	0002      	movs	r2, r0
 8003b80:	1dbb      	adds	r3, r7, #6
 8003b82:	801a      	strh	r2, [r3, #0]
	HAL_Delay(Time);
 8003b84:	1dbb      	adds	r3, r7, #6
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f002 fa93 	bl	80060b4 <HAL_Delay>
}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	46bd      	mov	sp, r7
 8003b92:	b002      	add	sp, #8
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8003b96:	b5b0      	push	{r4, r5, r7, lr}
 8003b98:	b086      	sub	sp, #24
 8003b9a:	af02      	add	r7, sp, #8
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	0008      	movs	r0, r1
 8003ba0:	0011      	movs	r1, r2
 8003ba2:	1cfb      	adds	r3, r7, #3
 8003ba4:	1c02      	adds	r2, r0, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
 8003ba8:	1cbb      	adds	r3, r7, #2
 8003baa:	1c0a      	adds	r2, r1, #0
 8003bac:	701a      	strb	r2, [r3, #0]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8003bae:	200f      	movs	r0, #15
 8003bb0:	183b      	adds	r3, r7, r0
 8003bb2:	1cfa      	adds	r2, r7, #3
 8003bb4:	7812      	ldrb	r2, [r2, #0]
 8003bb6:	210f      	movs	r1, #15
 8003bb8:	438a      	bics	r2, r1
 8003bba:	701a      	strb	r2, [r3, #0]
	Data_L = (Data<<4)&0xF0;
 8003bbc:	1cfb      	adds	r3, r7, #3
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	011a      	lsls	r2, r3, #4
 8003bc2:	240e      	movs	r4, #14
 8003bc4:	193b      	adds	r3, r7, r4
 8003bc6:	701a      	strb	r2, [r3, #0]
	if(LCD->BACKLIGHT)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	7adb      	ldrb	r3, [r3, #11]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00b      	beq.n	8003be8 <CLCD_WriteI2C+0x52>
	{
		Data_H |= LCD_BACKLIGHT;
 8003bd0:	183b      	adds	r3, r7, r0
 8003bd2:	183a      	adds	r2, r7, r0
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	2108      	movs	r1, #8
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	701a      	strb	r2, [r3, #0]
		Data_L |= LCD_BACKLIGHT;
 8003bdc:	193b      	adds	r3, r7, r4
 8003bde:	193a      	adds	r2, r7, r4
 8003be0:	7812      	ldrb	r2, [r2, #0]
 8003be2:	2108      	movs	r1, #8
 8003be4:	430a      	orrs	r2, r1
 8003be6:	701a      	strb	r2, [r3, #0]
	}
	if(Mode == CLCD_DATA)
 8003be8:	1cbb      	adds	r3, r7, #2
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d10e      	bne.n	8003c0e <CLCD_WriteI2C+0x78>
	{
		Data_H |= LCD_RS;
 8003bf0:	220f      	movs	r2, #15
 8003bf2:	18bb      	adds	r3, r7, r2
 8003bf4:	18ba      	adds	r2, r7, r2
 8003bf6:	7812      	ldrb	r2, [r2, #0]
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	701a      	strb	r2, [r3, #0]
		Data_L |= LCD_RS;
 8003bfe:	220e      	movs	r2, #14
 8003c00:	18bb      	adds	r3, r7, r2
 8003c02:	18ba      	adds	r2, r7, r2
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	2101      	movs	r1, #1
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	e011      	b.n	8003c32 <CLCD_WriteI2C+0x9c>
	}
	else if(Mode == CLCD_COMMAND)
 8003c0e:	1cbb      	adds	r3, r7, #2
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10d      	bne.n	8003c32 <CLCD_WriteI2C+0x9c>
	{
		Data_H &= ~LCD_RS;
 8003c16:	220f      	movs	r2, #15
 8003c18:	18bb      	adds	r3, r7, r2
 8003c1a:	18ba      	adds	r2, r7, r2
 8003c1c:	7812      	ldrb	r2, [r2, #0]
 8003c1e:	2101      	movs	r1, #1
 8003c20:	438a      	bics	r2, r1
 8003c22:	701a      	strb	r2, [r3, #0]
		Data_L &= ~LCD_RS;
 8003c24:	220e      	movs	r2, #14
 8003c26:	18bb      	adds	r3, r7, r2
 8003c28:	18ba      	adds	r2, r7, r2
 8003c2a:	7812      	ldrb	r2, [r2, #0]
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	438a      	bics	r2, r1
 8003c30:	701a      	strb	r2, [r3, #0]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8003c32:	250f      	movs	r5, #15
 8003c34:	197b      	adds	r3, r7, r5
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2204      	movs	r2, #4
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	2408      	movs	r4, #8
 8003c40:	193b      	adds	r3, r7, r4
 8003c42:	701a      	strb	r2, [r3, #0]
	CLCD_Delay(1);
 8003c44:	2001      	movs	r0, #1
 8003c46:	f7ff ff97 	bl	8003b78 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 8003c4a:	0021      	movs	r1, r4
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	197a      	adds	r2, r7, r5
 8003c50:	7812      	ldrb	r2, [r2, #0]
 8003c52:	705a      	strb	r2, [r3, #1]
	Data_I2C[2] = Data_L|LCD_EN;
 8003c54:	250e      	movs	r5, #14
 8003c56:	197b      	adds	r3, r7, r5
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	2204      	movs	r2, #4
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	000c      	movs	r4, r1
 8003c62:	193b      	adds	r3, r7, r4
 8003c64:	709a      	strb	r2, [r3, #2]
	CLCD_Delay(1);
 8003c66:	2001      	movs	r0, #1
 8003c68:	f7ff ff86 	bl	8003b78 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 8003c6c:	193b      	adds	r3, r7, r4
 8003c6e:	197a      	adds	r2, r7, r5
 8003c70:	7812      	ldrb	r2, [r2, #0]
 8003c72:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	791b      	ldrb	r3, [r3, #4]
 8003c7c:	b299      	uxth	r1, r3
 8003c7e:	193a      	adds	r2, r7, r4
 8003c80:	23fa      	movs	r3, #250	; 0xfa
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	2304      	movs	r3, #4
 8003c88:	f004 fa10 	bl	80080ac <HAL_I2C_Master_Transmit>
}
 8003c8c:	46c0      	nop			; (mov r8, r8)
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	b004      	add	sp, #16
 8003c92:	bdb0      	pop	{r4, r5, r7, pc}

08003c94 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	0019      	movs	r1, r3
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	701a      	strb	r2, [r3, #0]
 8003ca4:	1dbb      	adds	r3, r7, #6
 8003ca6:	1c0a      	adds	r2, r1, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
	LCD->I2C = hi2c_CLCD;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	1dfa      	adds	r2, r7, #7
 8003cb4:	7812      	ldrb	r2, [r2, #0]
 8003cb6:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	1dba      	adds	r2, r7, #6
 8003cbc:	7812      	ldrb	r2, [r2, #0]
 8003cbe:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	2318      	movs	r3, #24
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	7193      	strb	r3, [r2, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2228      	movs	r2, #40	; 0x28
 8003cce:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2206      	movs	r2, #6
 8003cd4:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	220c      	movs	r2, #12
 8003cda:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2214      	movs	r2, #20
 8003ce0:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2208      	movs	r2, #8
 8003ce6:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(200);
 8003ce8:	20c8      	movs	r0, #200	; 0xc8
 8003cea:	f7ff ff45 	bl	8003b78 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2133      	movs	r1, #51	; 0x33
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	f7ff ff4e 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_Delay(20);
 8003cfa:	2014      	movs	r0, #20
 8003cfc:	f7ff ff3c 	bl	8003b78 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	2133      	movs	r1, #51	; 0x33
 8003d06:	0018      	movs	r0, r3
 8003d08:	f7ff ff45 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_Delay(20);
 8003d0c:	2014      	movs	r0, #20
 8003d0e:	f7ff ff33 	bl	8003b78 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2132      	movs	r1, #50	; 0x32
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f7ff ff3c 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_Delay(20);
 8003d1e:	2014      	movs	r0, #20
 8003d20:	f7ff ff2a 	bl	8003b78 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	2120      	movs	r1, #32
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	f7ff ff33 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_Delay(20);
 8003d30:	2014      	movs	r0, #20
 8003d32:	f7ff ff21 	bl	8003b78 <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	79d9      	ldrb	r1, [r3, #7]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f7ff ff29 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	7a19      	ldrb	r1, [r3, #8]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f7ff ff22 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	7a59      	ldrb	r1, [r3, #9]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f7ff ff1b 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	7a99      	ldrb	r1, [r3, #10]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f7ff ff14 	bl	8003b96 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	2101      	movs	r1, #1
 8003d74:	0018      	movs	r0, r3
 8003d76:	f7ff ff0e 	bl	8003b96 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2102      	movs	r1, #2
 8003d80:	0018      	movs	r0, r3
 8003d82:	f7ff ff08 	bl	8003b96 <CLCD_WriteI2C>
}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b004      	add	sp, #16
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b084      	sub	sp, #16
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	0008      	movs	r0, r1
 8003d98:	0011      	movs	r1, r2
 8003d9a:	1cfb      	adds	r3, r7, #3
 8003d9c:	1c02      	adds	r2, r0, #0
 8003d9e:	701a      	strb	r2, [r3, #0]
 8003da0:	1cbb      	adds	r3, r7, #2
 8003da2:	1c0a      	adds	r2, r1, #0
 8003da4:	701a      	strb	r2, [r3, #0]
	uint8_t DRAM_ADDRESS = 0x00;
 8003da6:	230f      	movs	r3, #15
 8003da8:	18fb      	adds	r3, r7, r3
 8003daa:	2200      	movs	r2, #0
 8003dac:	701a      	strb	r2, [r3, #0]
	if(Xpos >= LCD->COLUMS)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	795b      	ldrb	r3, [r3, #5]
 8003db2:	1cfa      	adds	r2, r7, #3
 8003db4:	7812      	ldrb	r2, [r2, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d304      	bcc.n	8003dc4 <CLCD_I2C_SetCursor+0x36>
	{
		Xpos = LCD->COLUMS - 1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	795a      	ldrb	r2, [r3, #5]
 8003dbe:	1cfb      	adds	r3, r7, #3
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	701a      	strb	r2, [r3, #0]
	}
	if(Ypos >= LCD->ROWS)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	799b      	ldrb	r3, [r3, #6]
 8003dc8:	1cba      	adds	r2, r7, #2
 8003dca:	7812      	ldrb	r2, [r2, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d304      	bcc.n	8003dda <CLCD_I2C_SetCursor+0x4c>
	{
		Ypos = LCD->ROWS -1;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	799a      	ldrb	r2, [r3, #6]
 8003dd4:	1cbb      	adds	r3, r7, #2
 8003dd6:	3a01      	subs	r2, #1
 8003dd8:	701a      	strb	r2, [r3, #0]
	}
	if(Ypos == 0)
 8003dda:	1cbb      	adds	r3, r7, #2
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d105      	bne.n	8003dee <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8003de2:	230f      	movs	r3, #15
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	1cfa      	adds	r2, r7, #3
 8003de8:	7812      	ldrb	r2, [r2, #0]
 8003dea:	701a      	strb	r2, [r3, #0]
 8003dec:	e01f      	b.n	8003e2e <CLCD_I2C_SetCursor+0xa0>
	}
	else if(Ypos == 1)
 8003dee:	1cbb      	adds	r3, r7, #2
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d106      	bne.n	8003e04 <CLCD_I2C_SetCursor+0x76>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8003df6:	230f      	movs	r3, #15
 8003df8:	18fb      	adds	r3, r7, r3
 8003dfa:	1cfa      	adds	r2, r7, #3
 8003dfc:	7812      	ldrb	r2, [r2, #0]
 8003dfe:	3240      	adds	r2, #64	; 0x40
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e014      	b.n	8003e2e <CLCD_I2C_SetCursor+0xa0>
	}
	else if(Ypos == 2)
 8003e04:	1cbb      	adds	r3, r7, #2
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d106      	bne.n	8003e1a <CLCD_I2C_SetCursor+0x8c>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8003e0c:	230f      	movs	r3, #15
 8003e0e:	18fb      	adds	r3, r7, r3
 8003e10:	1cfa      	adds	r2, r7, #3
 8003e12:	7812      	ldrb	r2, [r2, #0]
 8003e14:	3214      	adds	r2, #20
 8003e16:	701a      	strb	r2, [r3, #0]
 8003e18:	e009      	b.n	8003e2e <CLCD_I2C_SetCursor+0xa0>
	}
	else if(Ypos == 3)
 8003e1a:	1cbb      	adds	r3, r7, #2
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d105      	bne.n	8003e2e <CLCD_I2C_SetCursor+0xa0>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 8003e22:	230f      	movs	r3, #15
 8003e24:	18fb      	adds	r3, r7, r3
 8003e26:	1cfa      	adds	r2, r7, #3
 8003e28:	7812      	ldrb	r2, [r2, #0]
 8003e2a:	3254      	adds	r2, #84	; 0x54
 8003e2c:	701a      	strb	r2, [r3, #0]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8003e2e:	230f      	movs	r3, #15
 8003e30:	18fb      	adds	r3, r7, r3
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	2280      	movs	r2, #128	; 0x80
 8003e36:	4252      	negs	r2, r2
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	b2d9      	uxtb	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	0018      	movs	r0, r3
 8003e42:	f7ff fea8 	bl	8003b96 <CLCD_WriteI2C>
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b004      	add	sp, #16
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b082      	sub	sp, #8
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	000a      	movs	r2, r1
 8003e58:	1cfb      	adds	r3, r7, #3
 8003e5a:	701a      	strb	r2, [r3, #0]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8003e5c:	1cfb      	adds	r3, r7, #3
 8003e5e:	7819      	ldrb	r1, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	0018      	movs	r0, r3
 8003e66:	f7ff fe96 	bl	8003b96 <CLCD_WriteI2C>
}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	b002      	add	sp, #8
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b082      	sub	sp, #8
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
 8003e7a:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 8003e7c:	e008      	b.n	8003e90 <CLCD_I2C_WriteString+0x1e>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	603a      	str	r2, [r7, #0]
 8003e84:	781a      	ldrb	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	0011      	movs	r1, r2
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	f7ff ffdf 	bl	8003e4e <CLCD_I2C_WriteChar>
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1f2      	bne.n	8003e7e <CLCD_I2C_WriteString+0xc>
}
 8003e98:	46c0      	nop			; (mov r8, r8)
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b002      	add	sp, #8
 8003ea0:	bd80      	pop	{r7, pc}
	...

08003ea4 <ShowLCD_String>:
	LCD->DISPLAYCTRL &= ~LCD_BLINKON;
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL, CLCD_COMMAND);
}

void ShowLCD_String(char *str, uint8_t col, uint8_t row)
{
 8003ea4:	b5b0      	push	{r4, r5, r7, lr}
 8003ea6:	b088      	sub	sp, #32
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	0008      	movs	r0, r1
 8003eae:	0011      	movs	r1, r2
 8003eb0:	1cfb      	adds	r3, r7, #3
 8003eb2:	1c02      	adds	r2, r0, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
 8003eb6:	1cbb      	adds	r3, r7, #2
 8003eb8:	1c0a      	adds	r2, r1, #0
 8003eba:	701a      	strb	r2, [r3, #0]
	char buffer[_USER_TEXT_LCD_NUM_COL];

	if (row >= _USER_TEXT_LCD_NUM_ROW)
 8003ebc:	1cbb      	adds	r3, r7, #2
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d842      	bhi.n	8003f4a <ShowLCD_String+0xa6>
		return;
	for (uint8_t i = 0; i <= _USER_TEXT_LCD_NUM_COL; i++)
 8003ec4:	231f      	movs	r3, #31
 8003ec6:	18fb      	adds	r3, r7, r3
 8003ec8:	2200      	movs	r2, #0
 8003eca:	701a      	strb	r2, [r3, #0]
 8003ecc:	e021      	b.n	8003f12 <ShowLCD_String+0x6e>
	{
		if (i < strlen(str))
 8003ece:	251f      	movs	r5, #31
 8003ed0:	197b      	adds	r3, r7, r5
 8003ed2:	781c      	ldrb	r4, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7fc f912 	bl	8000100 <strlen>
 8003edc:	0003      	movs	r3, r0
 8003ede:	429c      	cmp	r4, r3
 8003ee0:	d20a      	bcs.n	8003ef8 <ShowLCD_String+0x54>
			buffer[i] = str[i];
 8003ee2:	197b      	adds	r3, r7, r5
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	18d2      	adds	r2, r2, r3
 8003eea:	197b      	adds	r3, r7, r5
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	7811      	ldrb	r1, [r2, #0]
 8003ef0:	220c      	movs	r2, #12
 8003ef2:	18ba      	adds	r2, r7, r2
 8003ef4:	54d1      	strb	r1, [r2, r3]
 8003ef6:	e006      	b.n	8003f06 <ShowLCD_String+0x62>
		else
			buffer[i] = ' ';
 8003ef8:	231f      	movs	r3, #31
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	220c      	movs	r2, #12
 8003f00:	18ba      	adds	r2, r7, r2
 8003f02:	2120      	movs	r1, #32
 8003f04:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i <= _USER_TEXT_LCD_NUM_COL; i++)
 8003f06:	211f      	movs	r1, #31
 8003f08:	187b      	adds	r3, r7, r1
 8003f0a:	781a      	ldrb	r2, [r3, #0]
 8003f0c:	187b      	adds	r3, r7, r1
 8003f0e:	3201      	adds	r2, #1
 8003f10:	701a      	strb	r2, [r3, #0]
 8003f12:	231f      	movs	r3, #31
 8003f14:	18fb      	adds	r3, r7, r3
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d9d8      	bls.n	8003ece <ShowLCD_String+0x2a>
	}
	buffer[_USER_TEXT_LCD_NUM_COL-col] = 0;
 8003f1c:	1cfb      	adds	r3, r7, #3
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2210      	movs	r2, #16
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	240c      	movs	r4, #12
 8003f26:	193a      	adds	r2, r7, r4
 8003f28:	2100      	movs	r1, #0
 8003f2a:	54d1      	strb	r1, [r2, r3]

	CLCD_I2C_SetCursor(&LCD1, col, row);
 8003f2c:	1cbb      	adds	r3, r7, #2
 8003f2e:	781a      	ldrb	r2, [r3, #0]
 8003f30:	1cfb      	adds	r3, r7, #3
 8003f32:	7819      	ldrb	r1, [r3, #0]
 8003f34:	4b07      	ldr	r3, [pc, #28]	; (8003f54 <ShowLCD_String+0xb0>)
 8003f36:	0018      	movs	r0, r3
 8003f38:	f7ff ff29 	bl	8003d8e <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, buffer);
 8003f3c:	193a      	adds	r2, r7, r4
 8003f3e:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <ShowLCD_String+0xb0>)
 8003f40:	0011      	movs	r1, r2
 8003f42:	0018      	movs	r0, r3
 8003f44:	f7ff ff95 	bl	8003e72 <CLCD_I2C_WriteString>
 8003f48:	e000      	b.n	8003f4c <ShowLCD_String+0xa8>
		return;
 8003f4a:	46c0      	nop			; (mov r8, r8)
}
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	b008      	add	sp, #32
 8003f50:	bdb0      	pop	{r4, r5, r7, pc}
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	2000025c 	.word	0x2000025c

08003f58 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003f5c:	f3bf 8f4f 	dsb	sy
}
 8003f60:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f62:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <__NVIC_SystemReset+0x1c>)
 8003f64:	4a04      	ldr	r2, [pc, #16]	; (8003f78 <__NVIC_SystemReset+0x20>)
 8003f66:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f68:	f3bf 8f4f 	dsb	sy
}
 8003f6c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003f6e:	46c0      	nop			; (mov r8, r8)
 8003f70:	e7fd      	b.n	8003f6e <__NVIC_SystemReset+0x16>
 8003f72:	46c0      	nop			; (mov r8, r8)
 8003f74:	e000ed00 	.word	0xe000ed00
 8003f78:	05fa0004 	.word	0x05fa0004

08003f7c <getBright>:
void updateKalmanADC();
void callback_calibGetResult(CheckStatus True_false);
void gotoFinished(ProcessStatus success_error);
void callback_btnConfigHandle(uint16_t ID, bt_eventFunc_t eventFunc, bt_typeArg_t agr);

PhotoCell_Status getBright(){
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
  uint16_t SaiSo_sang,SaiSo_toi;

  if(TOOL.adcLightStart < 400){
 8003f82:	4b7a      	ldr	r3, [pc, #488]	; (800416c <getBright+0x1f0>)
 8003f84:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8003f86:	23c8      	movs	r3, #200	; 0xc8
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d20b      	bcs.n	8003fa6 <getBright+0x2a>
      TOOL.dkAnhSang=_AS_QuaSang_ERROR;
 8003f8e:	4b77      	ldr	r3, [pc, #476]	; (800416c <getBright+0x1f0>)
 8003f90:	2232      	movs	r2, #50	; 0x32
 8003f92:	2100      	movs	r1, #0
 8003f94:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_QUASANG_LOI);
 8003f96:	4a76      	ldr	r2, [pc, #472]	; (8004170 <getBright+0x1f4>)
 8003f98:	4b76      	ldr	r3, [pc, #472]	; (8004174 <getBright+0x1f8>)
 8003f9a:	0011      	movs	r1, r2
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f008 fd49 	bl	800ca34 <siprintf>
      return _PhotoCell_other;
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e0de      	b.n	8004164 <getBright+0x1e8>
  }
  else if(_LIMIT(TOOL.adcLightStart,401,1300)){
 8003fa6:	4b71      	ldr	r3, [pc, #452]	; (800416c <getBright+0x1f0>)
 8003fa8:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8003faa:	23c8      	movs	r3, #200	; 0xc8
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d916      	bls.n	8003fe0 <getBright+0x64>
 8003fb2:	4b6e      	ldr	r3, [pc, #440]	; (800416c <getBright+0x1f0>)
 8003fb4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003fb6:	4a70      	ldr	r2, [pc, #448]	; (8004178 <getBright+0x1fc>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d811      	bhi.n	8003fe0 <getBright+0x64>
      TOOL.dkAnhSang=_AS_QuaSang_OK;
 8003fbc:	4b6b      	ldr	r3, [pc, #428]	; (800416c <getBright+0x1f0>)
 8003fbe:	2232      	movs	r2, #50	; 0x32
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_QUASANG_OK);
 8003fc4:	4a6d      	ldr	r2, [pc, #436]	; (800417c <getBright+0x200>)
 8003fc6:	4b6b      	ldr	r3, [pc, #428]	; (8004174 <getBright+0x1f8>)
 8003fc8:	0011      	movs	r1, r2
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f008 fd32 	bl	800ca34 <siprintf>
      SaiSo_sang=400;
 8003fd0:	1d3b      	adds	r3, r7, #4
 8003fd2:	22c8      	movs	r2, #200	; 0xc8
 8003fd4:	0052      	lsls	r2, r2, #1
 8003fd6:	801a      	strh	r2, [r3, #0]
      SaiSo_toi=1500;
 8003fd8:	1dbb      	adds	r3, r7, #6
 8003fda:	4a69      	ldr	r2, [pc, #420]	; (8004180 <getBright+0x204>)
 8003fdc:	801a      	strh	r2, [r3, #0]
 8003fde:	e085      	b.n	80040ec <getBright+0x170>
  }
  else if(_LIMIT(TOOL.adcLightStart,1301,2000)){
 8003fe0:	4b62      	ldr	r3, [pc, #392]	; (800416c <getBright+0x1f0>)
 8003fe2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003fe4:	4a64      	ldr	r2, [pc, #400]	; (8004178 <getBright+0x1fc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d916      	bls.n	8004018 <getBright+0x9c>
 8003fea:	4b60      	ldr	r3, [pc, #384]	; (800416c <getBright+0x1f0>)
 8003fec:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8003fee:	23fa      	movs	r3, #250	; 0xfa
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d810      	bhi.n	8004018 <getBright+0x9c>
      TOOL.dkAnhSang=_AS_HoiSang_OK;
 8003ff6:	4b5d      	ldr	r3, [pc, #372]	; (800416c <getBright+0x1f0>)
 8003ff8:	2232      	movs	r2, #50	; 0x32
 8003ffa:	2102      	movs	r1, #2
 8003ffc:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_HOISANG_OK);
 8003ffe:	4a61      	ldr	r2, [pc, #388]	; (8004184 <getBright+0x208>)
 8004000:	4b5c      	ldr	r3, [pc, #368]	; (8004174 <getBright+0x1f8>)
 8004002:	0011      	movs	r1, r2
 8004004:	0018      	movs	r0, r3
 8004006:	f008 fd15 	bl	800ca34 <siprintf>
      SaiSo_sang=210;
 800400a:	1d3b      	adds	r3, r7, #4
 800400c:	22d2      	movs	r2, #210	; 0xd2
 800400e:	801a      	strh	r2, [r3, #0]
      SaiSo_toi=1300;
 8004010:	1dbb      	adds	r3, r7, #6
 8004012:	4a59      	ldr	r2, [pc, #356]	; (8004178 <getBright+0x1fc>)
 8004014:	801a      	strh	r2, [r3, #0]
 8004016:	e069      	b.n	80040ec <getBright+0x170>
  }
  else if(_LIMIT(TOOL.adcLightStart,2001,2800)){
 8004018:	4b54      	ldr	r3, [pc, #336]	; (800416c <getBright+0x1f0>)
 800401a:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800401c:	23fa      	movs	r3, #250	; 0xfa
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	429a      	cmp	r2, r3
 8004022:	d918      	bls.n	8004056 <getBright+0xda>
 8004024:	4b51      	ldr	r3, [pc, #324]	; (800416c <getBright+0x1f0>)
 8004026:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8004028:	23af      	movs	r3, #175	; 0xaf
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	429a      	cmp	r2, r3
 800402e:	d812      	bhi.n	8004056 <getBright+0xda>
      TOOL.dkAnhSang=_AS_SangBt_OK;
 8004030:	4b4e      	ldr	r3, [pc, #312]	; (800416c <getBright+0x1f0>)
 8004032:	2232      	movs	r2, #50	; 0x32
 8004034:	2103      	movs	r1, #3
 8004036:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_SANGBT_OK);
 8004038:	4a53      	ldr	r2, [pc, #332]	; (8004188 <getBright+0x20c>)
 800403a:	4b4e      	ldr	r3, [pc, #312]	; (8004174 <getBright+0x1f8>)
 800403c:	0011      	movs	r1, r2
 800403e:	0018      	movs	r0, r3
 8004040:	f008 fcf8 	bl	800ca34 <siprintf>
      SaiSo_sang=300;
 8004044:	1d3b      	adds	r3, r7, #4
 8004046:	2296      	movs	r2, #150	; 0x96
 8004048:	0052      	lsls	r2, r2, #1
 800404a:	801a      	strh	r2, [r3, #0]
      SaiSo_toi=700;
 800404c:	1dbb      	adds	r3, r7, #6
 800404e:	22af      	movs	r2, #175	; 0xaf
 8004050:	0092      	lsls	r2, r2, #2
 8004052:	801a      	strh	r2, [r3, #0]
 8004054:	e04a      	b.n	80040ec <getBright+0x170>
  }
  else if(_LIMIT(TOOL.adcLightStart,2801,3000)){
 8004056:	4b45      	ldr	r3, [pc, #276]	; (800416c <getBright+0x1f0>)
 8004058:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800405a:	23af      	movs	r3, #175	; 0xaf
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	429a      	cmp	r2, r3
 8004060:	d917      	bls.n	8004092 <getBright+0x116>
 8004062:	4b42      	ldr	r3, [pc, #264]	; (800416c <getBright+0x1f0>)
 8004064:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004066:	4a49      	ldr	r2, [pc, #292]	; (800418c <getBright+0x210>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d812      	bhi.n	8004092 <getBright+0x116>
      TOOL.dkAnhSang=_AS_HoiToi_OK;
 800406c:	4b3f      	ldr	r3, [pc, #252]	; (800416c <getBright+0x1f0>)
 800406e:	2232      	movs	r2, #50	; 0x32
 8004070:	2104      	movs	r1, #4
 8004072:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_HOITOI_OK);
 8004074:	4a46      	ldr	r2, [pc, #280]	; (8004190 <getBright+0x214>)
 8004076:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <getBright+0x1f8>)
 8004078:	0011      	movs	r1, r2
 800407a:	0018      	movs	r0, r3
 800407c:	f008 fcda 	bl	800ca34 <siprintf>
      SaiSo_sang=400;
 8004080:	1d3b      	adds	r3, r7, #4
 8004082:	22c8      	movs	r2, #200	; 0xc8
 8004084:	0052      	lsls	r2, r2, #1
 8004086:	801a      	strh	r2, [r3, #0]
      SaiSo_toi=600;
 8004088:	1dbb      	adds	r3, r7, #6
 800408a:	2296      	movs	r2, #150	; 0x96
 800408c:	0092      	lsls	r2, r2, #2
 800408e:	801a      	strh	r2, [r3, #0]
 8004090:	e02c      	b.n	80040ec <getBright+0x170>
  }
  else if(_LIMIT(TOOL.adcLightStart,3001,3500)){
 8004092:	4b36      	ldr	r3, [pc, #216]	; (800416c <getBright+0x1f0>)
 8004094:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004096:	4a3d      	ldr	r2, [pc, #244]	; (800418c <getBright+0x210>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d916      	bls.n	80040ca <getBright+0x14e>
 800409c:	4b33      	ldr	r3, [pc, #204]	; (800416c <getBright+0x1f0>)
 800409e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80040a0:	4a3c      	ldr	r2, [pc, #240]	; (8004194 <getBright+0x218>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d811      	bhi.n	80040ca <getBright+0x14e>
      TOOL.dkAnhSang=_AS_ToiBt_OK;
 80040a6:	4b31      	ldr	r3, [pc, #196]	; (800416c <getBright+0x1f0>)
 80040a8:	2232      	movs	r2, #50	; 0x32
 80040aa:	2105      	movs	r1, #5
 80040ac:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_TOIBT_OK);
 80040ae:	4a3a      	ldr	r2, [pc, #232]	; (8004198 <getBright+0x21c>)
 80040b0:	4b30      	ldr	r3, [pc, #192]	; (8004174 <getBright+0x1f8>)
 80040b2:	0011      	movs	r1, r2
 80040b4:	0018      	movs	r0, r3
 80040b6:	f008 fcbd 	bl	800ca34 <siprintf>
      SaiSo_sang=500;
 80040ba:	1d3b      	adds	r3, r7, #4
 80040bc:	22fa      	movs	r2, #250	; 0xfa
 80040be:	0052      	lsls	r2, r2, #1
 80040c0:	801a      	strh	r2, [r3, #0]
      SaiSo_toi=200;
 80040c2:	1dbb      	adds	r3, r7, #6
 80040c4:	22c8      	movs	r2, #200	; 0xc8
 80040c6:	801a      	strh	r2, [r3, #0]
 80040c8:	e010      	b.n	80040ec <getBright+0x170>
  }
  else if(TOOL.adcLightStart > 3500){
 80040ca:	4b28      	ldr	r3, [pc, #160]	; (800416c <getBright+0x1f0>)
 80040cc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80040ce:	4a31      	ldr	r2, [pc, #196]	; (8004194 <getBright+0x218>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d90b      	bls.n	80040ec <getBright+0x170>
      TOOL.dkAnhSang=_AS_QuaToi_ERROR;
 80040d4:	4b25      	ldr	r3, [pc, #148]	; (800416c <getBright+0x1f0>)
 80040d6:	2232      	movs	r2, #50	; 0x32
 80040d8:	2106      	movs	r1, #6
 80040da:	5499      	strb	r1, [r3, r2]
      sprintf(stringBuffer,D0_BOTEST_QUATOI_LOI);
 80040dc:	4a2f      	ldr	r2, [pc, #188]	; (800419c <getBright+0x220>)
 80040de:	4b25      	ldr	r3, [pc, #148]	; (8004174 <getBright+0x1f8>)
 80040e0:	0011      	movs	r1, r2
 80040e2:	0018      	movs	r0, r3
 80040e4:	f008 fca6 	bl	800ca34 <siprintf>
      return _PhotoCell_other;
 80040e8:	2304      	movs	r3, #4
 80040ea:	e03b      	b.n	8004164 <getBright+0x1e8>
  }

  if(ADC_Arr[_ID_ADC_ptcHsink]==0)
 80040ec:	4b2c      	ldr	r3, [pc, #176]	; (80041a0 <getBright+0x224>)
 80040ee:	885b      	ldrh	r3, [r3, #2]
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <getBright+0x17e>
    return _PhotoCell_noInit;
 80040f6:	2300      	movs	r3, #0
 80040f8:	e034      	b.n	8004164 <getBright+0x1e8>
  else if(_LIMIT(ADC_Arr[_ID_ADC_ptcHsink],100,900))//cu 780
 80040fa:	4b29      	ldr	r3, [pc, #164]	; (80041a0 <getBright+0x224>)
 80040fc:	885b      	ldrh	r3, [r3, #2]
 80040fe:	b29b      	uxth	r3, r3
 8004100:	2b63      	cmp	r3, #99	; 0x63
 8004102:	d908      	bls.n	8004116 <getBright+0x19a>
 8004104:	4b26      	ldr	r3, [pc, #152]	; (80041a0 <getBright+0x224>)
 8004106:	885b      	ldrh	r3, [r3, #2]
 8004108:	b29a      	uxth	r2, r3
 800410a:	23e1      	movs	r3, #225	; 0xe1
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	429a      	cmp	r2, r3
 8004110:	d801      	bhi.n	8004116 <getBright+0x19a>
      return _PhotoCell_LedGreenOn;
 8004112:	2301      	movs	r3, #1
 8004114:	e026      	b.n	8004164 <getBright+0x1e8>
  else if(_LIMIT(ADC_Arr[_ID_ADC_ptcHsink],901,3800-SaiSo_toi))
 8004116:	4b22      	ldr	r3, [pc, #136]	; (80041a0 <getBright+0x224>)
 8004118:	885b      	ldrh	r3, [r3, #2]
 800411a:	b29a      	uxth	r2, r3
 800411c:	23e1      	movs	r3, #225	; 0xe1
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	429a      	cmp	r2, r3
 8004122:	d90b      	bls.n	800413c <getBright+0x1c0>
 8004124:	4b1e      	ldr	r3, [pc, #120]	; (80041a0 <getBright+0x224>)
 8004126:	885b      	ldrh	r3, [r3, #2]
 8004128:	b29b      	uxth	r3, r3
 800412a:	0019      	movs	r1, r3
 800412c:	1dbb      	adds	r3, r7, #6
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	4a1c      	ldr	r2, [pc, #112]	; (80041a4 <getBright+0x228>)
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	4299      	cmp	r1, r3
 8004136:	dc01      	bgt.n	800413c <getBright+0x1c0>
    return _PhotoCell_uncovered;
 8004138:	2302      	movs	r3, #2
 800413a:	e013      	b.n	8004164 <getBright+0x1e8>
  else if(_LIMIT(ADC_Arr[_ID_ADC_ptcHsink],3800-SaiSo_toi,4000))
 800413c:	4b18      	ldr	r3, [pc, #96]	; (80041a0 <getBright+0x224>)
 800413e:	885b      	ldrh	r3, [r3, #2]
 8004140:	b29b      	uxth	r3, r3
 8004142:	0019      	movs	r1, r3
 8004144:	1dbb      	adds	r3, r7, #6
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	4a16      	ldr	r2, [pc, #88]	; (80041a4 <getBright+0x228>)
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	4299      	cmp	r1, r3
 800414e:	db08      	blt.n	8004162 <getBright+0x1e6>
 8004150:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <getBright+0x224>)
 8004152:	885b      	ldrh	r3, [r3, #2]
 8004154:	b29a      	uxth	r2, r3
 8004156:	23fa      	movs	r3, #250	; 0xfa
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	429a      	cmp	r2, r3
 800415c:	d801      	bhi.n	8004162 <getBright+0x1e6>
    return _PhotoCell_covered;
 800415e:	2303      	movs	r3, #3
 8004160:	e000      	b.n	8004164 <getBright+0x1e8>
  else
    return _PhotoCell_other;
 8004162:	2304      	movs	r3, #4
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}
 800416c:	20000348 	.word	0x20000348
 8004170:	0800ee98 	.word	0x0800ee98
 8004174:	200003e4 	.word	0x200003e4
 8004178:	00000514 	.word	0x00000514
 800417c:	0800eea4 	.word	0x0800eea4
 8004180:	000005dc 	.word	0x000005dc
 8004184:	0800eeb0 	.word	0x0800eeb0
 8004188:	0800eebc 	.word	0x0800eebc
 800418c:	00000bb8 	.word	0x00000bb8
 8004190:	0800eec8 	.word	0x0800eec8
 8004194:	00000dac 	.word	0x00000dac
 8004198:	0800eed4 	.word	0x0800eed4
 800419c:	0800eee0 	.word	0x0800eee0
 80041a0:	20000340 	.word	0x20000340
 80041a4:	00000ed8 	.word	0x00000ed8

080041a8 <updateLcd>:

/*Functions*/
void updateLcd(){
 80041a8:	b5b0      	push	{r4, r5, r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af02      	add	r7, sp, #8
  static char str_cmp0[_STRING_BUFFER_SIZE],
	      str_cmp1[_STRING_BUFFER_SIZE];
  uint8_t result1, result2;

  if(!timer_expired(&_timer_updateLCD))
 80041ae:	4b3e      	ldr	r3, [pc, #248]	; (80042a8 <updateLcd+0x100>)
 80041b0:	0018      	movs	r0, r3
 80041b2:	f7fe ff93 	bl	80030dc <timer_expired>
 80041b6:	1e03      	subs	r3, r0, #0
 80041b8:	d06f      	beq.n	800429a <updateLcd+0xf2>
    return;
  timer_set(&_timer_updateLCD, 250);
 80041ba:	4b3b      	ldr	r3, [pc, #236]	; (80042a8 <updateLcd+0x100>)
 80041bc:	21fa      	movs	r1, #250	; 0xfa
 80041be:	0018      	movs	r0, r3
 80041c0:	f7fe ff62 	bl	8003088 <timer_set>

  //Hien hien LCD theo mode
  if(TOOL.Lcd_id==_DISPLAY_MAIN)
 80041c4:	4b39      	ldr	r3, [pc, #228]	; (80042ac <updateLcd+0x104>)
 80041c6:	785b      	ldrb	r3, [r3, #1]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d106      	bne.n	80041da <updateLcd+0x32>
  {
      sprintf(TOOL.LcdStr_row[1],"                ");
 80041cc:	4a38      	ldr	r2, [pc, #224]	; (80042b0 <updateLcd+0x108>)
 80041ce:	4b39      	ldr	r3, [pc, #228]	; (80042b4 <updateLcd+0x10c>)
 80041d0:	0011      	movs	r1, r2
 80041d2:	0018      	movs	r0, r3
 80041d4:	f008 fc2e 	bl	800ca34 <siprintf>
 80041d8:	e026      	b.n	8004228 <updateLcd+0x80>
  }
  else if(TOOL.Lcd_id==_DISPLAY_PHOTOCELL)
 80041da:	4b34      	ldr	r3, [pc, #208]	; (80042ac <updateLcd+0x104>)
 80041dc:	785b      	ldrb	r3, [r3, #1]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d108      	bne.n	80041f4 <updateLcd+0x4c>
  {
      sprintf(TOOL.LcdStr_row[1],"%s=%4u",stringBuffer,ADC_Arr[_ID_ADC_ptcHsink]);
 80041e2:	4b35      	ldr	r3, [pc, #212]	; (80042b8 <updateLcd+0x110>)
 80041e4:	885b      	ldrh	r3, [r3, #2]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	4a34      	ldr	r2, [pc, #208]	; (80042bc <updateLcd+0x114>)
 80041ea:	4935      	ldr	r1, [pc, #212]	; (80042c0 <updateLcd+0x118>)
 80041ec:	4831      	ldr	r0, [pc, #196]	; (80042b4 <updateLcd+0x10c>)
 80041ee:	f008 fc21 	bl	800ca34 <siprintf>
 80041f2:	e019      	b.n	8004228 <updateLcd+0x80>
  }
  else if(TOOL.Lcd_id==_DISPLAY_POWER)
 80041f4:	4b2d      	ldr	r3, [pc, #180]	; (80042ac <updateLcd+0x104>)
 80041f6:	785b      	ldrb	r3, [r3, #1]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d115      	bne.n	8004228 <updateLcd+0x80>
  {
      sprintf(TOOL.LcdStr_row[1],"%4.01fV %5.01fmA",TOOL.voltage, TOOL.current);
 80041fc:	4b2b      	ldr	r3, [pc, #172]	; (80042ac <updateLcd+0x104>)
 80041fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004200:	1c18      	adds	r0, r3, #0
 8004202:	f7fe faeb 	bl	80027dc <__aeabi_f2d>
 8004206:	0004      	movs	r4, r0
 8004208:	000d      	movs	r5, r1
 800420a:	4b28      	ldr	r3, [pc, #160]	; (80042ac <updateLcd+0x104>)
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	1c18      	adds	r0, r3, #0
 8004210:	f7fe fae4 	bl	80027dc <__aeabi_f2d>
 8004214:	0002      	movs	r2, r0
 8004216:	000b      	movs	r3, r1
 8004218:	492a      	ldr	r1, [pc, #168]	; (80042c4 <updateLcd+0x11c>)
 800421a:	4826      	ldr	r0, [pc, #152]	; (80042b4 <updateLcd+0x10c>)
 800421c:	9200      	str	r2, [sp, #0]
 800421e:	9301      	str	r3, [sp, #4]
 8004220:	0022      	movs	r2, r4
 8004222:	002b      	movs	r3, r5
 8004224:	f008 fc06 	bl	800ca34 <siprintf>
  }


  //Nếu chuỗi không thay đổi thì return
  result1 = memcmp(TOOL.LcdStr_row[0], str_cmp0, _STRING_BUFFER_SIZE);
 8004228:	4927      	ldr	r1, [pc, #156]	; (80042c8 <updateLcd+0x120>)
 800422a:	4b28      	ldr	r3, [pc, #160]	; (80042cc <updateLcd+0x124>)
 800422c:	2211      	movs	r2, #17
 800422e:	0018      	movs	r0, r3
 8004230:	f007 fe7e 	bl	800bf30 <memcmp>
 8004234:	0002      	movs	r2, r0
 8004236:	1dfb      	adds	r3, r7, #7
 8004238:	701a      	strb	r2, [r3, #0]
  result2 = memcmp(TOOL.LcdStr_row[1], str_cmp1, _STRING_BUFFER_SIZE);
 800423a:	4925      	ldr	r1, [pc, #148]	; (80042d0 <updateLcd+0x128>)
 800423c:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <updateLcd+0x10c>)
 800423e:	2211      	movs	r2, #17
 8004240:	0018      	movs	r0, r3
 8004242:	f007 fe75 	bl	800bf30 <memcmp>
 8004246:	0002      	movs	r2, r0
 8004248:	1dbb      	adds	r3, r7, #6
 800424a:	701a      	strb	r2, [r3, #0]
  if(result1 == 0 && result2==0)return;
 800424c:	1dfb      	adds	r3, r7, #7
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d103      	bne.n	800425c <updateLcd+0xb4>
 8004254:	1dbb      	adds	r3, r7, #6
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d020      	beq.n	800429e <updateLcd+0xf6>

  //Cập nhật dữ liệu mới lên LCD
  //CLCD_I2C_Clear(&LCD1);
  ShowLCD_String(TOOL.LcdStr_row[0], 0, 0);
 800425c:	4b1b      	ldr	r3, [pc, #108]	; (80042cc <updateLcd+0x124>)
 800425e:	2200      	movs	r2, #0
 8004260:	2100      	movs	r1, #0
 8004262:	0018      	movs	r0, r3
 8004264:	f7ff fe1e 	bl	8003ea4 <ShowLCD_String>
  ShowLCD_String(TOOL.LcdStr_row[1], 0, 1);
 8004268:	4b12      	ldr	r3, [pc, #72]	; (80042b4 <updateLcd+0x10c>)
 800426a:	2201      	movs	r2, #1
 800426c:	2100      	movs	r1, #0
 800426e:	0018      	movs	r0, r3
 8004270:	f7ff fe18 	bl	8003ea4 <ShowLCD_String>

  memcpy(str_cmp0, TOOL.LcdStr_row[0], _STRING_BUFFER_SIZE);
 8004274:	4914      	ldr	r1, [pc, #80]	; (80042c8 <updateLcd+0x120>)
 8004276:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <updateLcd+0x104>)
 8004278:	2202      	movs	r2, #2
 800427a:	0008      	movs	r0, r1
 800427c:	189b      	adds	r3, r3, r2
 800427e:	2211      	movs	r2, #17
 8004280:	0019      	movs	r1, r3
 8004282:	f007 fe63 	bl	800bf4c <memcpy>
  memcpy(str_cmp1, TOOL.LcdStr_row[1], _STRING_BUFFER_SIZE);
 8004286:	4912      	ldr	r1, [pc, #72]	; (80042d0 <updateLcd+0x128>)
 8004288:	4b08      	ldr	r3, [pc, #32]	; (80042ac <updateLcd+0x104>)
 800428a:	2213      	movs	r2, #19
 800428c:	0008      	movs	r0, r1
 800428e:	189b      	adds	r3, r3, r2
 8004290:	2211      	movs	r2, #17
 8004292:	0019      	movs	r1, r3
 8004294:	f007 fe5a 	bl	800bf4c <memcpy>
 8004298:	e002      	b.n	80042a0 <updateLcd+0xf8>
    return;
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	e000      	b.n	80042a0 <updateLcd+0xf8>
  if(result1 == 0 && result2==0)return;
 800429e:	46c0      	nop			; (mov r8, r8)
}
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b002      	add	sp, #8
 80042a4:	bdb0      	pop	{r4, r5, r7, pc}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	200003d0 	.word	0x200003d0
 80042ac:	20000348 	.word	0x20000348
 80042b0:	0800eeec 	.word	0x0800eeec
 80042b4:	2000035b 	.word	0x2000035b
 80042b8:	20000340 	.word	0x20000340
 80042bc:	200003e4 	.word	0x200003e4
 80042c0:	0800ef00 	.word	0x0800ef00
 80042c4:	0800ef08 	.word	0x0800ef08
 80042c8:	200003fc 	.word	0x200003fc
 80042cc:	2000034a 	.word	0x2000034a
 80042d0:	20000410 	.word	0x20000410

080042d4 <updateIna219>:

void updateIna219(){
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  if(!timer_expired(&_timer_updateIna219))
 80042d8:	4b0e      	ldr	r3, [pc, #56]	; (8004314 <updateIna219+0x40>)
 80042da:	0018      	movs	r0, r3
 80042dc:	f7fe fefe 	bl	80030dc <timer_expired>
 80042e0:	1e03      	subs	r3, r0, #0
 80042e2:	d013      	beq.n	800430c <updateIna219+0x38>
    return;
  timer_restart(&_timer_updateIna219);
 80042e4:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <updateIna219+0x40>)
 80042e6:	0018      	movs	r0, r3
 80042e8:	f7fe fee6 	bl	80030b8 <timer_restart>

  TOOL.current = getCurrent_mA();
 80042ec:	f7ff fb56 	bl	800399c <getCurrent_mA>
 80042f0:	1c02      	adds	r2, r0, #0
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <updateIna219+0x44>)
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24
  TOOL.voltage = getvoltage_V();
 80042f6:	f7ff fb2f 	bl	8003958 <getvoltage_V>
 80042fa:	1c02      	adds	r2, r0, #0
 80042fc:	4b06      	ldr	r3, [pc, #24]	; (8004318 <updateIna219+0x44>)
 80042fe:	629a      	str	r2, [r3, #40]	; 0x28
  TOOL.power = getPower_mW();
 8004300:	f7ff fb6a 	bl	80039d8 <getPower_mW>
 8004304:	1c02      	adds	r2, r0, #0
 8004306:	4b04      	ldr	r3, [pc, #16]	; (8004318 <updateIna219+0x44>)
 8004308:	62da      	str	r2, [r3, #44]	; 0x2c
 800430a:	e000      	b.n	800430e <updateIna219+0x3a>
    return;
 800430c:	46c0      	nop			; (mov r8, r8)
}
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	200003c0 	.word	0x200003c0
 8004318:	20000348 	.word	0x20000348

0800431c <updateKalmanADC>:

void updateKalmanADC(){
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
//    for(uint8_t i=0; i<_ID_ADC_TOTAL; i++){
//	ADC_Arr[i] = (uint16_t) (km_process(&Kalman_ADC[i], (float) ADC_Arr[i]));
//    }
//    f_readKalmanAdc=0;
//  }
}
 8004320:	46c0      	nop			; (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
	...

08004328 <callback_calibGetResult>:

void callback_calibGetResult(CheckStatus True_false){
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af02      	add	r7, sp, #8
 800432e:	0002      	movs	r2, r0
 8004330:	1dfb      	adds	r3, r7, #7
 8004332:	701a      	strb	r2, [r3, #0]
  if(True_false==0){
 8004334:	1dfb      	adds	r3, r7, #7
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d109      	bne.n	8004350 <callback_calibGetResult+0x28>
      OUTPUT_setBlink(&_ctrlOutput[_LED1],10,200,400,0);
 800433c:	23c8      	movs	r3, #200	; 0xc8
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	480a      	ldr	r0, [pc, #40]	; (800436c <callback_calibGetResult+0x44>)
 8004342:	2200      	movs	r2, #0
 8004344:	9200      	str	r2, [sp, #0]
 8004346:	22c8      	movs	r2, #200	; 0xc8
 8004348:	210a      	movs	r1, #10
 800434a:	f7fe fcb9 	bl	8002cc0 <OUTPUT_setBlink>
  }
  else
  {
      OUTPUT_setBlink(&_ctrlOutput[_LED1],10,3000,3500,0);
  }
}
 800434e:	e008      	b.n	8004362 <callback_calibGetResult+0x3a>
      OUTPUT_setBlink(&_ctrlOutput[_LED1],10,3000,3500,0);
 8004350:	4907      	ldr	r1, [pc, #28]	; (8004370 <callback_calibGetResult+0x48>)
 8004352:	4a08      	ldr	r2, [pc, #32]	; (8004374 <callback_calibGetResult+0x4c>)
 8004354:	4805      	ldr	r0, [pc, #20]	; (800436c <callback_calibGetResult+0x44>)
 8004356:	2300      	movs	r3, #0
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	000b      	movs	r3, r1
 800435c:	210a      	movs	r1, #10
 800435e:	f7fe fcaf 	bl	8002cc0 <OUTPUT_setBlink>
}
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	46bd      	mov	sp, r7
 8004366:	b002      	add	sp, #8
 8004368:	bd80      	pop	{r7, pc}
 800436a:	46c0      	nop			; (mov r8, r8)
 800436c:	20000268 	.word	0x20000268
 8004370:	00000dac 	.word	0x00000dac
 8004374:	00000bb8 	.word	0x00000bb8

08004378 <gotoFinished>:

void gotoFinished(ProcessStatus success_error){
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af02      	add	r7, sp, #8
 800437e:	0002      	movs	r2, r0
 8004380:	1dfb      	adds	r3, r7, #7
 8004382:	701a      	strb	r2, [r3, #0]
  if(success_error==_ERROR){
 8004384:	1dfb      	adds	r3, r7, #7
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <gotoFinished+0x2c>
      OUTPUT_setBlink(&_ctrlOutput[_BUZ],1,100,200,1);
 800438c:	480e      	ldr	r0, [pc, #56]	; (80043c8 <gotoFinished+0x50>)
 800438e:	2301      	movs	r3, #1
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	23c8      	movs	r3, #200	; 0xc8
 8004394:	2264      	movs	r2, #100	; 0x64
 8004396:	2101      	movs	r1, #1
 8004398:	f7fe fc92 	bl	8002cc0 <OUTPUT_setBlink>
      TOOL.state=_test_finished;
 800439c:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <gotoFinished+0x54>)
 800439e:	2206      	movs	r2, #6
 80043a0:	701a      	strb	r2, [r3, #0]
  }else{
      OUTPUT_setBlink(&_ctrlOutput[_BUZ],1,1000,1200,0);
      TOOL.state=_test_finished;
  }
}
 80043a2:	e00c      	b.n	80043be <gotoFinished+0x46>
      OUTPUT_setBlink(&_ctrlOutput[_BUZ],1,1000,1200,0);
 80043a4:	2396      	movs	r3, #150	; 0x96
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	22fa      	movs	r2, #250	; 0xfa
 80043aa:	0092      	lsls	r2, r2, #2
 80043ac:	4806      	ldr	r0, [pc, #24]	; (80043c8 <gotoFinished+0x50>)
 80043ae:	2100      	movs	r1, #0
 80043b0:	9100      	str	r1, [sp, #0]
 80043b2:	2101      	movs	r1, #1
 80043b4:	f7fe fc84 	bl	8002cc0 <OUTPUT_setBlink>
      TOOL.state=_test_finished;
 80043b8:	4b04      	ldr	r3, [pc, #16]	; (80043cc <gotoFinished+0x54>)
 80043ba:	2206      	movs	r2, #6
 80043bc:	701a      	strb	r2, [r3, #0]
}
 80043be:	46c0      	nop			; (mov r8, r8)
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b002      	add	sp, #8
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	200002ec 	.word	0x200002ec
 80043cc:	20000348 	.word	0x20000348

080043d0 <callback_btnConfigHandle>:

uint8_t f_changeDisplay;
void callback_btnConfigHandle(uint16_t ID, bt_eventFunc_t eventFunc, bt_typeArg_t agr){
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	603a      	str	r2, [r7, #0]
 80043d8:	1dbb      	adds	r3, r7, #6
 80043da:	1c02      	adds	r2, r0, #0
 80043dc:	801a      	strh	r2, [r3, #0]
 80043de:	1d7b      	adds	r3, r7, #5
 80043e0:	1c0a      	adds	r2, r1, #0
 80043e2:	701a      	strb	r2, [r3, #0]
  //if(ID!=1)return;
  switch(eventFunc){
 80043e4:	1d7b      	adds	r3, r7, #5
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d00b      	beq.n	8004404 <callback_btnConfigHandle+0x34>
 80043ec:	dc2c      	bgt.n	8004448 <callback_btnConfigHandle+0x78>
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <callback_btnConfigHandle+0x28>
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d02a      	beq.n	800444c <callback_btnConfigHandle+0x7c>
//      else
//	f_changeDisplay=0;

      break;

    default:break;
 80043f6:	e027      	b.n	8004448 <callback_btnConfigHandle+0x78>
      if(agr.event == BUTTON_ONECLICK){
 80043f8:	003b      	movs	r3, r7
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d127      	bne.n	8004450 <callback_btnConfigHandle+0x80>
	  NVIC_SystemReset();
 8004400:	f7ff fdaa 	bl	8003f58 <__NVIC_SystemReset>
      if(agr.holdInterval_ms%1000==0){
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	22fa      	movs	r2, #250	; 0xfa
 8004408:	0091      	lsls	r1, r2, #2
 800440a:	0018      	movs	r0, r3
 800440c:	f7fb ff1a 	bl	8000244 <__aeabi_uidivmod>
 8004410:	1e0b      	subs	r3, r1, #0
 8004412:	d107      	bne.n	8004424 <callback_btnConfigHandle+0x54>
	  OUTPUT_setBlink(&_ctrlOutput[_BUZ], 1, 100, 200,0);
 8004414:	4812      	ldr	r0, [pc, #72]	; (8004460 <callback_btnConfigHandle+0x90>)
 8004416:	2300      	movs	r3, #0
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	23c8      	movs	r3, #200	; 0xc8
 800441c:	2264      	movs	r2, #100	; 0x64
 800441e:	2101      	movs	r1, #1
 8004420:	f7fe fc4e 	bl	8002cc0 <OUTPUT_setBlink>
      if(agr.holdInterval_ms == 5000){
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	4a0f      	ldr	r2, [pc, #60]	; (8004464 <callback_btnConfigHandle+0x94>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d113      	bne.n	8004454 <callback_btnConfigHandle+0x84>
	  if(++TOOL.Lcd_id >=_DISPLAYMAX)
 800442c:	4b0e      	ldr	r3, [pc, #56]	; (8004468 <callback_btnConfigHandle+0x98>)
 800442e:	785b      	ldrb	r3, [r3, #1]
 8004430:	3301      	adds	r3, #1
 8004432:	b2da      	uxtb	r2, r3
 8004434:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <callback_btnConfigHandle+0x98>)
 8004436:	705a      	strb	r2, [r3, #1]
 8004438:	4b0b      	ldr	r3, [pc, #44]	; (8004468 <callback_btnConfigHandle+0x98>)
 800443a:	785b      	ldrb	r3, [r3, #1]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d909      	bls.n	8004454 <callback_btnConfigHandle+0x84>
	    TOOL.Lcd_id=0;
 8004440:	4b09      	ldr	r3, [pc, #36]	; (8004468 <callback_btnConfigHandle+0x98>)
 8004442:	2200      	movs	r2, #0
 8004444:	705a      	strb	r2, [r3, #1]
      break;
 8004446:	e005      	b.n	8004454 <callback_btnConfigHandle+0x84>
    default:break;
 8004448:	46c0      	nop			; (mov r8, r8)
 800444a:	e004      	b.n	8004456 <callback_btnConfigHandle+0x86>
      break;
 800444c:	46c0      	nop			; (mov r8, r8)
 800444e:	e002      	b.n	8004456 <callback_btnConfigHandle+0x86>
      break;
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	e000      	b.n	8004456 <callback_btnConfigHandle+0x86>
      break;
 8004454:	46c0      	nop			; (mov r8, r8)
  }
}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	46bd      	mov	sp, r7
 800445a:	b002      	add	sp, #8
 800445c:	bd80      	pop	{r7, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	200002ec 	.word	0x200002ec
 8004464:	00001388 	.word	0x00001388
 8004468:	20000348 	.word	0x20000348

0800446c <testWaterSensorInit>:

void testWaterSensorInit(){
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af02      	add	r7, sp, #8

  /*Init DMA ADC */
  //Init DMA_ADC of MCU
  if(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)
 8004472:	4b3a      	ldr	r3, [pc, #232]	; (800455c <testWaterSensorInit+0xf0>)
 8004474:	0018      	movs	r0, r3
 8004476:	f002 feeb 	bl	8007250 <HAL_ADCEx_Calibration_Start>
 800447a:	1e03      	subs	r3, r0, #0
 800447c:	d001      	beq.n	8004482 <testWaterSensorInit+0x16>
	  Error_Handler();
 800447e:	f001 f931 	bl	80056e4 <Error_Handler>

  if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Arr, _ID_ADC_TOTAL) != HAL_OK)
 8004482:	4937      	ldr	r1, [pc, #220]	; (8004560 <testWaterSensorInit+0xf4>)
 8004484:	4b35      	ldr	r3, [pc, #212]	; (800455c <testWaterSensorInit+0xf0>)
 8004486:	2204      	movs	r2, #4
 8004488:	0018      	movs	r0, r3
 800448a:	f002 f959 	bl	8006740 <HAL_ADC_Start_DMA>
 800448e:	1e03      	subs	r3, r0, #0
 8004490:	d001      	beq.n	8004496 <testWaterSensorInit+0x2a>
	  Error_Handler();
 8004492:	f001 f927 	bl	80056e4 <Error_Handler>
//  //Init Kalman Adc filter
//  for(uint8_t i=0;i<_ID_ADC_TOTAL; i++){
//      km_init(&Kalman_ADC[i], 0.01, 20, 4050);
//  }
  //setCalibration_32V_1A();
  setCalibration_16V_400mA();
 8004496:	f7ff f9f3 	bl	8003880 <setCalibration_16V_400mA>
  /*Init i2c2 for LCD and Ina219 */
  HAL_I2C_Init(&_USER_DEFINE_I2C_LCD);
 800449a:	4b32      	ldr	r3, [pc, #200]	; (8004564 <testWaterSensorInit+0xf8>)
 800449c:	0018      	movs	r0, r3
 800449e:	f003 fd6f 	bl	8007f80 <HAL_I2C_Init>
  CLCD_I2C_Init(&LCD1, &_USER_DEFINE_I2C_LCD, 0x4e, 20, 4);
 80044a2:	4930      	ldr	r1, [pc, #192]	; (8004564 <testWaterSensorInit+0xf8>)
 80044a4:	4830      	ldr	r0, [pc, #192]	; (8004568 <testWaterSensorInit+0xfc>)
 80044a6:	2304      	movs	r3, #4
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	2314      	movs	r3, #20
 80044ac:	224e      	movs	r2, #78	; 0x4e
 80044ae:	f7ff fbf1 	bl	8003c94 <CLCD_I2C_Init>

  /*Init Timer7*/
  HAL_TIM_Base_Start_IT(&htim7);
 80044b2:	4b2e      	ldr	r3, [pc, #184]	; (800456c <testWaterSensorInit+0x100>)
 80044b4:	0018      	movs	r0, r3
 80044b6:	f005 fbcb 	bl	8009c50 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&_UV_CAPSS_TIMER);
 80044ba:	4b2d      	ldr	r3, [pc, #180]	; (8004570 <testWaterSensorInit+0x104>)
 80044bc:	0018      	movs	r0, r3
 80044be:	f005 fbc7 	bl	8009c50 <HAL_TIM_Base_Start_IT>

  CAPSENSOR[_CAPSS_ID_WATER]._cb_calibResult = &callback_calibGetResult;
 80044c2:	4b2c      	ldr	r3, [pc, #176]	; (8004574 <testWaterSensorInit+0x108>)
 80044c4:	4a2c      	ldr	r2, [pc, #176]	; (8004578 <testWaterSensorInit+0x10c>)
 80044c6:	609a      	str	r2, [r3, #8]
  _btnConfig.cb_function = &callback_btnConfigHandle;
 80044c8:	4b2c      	ldr	r3, [pc, #176]	; (800457c <testWaterSensorInit+0x110>)
 80044ca:	4a2d      	ldr	r2, [pc, #180]	; (8004580 <testWaterSensorInit+0x114>)
 80044cc:	60da      	str	r2, [r3, #12]

  /*Init Outputs Control*/
//  OUTPUT_configInit(&_ctrlOutput[_LED1], LED1_BaseCtrl, 0);
//  OUTPUT_configInit(&_ctrlOutput[_LED2], LED2_BaseCtrl, 0);
  OUTPUT_configInit(&_ctrlOutput[_RL_PAD], RLSOL_BaseCtrl, 0);
 80044ce:	492d      	ldr	r1, [pc, #180]	; (8004584 <testWaterSensorInit+0x118>)
 80044d0:	4b2d      	ldr	r3, [pc, #180]	; (8004588 <testWaterSensorInit+0x11c>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	0018      	movs	r0, r3
 80044d6:	f7fe fbad 	bl	8002c34 <OUTPUT_configInit>
  OUTPUT_configInit(&_ctrlOutput[_BUZ], BUZ_BaseCtrl, 0);
 80044da:	492c      	ldr	r1, [pc, #176]	; (800458c <testWaterSensorInit+0x120>)
 80044dc:	4b2c      	ldr	r3, [pc, #176]	; (8004590 <testWaterSensorInit+0x124>)
 80044de:	2200      	movs	r2, #0
 80044e0:	0018      	movs	r0, r3
 80044e2:	f7fe fba7 	bl	8002c34 <OUTPUT_configInit>

  OUTPUT_setBlink(&_ctrlOutput[_BUZ],1,200,400,0);
 80044e6:	23c8      	movs	r3, #200	; 0xc8
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4829      	ldr	r0, [pc, #164]	; (8004590 <testWaterSensorInit+0x124>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	9200      	str	r2, [sp, #0]
 80044f0:	22c8      	movs	r2, #200	; 0xc8
 80044f2:	2101      	movs	r1, #1
 80044f4:	f7fe fbe4 	bl	8002cc0 <OUTPUT_setBlink>

  //clear all error
  memset(&TOOL.error,1,sizeof(TOOL.error));
 80044f8:	4b26      	ldr	r3, [pc, #152]	; (8004594 <testWaterSensorInit+0x128>)
 80044fa:	2204      	movs	r2, #4
 80044fc:	2101      	movs	r1, #1
 80044fe:	0018      	movs	r0, r3
 8004500:	f007 fd2d 	bl	800bf5e <memset>
  timer_set(&_timer_updateIna219, 50);
 8004504:	4b24      	ldr	r3, [pc, #144]	; (8004598 <testWaterSensorInit+0x12c>)
 8004506:	2132      	movs	r1, #50	; 0x32
 8004508:	0018      	movs	r0, r3
 800450a:	f7fe fdbd 	bl	8003088 <timer_set>
  timer_set(&_timer_updateLCD, 2000);
 800450e:	23fa      	movs	r3, #250	; 0xfa
 8004510:	00da      	lsls	r2, r3, #3
 8004512:	4b22      	ldr	r3, [pc, #136]	; (800459c <testWaterSensorInit+0x130>)
 8004514:	0011      	movs	r1, r2
 8004516:	0018      	movs	r0, r3
 8004518:	f7fe fdb6 	bl	8003088 <timer_set>
  timer_set(&_timeoutCheckState, 20);
 800451c:	4b20      	ldr	r3, [pc, #128]	; (80045a0 <testWaterSensorInit+0x134>)
 800451e:	2114      	movs	r1, #20
 8004520:	0018      	movs	r0, r3
 8004522:	f7fe fdb1 	bl	8003088 <timer_set>
  ShowLCD_String("    BO TEST", 0, 0);
 8004526:	4b1f      	ldr	r3, [pc, #124]	; (80045a4 <testWaterSensorInit+0x138>)
 8004528:	2200      	movs	r2, #0
 800452a:	2100      	movs	r1, #0
 800452c:	0018      	movs	r0, r3
 800452e:	f7ff fcb9 	bl	8003ea4 <ShowLCD_String>
  ShowLCD_String("  WATER SENSOR", 0, 1);
 8004532:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <testWaterSensorInit+0x13c>)
 8004534:	2201      	movs	r2, #1
 8004536:	2100      	movs	r1, #0
 8004538:	0018      	movs	r0, r3
 800453a:	f7ff fcb3 	bl	8003ea4 <ShowLCD_String>
  TOOL.state = _test_null;
 800453e:	4b1b      	ldr	r3, [pc, #108]	; (80045ac <testWaterSensorInit+0x140>)
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]
  TOOL.adcLightStart=0;
 8004544:	4b19      	ldr	r3, [pc, #100]	; (80045ac <testWaterSensorInit+0x140>)
 8004546:	2200      	movs	r2, #0
 8004548:	861a      	strh	r2, [r3, #48]	; 0x30
  TOOL.Lcd_id=_DISPLAY_MAIN;
 800454a:	4b18      	ldr	r3, [pc, #96]	; (80045ac <testWaterSensorInit+0x140>)
 800454c:	2200      	movs	r2, #0
 800454e:	705a      	strb	r2, [r3, #1]
  ledRedTog=0;
 8004550:	4b17      	ldr	r3, [pc, #92]	; (80045b0 <testWaterSensorInit+0x144>)
 8004552:	2200      	movs	r2, #0
 8004554:	701a      	strb	r2, [r3, #0]
}
 8004556:	46c0      	nop			; (mov r8, r8)
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000424 	.word	0x20000424
 8004560:	20000340 	.word	0x20000340
 8004564:	200004e4 	.word	0x200004e4
 8004568:	2000025c 	.word	0x2000025c
 800456c:	200005e0 	.word	0x200005e0
 8004570:	20000594 	.word	0x20000594
 8004574:	20000200 	.word	0x20000200
 8004578:	08004329 	.word	0x08004329
 800457c:	20000318 	.word	0x20000318
 8004580:	080043d1 	.word	0x080043d1
 8004584:	08003a51 	.word	0x08003a51
 8004588:	200002c0 	.word	0x200002c0
 800458c:	08003a15 	.word	0x08003a15
 8004590:	200002ec 	.word	0x200002ec
 8004594:	2000037c 	.word	0x2000037c
 8004598:	200003c0 	.word	0x200003c0
 800459c:	200003d0 	.word	0x200003d0
 80045a0:	20000380 	.word	0x20000380
 80045a4:	0800ef1c 	.word	0x0800ef1c
 80045a8:	0800ef28 	.word	0x0800ef28
 80045ac:	20000348 	.word	0x20000348
 80045b0:	200003f2 	.word	0x200003f2

080045b4 <testWaterSensor_1msIrqHandle>:

void testWaterSensor_1msIrqHandle(){
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
  static uint8_t tx10;

  /*1ms check poll*/
  if(f_readKalmanAdc==0)
 80045ba:	4b22      	ldr	r3, [pc, #136]	; (8004644 <testWaterSensor_1msIrqHandle+0x90>)
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d102      	bne.n	80045c8 <testWaterSensor_1msIrqHandle+0x14>
    f_readKalmanAdc=1;
 80045c2:	4b20      	ldr	r3, [pc, #128]	; (8004644 <testWaterSensor_1msIrqHandle+0x90>)
 80045c4:	2201      	movs	r2, #1
 80045c6:	701a      	strb	r2, [r3, #0]

  CapSS_periodic_poll(&CAPSENSOR[0]);
 80045c8:	4b1f      	ldr	r3, [pc, #124]	; (8004648 <testWaterSensor_1msIrqHandle+0x94>)
 80045ca:	0018      	movs	r0, r3
 80045cc:	f7fe fff6 	bl	80035bc <CapSS_periodic_poll>

  //Outputs
  for(uint8_t i=0; i<_MAX_OUTPUT; i++)
 80045d0:	1dfb      	adds	r3, r7, #7
 80045d2:	2200      	movs	r2, #0
 80045d4:	701a      	strb	r2, [r3, #0]
 80045d6:	e00d      	b.n	80045f4 <testWaterSensor_1msIrqHandle+0x40>
      OUTPUT_blinkHandle(&_ctrlOutput[i]);
 80045d8:	1dfb      	adds	r3, r7, #7
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	222c      	movs	r2, #44	; 0x2c
 80045de:	435a      	muls	r2, r3
 80045e0:	4b1a      	ldr	r3, [pc, #104]	; (800464c <testWaterSensor_1msIrqHandle+0x98>)
 80045e2:	18d3      	adds	r3, r2, r3
 80045e4:	0018      	movs	r0, r3
 80045e6:	f7fe fbc1 	bl	8002d6c <OUTPUT_blinkHandle>
  for(uint8_t i=0; i<_MAX_OUTPUT; i++)
 80045ea:	1dfb      	adds	r3, r7, #7
 80045ec:	781a      	ldrb	r2, [r3, #0]
 80045ee:	1dfb      	adds	r3, r7, #7
 80045f0:	3201      	adds	r2, #1
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	1dfb      	adds	r3, r7, #7
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b03      	cmp	r3, #3
 80045fa:	d9ed      	bls.n	80045d8 <testWaterSensor_1msIrqHandle+0x24>

  /*10ms check poll*/
  if(++tx10 >= 10){
 80045fc:	4b14      	ldr	r3, [pc, #80]	; (8004650 <testWaterSensor_1msIrqHandle+0x9c>)
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	3301      	adds	r3, #1
 8004602:	b2da      	uxtb	r2, r3
 8004604:	4b12      	ldr	r3, [pc, #72]	; (8004650 <testWaterSensor_1msIrqHandle+0x9c>)
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	4b11      	ldr	r3, [pc, #68]	; (8004650 <testWaterSensor_1msIrqHandle+0x9c>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b09      	cmp	r3, #9
 800460e:	d915      	bls.n	800463c <testWaterSensor_1msIrqHandle+0x88>
     tx10 = 0;
 8004610:	4b0f      	ldr	r3, [pc, #60]	; (8004650 <testWaterSensor_1msIrqHandle+0x9c>)
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
     timer_periodic_poll();
 8004616:	f7fe fd29 	bl	800306c <timer_periodic_poll>
     btn_progress_loop(&_btnConfig,BUTTON_PinStt);
 800461a:	2380      	movs	r3, #128	; 0x80
 800461c:	01db      	lsls	r3, r3, #7
 800461e:	4a0d      	ldr	r2, [pc, #52]	; (8004654 <testWaterSensor_1msIrqHandle+0xa0>)
 8004620:	0019      	movs	r1, r3
 8004622:	0010      	movs	r0, r2
 8004624:	f003 fc72 	bl	8007f0c <HAL_GPIO_ReadPin>
 8004628:	0003      	movs	r3, r0
 800462a:	425a      	negs	r2, r3
 800462c:	4153      	adcs	r3, r2
 800462e:	b2db      	uxtb	r3, r3
 8004630:	001a      	movs	r2, r3
 8004632:	4b09      	ldr	r3, [pc, #36]	; (8004658 <testWaterSensor_1msIrqHandle+0xa4>)
 8004634:	0011      	movs	r1, r2
 8004636:	0018      	movs	r0, r3
 8004638:	f7fe f9be 	bl	80029b8 <btn_progress_loop>
  }
}
 800463c:	46c0      	nop			; (mov r8, r8)
 800463e:	46bd      	mov	sp, r7
 8004640:	b002      	add	sp, #8
 8004642:	bd80      	pop	{r7, pc}
 8004644:	200003e0 	.word	0x200003e0
 8004648:	20000200 	.word	0x20000200
 800464c:	20000268 	.word	0x20000268
 8004650:	20000421 	.word	0x20000421
 8004654:	50000400 	.word	0x50000400
 8004658:	20000318 	.word	0x20000318

0800465c <testWaterSensorTask>:
//
//}

float curLedRedOff,curLedRedOn;
void testWaterSensorTask();
void testWaterSensorTask(){
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0

  if(!timer_expired(&_timeoutCheckState))
 8004660:	4bc6      	ldr	r3, [pc, #792]	; (800497c <testWaterSensorTask+0x320>)
 8004662:	0018      	movs	r0, r3
 8004664:	f7fe fd3a 	bl	80030dc <timer_expired>
 8004668:	1e03      	subs	r3, r0, #0
 800466a:	d100      	bne.n	800466e <testWaterSensorTask+0x12>
 800466c:	e280      	b.n	8004b70 <testWaterSensorTask+0x514>
	return;
  if(TOOL.state!=_test_ledRedBlink)
 800466e:	4bc4      	ldr	r3, [pc, #784]	; (8004980 <testWaterSensorTask+0x324>)
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d003      	beq.n	800467e <testWaterSensorTask+0x22>
    timer_restart(&_timeoutCheckState);
 8004676:	4bc1      	ldr	r3, [pc, #772]	; (800497c <testWaterSensorTask+0x320>)
 8004678:	0018      	movs	r0, r3
 800467a:	f7fe fd1d 	bl	80030b8 <timer_restart>

  //lay trang thai Anh sang
  TOOL.lightStt = getBright();
 800467e:	f7ff fc7d 	bl	8003f7c <getBright>
 8004682:	0003      	movs	r3, r0
 8004684:	0019      	movs	r1, r3
 8004686:	4bbe      	ldr	r3, [pc, #760]	; (8004980 <testWaterSensorTask+0x324>)
 8004688:	2233      	movs	r2, #51	; 0x33
 800468a:	5499      	strb	r1, [r3, r2]

  //Hoc gia tri moi truong
  if(TOOL.adcLightStart==0){
 800468c:	4bbc      	ldr	r3, [pc, #752]	; (8004980 <testWaterSensorTask+0x324>)
 800468e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10a      	bne.n	80046aa <testWaterSensorTask+0x4e>
    TOOL.adcLightStart = ADC_Arr[1];
 8004694:	4bbb      	ldr	r3, [pc, #748]	; (8004984 <testWaterSensorTask+0x328>)
 8004696:	885b      	ldrh	r3, [r3, #2]
 8004698:	b29a      	uxth	r2, r3
 800469a:	4bb9      	ldr	r3, [pc, #740]	; (8004980 <testWaterSensorTask+0x324>)
 800469c:	861a      	strh	r2, [r3, #48]	; 0x30
    timer_set(&_timeoutCheckState, 20);
 800469e:	4bb7      	ldr	r3, [pc, #732]	; (800497c <testWaterSensorTask+0x320>)
 80046a0:	2114      	movs	r1, #20
 80046a2:	0018      	movs	r0, r3
 80046a4:	f7fe fcf0 	bl	8003088 <timer_set>
    return;
 80046a8:	e269      	b.n	8004b7e <testWaterSensorTask+0x522>
  }

  switch(TOOL.state){
 80046aa:	4bb5      	ldr	r3, [pc, #724]	; (8004980 <testWaterSensorTask+0x324>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	2b06      	cmp	r3, #6
 80046b0:	d900      	bls.n	80046b4 <testWaterSensorTask+0x58>
 80046b2:	e264      	b.n	8004b7e <testWaterSensorTask+0x522>
 80046b4:	009a      	lsls	r2, r3, #2
 80046b6:	4bb4      	ldr	r3, [pc, #720]	; (8004988 <testWaterSensorTask+0x32c>)
 80046b8:	18d3      	adds	r3, r2, r3
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	469f      	mov	pc, r3
    case _test_null:
      //Kiem tra dien ap
      if(TOOL.voltage < 4)
 80046be:	4bb0      	ldr	r3, [pc, #704]	; (8004980 <testWaterSensorTask+0x324>)
 80046c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c2:	2181      	movs	r1, #129	; 0x81
 80046c4:	05c9      	lsls	r1, r1, #23
 80046c6:	1c18      	adds	r0, r3, #0
 80046c8:	f7fb fefc 	bl	80004c4 <__aeabi_fcmplt>
 80046cc:	1e03      	subs	r3, r0, #0
 80046ce:	d009      	beq.n	80046e4 <testWaterSensorTask+0x88>
      {
        sprintf(TOOL.LcdStr_row[0],D0_SUTAP_LOI);
 80046d0:	4aae      	ldr	r2, [pc, #696]	; (800498c <testWaterSensorTask+0x330>)
 80046d2:	4baf      	ldr	r3, [pc, #700]	; (8004990 <testWaterSensorTask+0x334>)
 80046d4:	0011      	movs	r1, r2
 80046d6:	0018      	movs	r0, r3
 80046d8:	f008 f9ac 	bl	800ca34 <siprintf>
        TOOL.state=_test_null;
 80046dc:	4ba8      	ldr	r3, [pc, #672]	; (8004980 <testWaterSensorTask+0x324>)
 80046de:	2200      	movs	r2, #0
 80046e0:	701a      	strb	r2, [r3, #0]
        return;
 80046e2:	e24c      	b.n	8004b7e <testWaterSensorTask+0x522>
      }

      TOOL.current = getCurrent_mA();
 80046e4:	f7ff f95a 	bl	800399c <getCurrent_mA>
 80046e8:	1c02      	adds	r2, r0, #0
 80046ea:	4ba5      	ldr	r3, [pc, #660]	; (8004980 <testWaterSensorTask+0x324>)
 80046ec:	625a      	str	r2, [r3, #36]	; 0x24
      //Kiem tra dong dien
      if(TOOL.current <= 0.4){
 80046ee:	4ba4      	ldr	r3, [pc, #656]	; (8004980 <testWaterSensorTask+0x324>)
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	1c18      	adds	r0, r3, #0
 80046f4:	f7fe f872 	bl	80027dc <__aeabi_f2d>
 80046f8:	4aa6      	ldr	r2, [pc, #664]	; (8004994 <testWaterSensorTask+0x338>)
 80046fa:	4ba7      	ldr	r3, [pc, #668]	; (8004998 <testWaterSensorTask+0x33c>)
 80046fc:	f7fb feb2 	bl	8000464 <__aeabi_dcmple>
 8004700:	1e03      	subs	r3, r0, #0
 8004702:	d006      	beq.n	8004712 <testWaterSensorTask+0xb6>
	  sprintf(TOOL.LcdStr_row[0],D0_GHIM_CONNECTOR);
 8004704:	4aa5      	ldr	r2, [pc, #660]	; (800499c <testWaterSensorTask+0x340>)
 8004706:	4ba2      	ldr	r3, [pc, #648]	; (8004990 <testWaterSensorTask+0x334>)
 8004708:	0011      	movs	r1, r2
 800470a:	0018      	movs	r0, r3
 800470c:	f008 f992 	bl	800ca34 <siprintf>
	  delay_ms(500);
      }else{
	sprintf(TOOL.LcdStr_row[0],D0_QUADONG_LOI);
      }

      break;
 8004710:	e235      	b.n	8004b7e <testWaterSensorTask+0x522>
      }else if(TOOL.current > 0.4 && TOOL.current < 50){
 8004712:	4b9b      	ldr	r3, [pc, #620]	; (8004980 <testWaterSensorTask+0x324>)
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	1c18      	adds	r0, r3, #0
 8004718:	f7fe f860 	bl	80027dc <__aeabi_f2d>
 800471c:	4a9d      	ldr	r2, [pc, #628]	; (8004994 <testWaterSensorTask+0x338>)
 800471e:	4b9e      	ldr	r3, [pc, #632]	; (8004998 <testWaterSensorTask+0x33c>)
 8004720:	f7fb feaa 	bl	8000478 <__aeabi_dcmpgt>
 8004724:	1e03      	subs	r3, r0, #0
 8004726:	d013      	beq.n	8004750 <testWaterSensorTask+0xf4>
 8004728:	4b95      	ldr	r3, [pc, #596]	; (8004980 <testWaterSensorTask+0x324>)
 800472a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472c:	499c      	ldr	r1, [pc, #624]	; (80049a0 <testWaterSensorTask+0x344>)
 800472e:	1c18      	adds	r0, r3, #0
 8004730:	f7fb fec8 	bl	80004c4 <__aeabi_fcmplt>
 8004734:	1e03      	subs	r3, r0, #0
 8004736:	d00b      	beq.n	8004750 <testWaterSensorTask+0xf4>
	  TOOL.state=_test_start;
 8004738:	4b91      	ldr	r3, [pc, #580]	; (8004980 <testWaterSensorTask+0x324>)
 800473a:	2201      	movs	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
	  f_checkLedXanh=0;
 800473e:	4b99      	ldr	r3, [pc, #612]	; (80049a4 <testWaterSensorTask+0x348>)
 8004740:	2200      	movs	r2, #0
 8004742:	701a      	strb	r2, [r3, #0]
	  delay_ms(500);
 8004744:	23fa      	movs	r3, #250	; 0xfa
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	0018      	movs	r0, r3
 800474a:	f7ff f82b 	bl	80037a4 <delay_ms>
      break;
 800474e:	e216      	b.n	8004b7e <testWaterSensorTask+0x522>
	sprintf(TOOL.LcdStr_row[0],D0_QUADONG_LOI);
 8004750:	4a95      	ldr	r2, [pc, #596]	; (80049a8 <testWaterSensorTask+0x34c>)
 8004752:	4b8f      	ldr	r3, [pc, #572]	; (8004990 <testWaterSensorTask+0x334>)
 8004754:	0011      	movs	r1, r2
 8004756:	0018      	movs	r0, r3
 8004758:	f008 f96c 	bl	800ca34 <siprintf>
      break;
 800475c:	e20f      	b.n	8004b7e <testWaterSensorTask+0x522>
    case _test_start:
      if(TOOL.lightStt == _PhotoCell_covered){
 800475e:	4b88      	ldr	r3, [pc, #544]	; (8004980 <testWaterSensorTask+0x324>)
 8004760:	2233      	movs	r2, #51	; 0x33
 8004762:	5c9b      	ldrb	r3, [r3, r2]
 8004764:	2b03      	cmp	r3, #3
 8004766:	d10f      	bne.n	8004788 <testWaterSensorTask+0x12c>
	  sprintf(TOOL.LcdStr_row[0],"  Check Led Do");
 8004768:	4a90      	ldr	r2, [pc, #576]	; (80049ac <testWaterSensorTask+0x350>)
 800476a:	4b89      	ldr	r3, [pc, #548]	; (8004990 <testWaterSensorTask+0x334>)
 800476c:	0011      	movs	r1, r2
 800476e:	0018      	movs	r0, r3
 8004770:	f008 f960 	bl	800ca34 <siprintf>
	  timer_set(&_timeoutCheckLedRed, 3000);
 8004774:	4a8e      	ldr	r2, [pc, #568]	; (80049b0 <testWaterSensorTask+0x354>)
 8004776:	4b8f      	ldr	r3, [pc, #572]	; (80049b4 <testWaterSensorTask+0x358>)
 8004778:	0011      	movs	r1, r2
 800477a:	0018      	movs	r0, r3
 800477c:	f7fe fc84 	bl	8003088 <timer_set>
	  TOOL.state=_test_ledRedBlink;
 8004780:	4b7f      	ldr	r3, [pc, #508]	; (8004980 <testWaterSensorTask+0x324>)
 8004782:	2202      	movs	r2, #2
 8004784:	701a      	strb	r2, [r3, #0]
	  return;
 8004786:	e1fa      	b.n	8004b7e <testWaterSensorTask+0x522>
      }
      else if(TOOL.lightStt == _PhotoCell_LedGreenOn){
 8004788:	4b7d      	ldr	r3, [pc, #500]	; (8004980 <testWaterSensorTask+0x324>)
 800478a:	2233      	movs	r2, #51	; 0x33
 800478c:	5c9b      	ldrb	r3, [r3, r2]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d112      	bne.n	80047b8 <testWaterSensorTask+0x15c>
	  f_checkLedXanh=1;
 8004792:	4b84      	ldr	r3, [pc, #528]	; (80049a4 <testWaterSensorTask+0x348>)
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]
//	  if(CAPSENSOR[0].logicStt==_HIGH){
//	    sprintf(TOOL.LcdStr_row[0],"Loi day trang=1");
//	    gotoFinished(_ERROR);
//	    return;
//	  }
	  sprintf(TOOL.LcdStr_row[0],D0_CHECK_LED_RED);
 8004798:	4a87      	ldr	r2, [pc, #540]	; (80049b8 <testWaterSensorTask+0x35c>)
 800479a:	4b7d      	ldr	r3, [pc, #500]	; (8004990 <testWaterSensorTask+0x334>)
 800479c:	0011      	movs	r1, r2
 800479e:	0018      	movs	r0, r3
 80047a0:	f008 f948 	bl	800ca34 <siprintf>
	  timer_set(&_timeoutCheckLedRed, 2500);
 80047a4:	4a85      	ldr	r2, [pc, #532]	; (80049bc <testWaterSensorTask+0x360>)
 80047a6:	4b83      	ldr	r3, [pc, #524]	; (80049b4 <testWaterSensorTask+0x358>)
 80047a8:	0011      	movs	r1, r2
 80047aa:	0018      	movs	r0, r3
 80047ac:	f7fe fc6c 	bl	8003088 <timer_set>
	  TOOL.state=_test_ledRedBlink;
 80047b0:	4b73      	ldr	r3, [pc, #460]	; (8004980 <testWaterSensorTask+0x324>)
 80047b2:	2202      	movs	r2, #2
 80047b4:	701a      	strb	r2, [r3, #0]
	  return;
 80047b6:	e1e2      	b.n	8004b7e <testWaterSensorTask+0x522>
      }
      else
      {
	  sprintf(TOOL.LcdStr_row[0],D0_GHIM_PADDONG);
 80047b8:	4a81      	ldr	r2, [pc, #516]	; (80049c0 <testWaterSensorTask+0x364>)
 80047ba:	4b75      	ldr	r3, [pc, #468]	; (8004990 <testWaterSensorTask+0x334>)
 80047bc:	0011      	movs	r1, r2
 80047be:	0018      	movs	r0, r3
 80047c0:	f008 f938 	bl	800ca34 <siprintf>
      }
      timer_stop(&_timeoutCheckLedRed);
 80047c4:	4b7b      	ldr	r3, [pc, #492]	; (80049b4 <testWaterSensorTask+0x358>)
 80047c6:	0018      	movs	r0, r3
 80047c8:	f7fe fcae 	bl	8003128 <timer_stop>
      ledRedTog=0;
 80047cc:	4b7d      	ldr	r3, [pc, #500]	; (80049c4 <testWaterSensorTask+0x368>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	701a      	strb	r2, [r3, #0]
      break;
 80047d2:	e1d4      	b.n	8004b7e <testWaterSensorTask+0x522>

    case _test_ledRedBlink:

      if(timer_expired(&_timeoutCheckLedRed)){
 80047d4:	4b77      	ldr	r3, [pc, #476]	; (80049b4 <testWaterSensorTask+0x358>)
 80047d6:	0018      	movs	r0, r3
 80047d8:	f7fe fc80 	bl	80030dc <timer_expired>
 80047dc:	1e03      	subs	r3, r0, #0
 80047de:	d028      	beq.n	8004832 <testWaterSensorTask+0x1d6>

	if(TOOL.lightStt == _PhotoCell_LedGreenOn || f_checkLedXanh==1)
 80047e0:	4b67      	ldr	r3, [pc, #412]	; (8004980 <testWaterSensorTask+0x324>)
 80047e2:	2233      	movs	r2, #51	; 0x33
 80047e4:	5c9b      	ldrb	r3, [r3, r2]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d003      	beq.n	80047f2 <testWaterSensorTask+0x196>
 80047ea:	4b6e      	ldr	r3, [pc, #440]	; (80049a4 <testWaterSensorTask+0x348>)
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d106      	bne.n	8004800 <testWaterSensorTask+0x1a4>
	  sprintf(TOOL.LcdStr_row[0],D0_LEDGREEN_LUONSANG_LOI);
 80047f2:	4a75      	ldr	r2, [pc, #468]	; (80049c8 <testWaterSensorTask+0x36c>)
 80047f4:	4b66      	ldr	r3, [pc, #408]	; (8004990 <testWaterSensorTask+0x334>)
 80047f6:	0011      	movs	r1, r2
 80047f8:	0018      	movs	r0, r3
 80047fa:	f008 f91b 	bl	800ca34 <siprintf>
 80047fe:	e014      	b.n	800482a <testWaterSensorTask+0x1ce>
	else if(TOOL.current > 30/*mA*/){
 8004800:	4b5f      	ldr	r3, [pc, #380]	; (8004980 <testWaterSensorTask+0x324>)
 8004802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004804:	4971      	ldr	r1, [pc, #452]	; (80049cc <testWaterSensorTask+0x370>)
 8004806:	1c18      	adds	r0, r3, #0
 8004808:	f7fb fe70 	bl	80004ec <__aeabi_fcmpgt>
 800480c:	1e03      	subs	r3, r0, #0
 800480e:	d006      	beq.n	800481e <testWaterSensorTask+0x1c2>
	    sprintf(TOOL.LcdStr_row[0],D0_LED_LOI_QUADONG);
 8004810:	4a6f      	ldr	r2, [pc, #444]	; (80049d0 <testWaterSensorTask+0x374>)
 8004812:	4b5f      	ldr	r3, [pc, #380]	; (8004990 <testWaterSensorTask+0x334>)
 8004814:	0011      	movs	r1, r2
 8004816:	0018      	movs	r0, r3
 8004818:	f008 f90c 	bl	800ca34 <siprintf>
 800481c:	e005      	b.n	800482a <testWaterSensorTask+0x1ce>
	}
	else
	  sprintf(TOOL.LcdStr_row[0],D0_LED_RED_LOI);
 800481e:	4a6d      	ldr	r2, [pc, #436]	; (80049d4 <testWaterSensorTask+0x378>)
 8004820:	4b5b      	ldr	r3, [pc, #364]	; (8004990 <testWaterSensorTask+0x334>)
 8004822:	0011      	movs	r1, r2
 8004824:	0018      	movs	r0, r3
 8004826:	f008 f905 	bl	800ca34 <siprintf>

	gotoFinished(_ERROR);
 800482a:	2000      	movs	r0, #0
 800482c:	f7ff fda4 	bl	8004378 <gotoFinished>
	return;
 8004830:	e1a5      	b.n	8004b7e <testWaterSensorTask+0x522>
      }

      //Không kiểm tra Led đỏ khi Led xanh sáng
      if(TOOL.lightStt == _PhotoCell_LedGreenOn)
 8004832:	4b53      	ldr	r3, [pc, #332]	; (8004980 <testWaterSensorTask+0x324>)
 8004834:	2233      	movs	r2, #51	; 0x33
 8004836:	5c9b      	ldrb	r3, [r3, r2]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d100      	bne.n	800483e <testWaterSensorTask+0x1e2>
 800483c:	e19a      	b.n	8004b74 <testWaterSensorTask+0x518>
	return;
      else f_checkLedXanh=0;
 800483e:	4b59      	ldr	r3, [pc, #356]	; (80049a4 <testWaterSensorTask+0x348>)
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]

      TOOL.current = getCurrent_mA();
 8004844:	f7ff f8aa 	bl	800399c <getCurrent_mA>
 8004848:	1c02      	adds	r2, r0, #0
 800484a:	4b4d      	ldr	r3, [pc, #308]	; (8004980 <testWaterSensorTask+0x324>)
 800484c:	625a      	str	r2, [r3, #36]	; 0x24

      if((ledRedTog%2==0) && _LIMIT(TOOL.current,0.8,6))
 800484e:	4b5d      	ldr	r3, [pc, #372]	; (80049c4 <testWaterSensorTask+0x368>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	2201      	movs	r2, #1
 8004854:	4013      	ands	r3, r2
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d11d      	bne.n	8004898 <testWaterSensorTask+0x23c>
 800485c:	4b48      	ldr	r3, [pc, #288]	; (8004980 <testWaterSensorTask+0x324>)
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	1c18      	adds	r0, r3, #0
 8004862:	f7fd ffbb 	bl	80027dc <__aeabi_f2d>
 8004866:	4a4b      	ldr	r2, [pc, #300]	; (8004994 <testWaterSensorTask+0x338>)
 8004868:	4b5b      	ldr	r3, [pc, #364]	; (80049d8 <testWaterSensorTask+0x37c>)
 800486a:	f7fb fe0f 	bl	800048c <__aeabi_dcmpge>
 800486e:	1e03      	subs	r3, r0, #0
 8004870:	d012      	beq.n	8004898 <testWaterSensorTask+0x23c>
 8004872:	4b43      	ldr	r3, [pc, #268]	; (8004980 <testWaterSensorTask+0x324>)
 8004874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004876:	4959      	ldr	r1, [pc, #356]	; (80049dc <testWaterSensorTask+0x380>)
 8004878:	1c18      	adds	r0, r3, #0
 800487a:	f7fb fe2d 	bl	80004d8 <__aeabi_fcmple>
 800487e:	1e03      	subs	r3, r0, #0
 8004880:	d00a      	beq.n	8004898 <testWaterSensorTask+0x23c>
	{
	  ledRedTog++;
 8004882:	4b50      	ldr	r3, [pc, #320]	; (80049c4 <testWaterSensorTask+0x368>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	3301      	adds	r3, #1
 8004888:	b2da      	uxtb	r2, r3
 800488a:	4b4e      	ldr	r3, [pc, #312]	; (80049c4 <testWaterSensorTask+0x368>)
 800488c:	701a      	strb	r2, [r3, #0]
	  curLedRedOff = TOOL.current;
 800488e:	4b3c      	ldr	r3, [pc, #240]	; (8004980 <testWaterSensorTask+0x324>)
 8004890:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004892:	4b53      	ldr	r3, [pc, #332]	; (80049e0 <testWaterSensorTask+0x384>)
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	e020      	b.n	80048da <testWaterSensorTask+0x27e>
	}
      else if((ledRedTog%2==1) && _LIMIT(TOOL.current,10,20))
 8004898:	4b4a      	ldr	r3, [pc, #296]	; (80049c4 <testWaterSensorTask+0x368>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	2201      	movs	r2, #1
 800489e:	4013      	ands	r3, r2
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d019      	beq.n	80048da <testWaterSensorTask+0x27e>
 80048a6:	4b36      	ldr	r3, [pc, #216]	; (8004980 <testWaterSensorTask+0x324>)
 80048a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048aa:	494e      	ldr	r1, [pc, #312]	; (80049e4 <testWaterSensorTask+0x388>)
 80048ac:	1c18      	adds	r0, r3, #0
 80048ae:	f7fb fe27 	bl	8000500 <__aeabi_fcmpge>
 80048b2:	1e03      	subs	r3, r0, #0
 80048b4:	d011      	beq.n	80048da <testWaterSensorTask+0x27e>
 80048b6:	4b32      	ldr	r3, [pc, #200]	; (8004980 <testWaterSensorTask+0x324>)
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	494b      	ldr	r1, [pc, #300]	; (80049e8 <testWaterSensorTask+0x38c>)
 80048bc:	1c18      	adds	r0, r3, #0
 80048be:	f7fb fe0b 	bl	80004d8 <__aeabi_fcmple>
 80048c2:	1e03      	subs	r3, r0, #0
 80048c4:	d009      	beq.n	80048da <testWaterSensorTask+0x27e>
	{
	  ledRedTog++;
 80048c6:	4b3f      	ldr	r3, [pc, #252]	; (80049c4 <testWaterSensorTask+0x368>)
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	3301      	adds	r3, #1
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	4b3d      	ldr	r3, [pc, #244]	; (80049c4 <testWaterSensorTask+0x368>)
 80048d0:	701a      	strb	r2, [r3, #0]
	  curLedRedOn =  TOOL.current;
 80048d2:	4b2b      	ldr	r3, [pc, #172]	; (8004980 <testWaterSensorTask+0x324>)
 80048d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048d6:	4b45      	ldr	r3, [pc, #276]	; (80049ec <testWaterSensorTask+0x390>)
 80048d8:	601a      	str	r2, [r3, #0]
	}

      //OK
      if(ledRedTog>2){
 80048da:	4b3a      	ldr	r3, [pc, #232]	; (80049c4 <testWaterSensorTask+0x368>)
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d800      	bhi.n	80048e4 <testWaterSensorTask+0x288>
 80048e2:	e149      	b.n	8004b78 <testWaterSensorTask+0x51c>
	  if(_LIMIT(curLedRedOff,0.8,1.5))//&&_LIMIT(curLedRedOn,9,15.5))
 80048e4:	4b3e      	ldr	r3, [pc, #248]	; (80049e0 <testWaterSensorTask+0x384>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	1c18      	adds	r0, r3, #0
 80048ea:	f7fd ff77 	bl	80027dc <__aeabi_f2d>
 80048ee:	4a29      	ldr	r2, [pc, #164]	; (8004994 <testWaterSensorTask+0x338>)
 80048f0:	4b39      	ldr	r3, [pc, #228]	; (80049d8 <testWaterSensorTask+0x37c>)
 80048f2:	f7fb fdcb 	bl	800048c <__aeabi_dcmpge>
 80048f6:	1e03      	subs	r3, r0, #0
 80048f8:	d00f      	beq.n	800491a <testWaterSensorTask+0x2be>
 80048fa:	4b39      	ldr	r3, [pc, #228]	; (80049e0 <testWaterSensorTask+0x384>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	21ff      	movs	r1, #255	; 0xff
 8004900:	0589      	lsls	r1, r1, #22
 8004902:	1c18      	adds	r0, r3, #0
 8004904:	f7fb fde8 	bl	80004d8 <__aeabi_fcmple>
 8004908:	1e03      	subs	r3, r0, #0
 800490a:	d006      	beq.n	800491a <testWaterSensorTask+0x2be>
	    sprintf(TOOL.LcdStr_row[0],D0_LED_RED_SANG_OK);
 800490c:	4a38      	ldr	r2, [pc, #224]	; (80049f0 <testWaterSensorTask+0x394>)
 800490e:	4b20      	ldr	r3, [pc, #128]	; (8004990 <testWaterSensorTask+0x334>)
 8004910:	0011      	movs	r1, r2
 8004912:	0018      	movs	r0, r3
 8004914:	f008 f88e 	bl	800ca34 <siprintf>
 8004918:	e01d      	b.n	8004956 <testWaterSensorTask+0x2fa>
	  else if(_LIMIT(curLedRedOff,4,6))//&&_LIMIT(curLedRedOn,15.6,19))
 800491a:	4b31      	ldr	r3, [pc, #196]	; (80049e0 <testWaterSensorTask+0x384>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2181      	movs	r1, #129	; 0x81
 8004920:	05c9      	lsls	r1, r1, #23
 8004922:	1c18      	adds	r0, r3, #0
 8004924:	f7fb fdec 	bl	8000500 <__aeabi_fcmpge>
 8004928:	1e03      	subs	r3, r0, #0
 800492a:	d00e      	beq.n	800494a <testWaterSensorTask+0x2ee>
 800492c:	4b2c      	ldr	r3, [pc, #176]	; (80049e0 <testWaterSensorTask+0x384>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	492a      	ldr	r1, [pc, #168]	; (80049dc <testWaterSensorTask+0x380>)
 8004932:	1c18      	adds	r0, r3, #0
 8004934:	f7fb fdd0 	bl	80004d8 <__aeabi_fcmple>
 8004938:	1e03      	subs	r3, r0, #0
 800493a:	d006      	beq.n	800494a <testWaterSensorTask+0x2ee>
	    sprintf(TOOL.LcdStr_row[0],D0_LED_RED_TAT_OK);
 800493c:	4a2d      	ldr	r2, [pc, #180]	; (80049f4 <testWaterSensorTask+0x398>)
 800493e:	4b14      	ldr	r3, [pc, #80]	; (8004990 <testWaterSensorTask+0x334>)
 8004940:	0011      	movs	r1, r2
 8004942:	0018      	movs	r0, r3
 8004944:	f008 f876 	bl	800ca34 <siprintf>
 8004948:	e005      	b.n	8004956 <testWaterSensorTask+0x2fa>
	  else {
	    sprintf(TOOL.LcdStr_row[0],D0_LED_RED_X_OK);
 800494a:	4a2b      	ldr	r2, [pc, #172]	; (80049f8 <testWaterSensorTask+0x39c>)
 800494c:	4b10      	ldr	r3, [pc, #64]	; (8004990 <testWaterSensorTask+0x334>)
 800494e:	0011      	movs	r1, r2
 8004950:	0018      	movs	r0, r3
 8004952:	f008 f86f 	bl	800ca34 <siprintf>
	  }

	  CapSS_Start(&CAPSENSOR[_CAPSS_ID_WATER], _SS_CALIB_BYTE);
 8004956:	4b29      	ldr	r3, [pc, #164]	; (80049fc <testWaterSensorTask+0x3a0>)
 8004958:	2160      	movs	r1, #96	; 0x60
 800495a:	0018      	movs	r0, r3
 800495c:	f7fe fc42 	bl	80031e4 <CapSS_Start>
	  timer_set(&_timeoutCheckCalib, 1500);
 8004960:	4a27      	ldr	r2, [pc, #156]	; (8004a00 <testWaterSensorTask+0x3a4>)
 8004962:	4b28      	ldr	r3, [pc, #160]	; (8004a04 <testWaterSensorTask+0x3a8>)
 8004964:	0011      	movs	r1, r2
 8004966:	0018      	movs	r0, r3
 8004968:	f7fe fb8e 	bl	8003088 <timer_set>
	  timer_restart(&_timeoutCheckState);
 800496c:	4b03      	ldr	r3, [pc, #12]	; (800497c <testWaterSensorTask+0x320>)
 800496e:	0018      	movs	r0, r3
 8004970:	f7fe fba2 	bl	80030b8 <timer_restart>
	  TOOL.state=_test_ledCalib;
 8004974:	4b02      	ldr	r3, [pc, #8]	; (8004980 <testWaterSensorTask+0x324>)
 8004976:	2203      	movs	r2, #3
 8004978:	701a      	strb	r2, [r3, #0]
	  return;
 800497a:	e100      	b.n	8004b7e <testWaterSensorTask+0x522>
 800497c:	20000380 	.word	0x20000380
 8004980:	20000348 	.word	0x20000348
 8004984:	20000340 	.word	0x20000340
 8004988:	0800f218 	.word	0x0800f218
 800498c:	0800ef38 	.word	0x0800ef38
 8004990:	2000034a 	.word	0x2000034a
 8004994:	9999999a 	.word	0x9999999a
 8004998:	3fd99999 	.word	0x3fd99999
 800499c:	0800ef4c 	.word	0x0800ef4c
 80049a0:	42480000 	.word	0x42480000
 80049a4:	200003f1 	.word	0x200003f1
 80049a8:	0800ef60 	.word	0x0800ef60
 80049ac:	0800ef74 	.word	0x0800ef74
 80049b0:	00000bb8 	.word	0x00000bb8
 80049b4:	20000390 	.word	0x20000390
 80049b8:	0800ef84 	.word	0x0800ef84
 80049bc:	000009c4 	.word	0x000009c4
 80049c0:	0800ef98 	.word	0x0800ef98
 80049c4:	200003f2 	.word	0x200003f2
 80049c8:	0800efac 	.word	0x0800efac
 80049cc:	41f00000 	.word	0x41f00000
 80049d0:	0800efc0 	.word	0x0800efc0
 80049d4:	0800efd4 	.word	0x0800efd4
 80049d8:	3fe99999 	.word	0x3fe99999
 80049dc:	40c00000 	.word	0x40c00000
 80049e0:	200003f4 	.word	0x200003f4
 80049e4:	41200000 	.word	0x41200000
 80049e8:	41a00000 	.word	0x41a00000
 80049ec:	200003f8 	.word	0x200003f8
 80049f0:	0800efe8 	.word	0x0800efe8
 80049f4:	0800eff8 	.word	0x0800eff8
 80049f8:	0800f008 	.word	0x0800f008
 80049fc:	20000200 	.word	0x20000200
 8004a00:	000005dc 	.word	0x000005dc
 8004a04:	200003a0 	.word	0x200003a0
      }
      break;

    case _test_ledCalib:
      if(timer_expired(&_timeoutCheckCalib)){
 8004a08:	4b5e      	ldr	r3, [pc, #376]	; (8004b84 <testWaterSensorTask+0x528>)
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f7fe fb66 	bl	80030dc <timer_expired>
 8004a10:	1e03      	subs	r3, r0, #0
 8004a12:	d100      	bne.n	8004a16 <testWaterSensorTask+0x3ba>
 8004a14:	e0b2      	b.n	8004b7c <testWaterSensorTask+0x520>
	  timer_stop(&_timeoutCheckCalib);
 8004a16:	4b5b      	ldr	r3, [pc, #364]	; (8004b84 <testWaterSensorTask+0x528>)
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7fe fb85 	bl	8003128 <timer_stop>
	  if(CAPSENSOR[_CAPSS_ID_WATER].connectStt==_PASS){
 8004a1e:	4b5a      	ldr	r3, [pc, #360]	; (8004b88 <testWaterSensorTask+0x52c>)
 8004a20:	789b      	ldrb	r3, [r3, #2]
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d109      	bne.n	8004a3c <testWaterSensorTask+0x3e0>
	      sprintf(TOOL.LcdStr_row[0],D0_CALIB_OK);
 8004a28:	4a58      	ldr	r2, [pc, #352]	; (8004b8c <testWaterSensorTask+0x530>)
 8004a2a:	4b59      	ldr	r3, [pc, #356]	; (8004b90 <testWaterSensorTask+0x534>)
 8004a2c:	0011      	movs	r1, r2
 8004a2e:	0018      	movs	r0, r3
 8004a30:	f008 f800 	bl	800ca34 <siprintf>
	      TOOL.state=_test_ledGreenOn;
 8004a34:	4b57      	ldr	r3, [pc, #348]	; (8004b94 <testWaterSensorTask+0x538>)
 8004a36:	2204      	movs	r2, #4
 8004a38:	701a      	strb	r2, [r3, #0]
	  }else if(CAPSENSOR[_CAPSS_ID_WATER].connectStt==_FAIL) {
	      sprintf(TOOL.LcdStr_row[0],D0_CALIB_LOI);
	      gotoFinished(_ERROR);
	  }
      }
      break;
 8004a3a:	e09f      	b.n	8004b7c <testWaterSensorTask+0x520>
	  }else if(CAPSENSOR[_CAPSS_ID_WATER].connectStt==_FAIL) {
 8004a3c:	4b52      	ldr	r3, [pc, #328]	; (8004b88 <testWaterSensorTask+0x52c>)
 8004a3e:	789b      	ldrb	r3, [r3, #2]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d000      	beq.n	8004a48 <testWaterSensorTask+0x3ec>
 8004a46:	e099      	b.n	8004b7c <testWaterSensorTask+0x520>
	      sprintf(TOOL.LcdStr_row[0],D0_CALIB_LOI);
 8004a48:	4a53      	ldr	r2, [pc, #332]	; (8004b98 <testWaterSensorTask+0x53c>)
 8004a4a:	4b51      	ldr	r3, [pc, #324]	; (8004b90 <testWaterSensorTask+0x534>)
 8004a4c:	0011      	movs	r1, r2
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f007 fff0 	bl	800ca34 <siprintf>
	      gotoFinished(_ERROR);
 8004a54:	2000      	movs	r0, #0
 8004a56:	f7ff fc8f 	bl	8004378 <gotoFinished>
      break;
 8004a5a:	e08f      	b.n	8004b7c <testWaterSensorTask+0x520>

    case _test_ledGreenOn:

      if(TOOL.lightStt == _PhotoCell_LedGreenOn){
 8004a5c:	4b4d      	ldr	r3, [pc, #308]	; (8004b94 <testWaterSensorTask+0x538>)
 8004a5e:	2233      	movs	r2, #51	; 0x33
 8004a60:	5c9b      	ldrb	r3, [r3, r2]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d11b      	bne.n	8004a9e <testWaterSensorTask+0x442>
	if(CAPSENSOR[0].logicStt == _LOW)
 8004a66:	4b48      	ldr	r3, [pc, #288]	; (8004b88 <testWaterSensorTask+0x52c>)
 8004a68:	78db      	ldrb	r3, [r3, #3]
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10f      	bne.n	8004a90 <testWaterSensorTask+0x434>
	{
	  sprintf(TOOL.LcdStr_row[0],D0_LEDGREEN_SANG);
 8004a70:	4a4a      	ldr	r2, [pc, #296]	; (8004b9c <testWaterSensorTask+0x540>)
 8004a72:	4b47      	ldr	r3, [pc, #284]	; (8004b90 <testWaterSensorTask+0x534>)
 8004a74:	0011      	movs	r1, r2
 8004a76:	0018      	movs	r0, r3
 8004a78:	f007 ffdc 	bl	800ca34 <siprintf>
	  TOOL.state=_test_ledGreenOff;
 8004a7c:	4b45      	ldr	r3, [pc, #276]	; (8004b94 <testWaterSensorTask+0x538>)
 8004a7e:	2205      	movs	r2, #5
 8004a80:	701a      	strb	r2, [r3, #0]
	  timer_set(&_timeoutCheckLedGreenOff,3500);
 8004a82:	4a47      	ldr	r2, [pc, #284]	; (8004ba0 <testWaterSensorTask+0x544>)
 8004a84:	4b47      	ldr	r3, [pc, #284]	; (8004ba4 <testWaterSensorTask+0x548>)
 8004a86:	0011      	movs	r1, r2
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f7fe fafd 	bl	8003088 <timer_set>
	  return;
 8004a8e:	e076      	b.n	8004b7e <testWaterSensorTask+0x522>
	}else
	  sprintf(TOOL.LcdStr_row[0],D0_DAYLOGIC_LUON1_LOI);
 8004a90:	4a45      	ldr	r2, [pc, #276]	; (8004ba8 <testWaterSensorTask+0x54c>)
 8004a92:	4b3f      	ldr	r3, [pc, #252]	; (8004b90 <testWaterSensorTask+0x534>)
 8004a94:	0011      	movs	r1, r2
 8004a96:	0018      	movs	r0, r3
 8004a98:	f007 ffcc 	bl	800ca34 <siprintf>
 8004a9c:	e005      	b.n	8004aaa <testWaterSensorTask+0x44e>
      }else
	sprintf(TOOL.LcdStr_row[0],D0_LEDGREEN_LUON0_LOI);
 8004a9e:	4a43      	ldr	r2, [pc, #268]	; (8004bac <testWaterSensorTask+0x550>)
 8004aa0:	4b3b      	ldr	r3, [pc, #236]	; (8004b90 <testWaterSensorTask+0x534>)
 8004aa2:	0011      	movs	r1, r2
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f007 ffc5 	bl	800ca34 <siprintf>

      gotoFinished(_ERROR);
 8004aaa:	2000      	movs	r0, #0
 8004aac:	f7ff fc64 	bl	8004378 <gotoFinished>
      break;
 8004ab0:	e065      	b.n	8004b7e <testWaterSensorTask+0x522>

    case _test_ledGreenOff:

      if(TOOL.lightStt == _PhotoCell_covered){
 8004ab2:	4b38      	ldr	r3, [pc, #224]	; (8004b94 <testWaterSensorTask+0x538>)
 8004ab4:	2233      	movs	r2, #51	; 0x33
 8004ab6:	5c9b      	ldrb	r3, [r3, r2]
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	d11c      	bne.n	8004af6 <testWaterSensorTask+0x49a>
	if(CAPSENSOR[0].logicStt){
 8004abc:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <testWaterSensorTask+0x52c>)
 8004abe:	78db      	ldrb	r3, [r3, #3]
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <testWaterSensorTask+0x47e>
	  sprintf(TOOL.LcdStr_row[0],D0_SENSOR_OK);
 8004ac6:	4a3a      	ldr	r2, [pc, #232]	; (8004bb0 <testWaterSensorTask+0x554>)
 8004ac8:	4b31      	ldr	r3, [pc, #196]	; (8004b90 <testWaterSensorTask+0x534>)
 8004aca:	0011      	movs	r1, r2
 8004acc:	0018      	movs	r0, r3
 8004ace:	f007 ffb1 	bl	800ca34 <siprintf>
	  gotoFinished(_SUCCESS);
 8004ad2:	2001      	movs	r0, #1
 8004ad4:	f7ff fc50 	bl	8004378 <gotoFinished>
	  return;
 8004ad8:	e051      	b.n	8004b7e <testWaterSensorTask+0x522>
	}else{
	  sprintf(TOOL.LcdStr_row[0],D0_DAYLOGIC_LUON0_LOI);
 8004ada:	4a36      	ldr	r2, [pc, #216]	; (8004bb4 <testWaterSensorTask+0x558>)
 8004adc:	4b2c      	ldr	r3, [pc, #176]	; (8004b90 <testWaterSensorTask+0x534>)
 8004ade:	0011      	movs	r1, r2
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f007 ffa7 	bl	800ca34 <siprintf>
	  timer_stop(&_timeoutCheckLedGreenOff);
 8004ae6:	4b2f      	ldr	r3, [pc, #188]	; (8004ba4 <testWaterSensorTask+0x548>)
 8004ae8:	0018      	movs	r0, r3
 8004aea:	f7fe fb1d 	bl	8003128 <timer_stop>
	  gotoFinished(_ERROR);
 8004aee:	2000      	movs	r0, #0
 8004af0:	f7ff fc42 	bl	8004378 <gotoFinished>
	  return;
 8004af4:	e043      	b.n	8004b7e <testWaterSensorTask+0x522>
	}
      }

      if(timer_expired(&_timeoutCheckLedGreenOff)){
 8004af6:	4b2b      	ldr	r3, [pc, #172]	; (8004ba4 <testWaterSensorTask+0x548>)
 8004af8:	0018      	movs	r0, r3
 8004afa:	f7fe faef 	bl	80030dc <timer_expired>
 8004afe:	1e03      	subs	r3, r0, #0
 8004b00:	d00d      	beq.n	8004b1e <testWaterSensorTask+0x4c2>
	sprintf(TOOL.LcdStr_row[0],D0_LEDGREEN_LUON1_LOI);
 8004b02:	4a2d      	ldr	r2, [pc, #180]	; (8004bb8 <testWaterSensorTask+0x55c>)
 8004b04:	4b22      	ldr	r3, [pc, #136]	; (8004b90 <testWaterSensorTask+0x534>)
 8004b06:	0011      	movs	r1, r2
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f007 ff93 	bl	800ca34 <siprintf>
	timer_stop(&_timeoutCheckLedGreenOff);
 8004b0e:	4b25      	ldr	r3, [pc, #148]	; (8004ba4 <testWaterSensorTask+0x548>)
 8004b10:	0018      	movs	r0, r3
 8004b12:	f7fe fb09 	bl	8003128 <timer_stop>
	gotoFinished(_ERROR);
 8004b16:	2000      	movs	r0, #0
 8004b18:	f7ff fc2e 	bl	8004378 <gotoFinished>
	return;
 8004b1c:	e02f      	b.n	8004b7e <testWaterSensorTask+0x522>
      }

    case _test_finished:
      TOOL.current = getCurrent_mA();
 8004b1e:	f7fe ff3d 	bl	800399c <getCurrent_mA>
 8004b22:	1c02      	adds	r2, r0, #0
 8004b24:	4b1b      	ldr	r3, [pc, #108]	; (8004b94 <testWaterSensorTask+0x538>)
 8004b26:	625a      	str	r2, [r3, #36]	; 0x24
      if(TOOL.current <= 0.4){
 8004b28:	4b1a      	ldr	r3, [pc, #104]	; (8004b94 <testWaterSensorTask+0x538>)
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	1c18      	adds	r0, r3, #0
 8004b2e:	f7fd fe55 	bl	80027dc <__aeabi_f2d>
 8004b32:	4a22      	ldr	r2, [pc, #136]	; (8004bbc <testWaterSensorTask+0x560>)
 8004b34:	4b22      	ldr	r3, [pc, #136]	; (8004bc0 <testWaterSensorTask+0x564>)
 8004b36:	f7fb fc95 	bl	8000464 <__aeabi_dcmple>
 8004b3a:	1e03      	subs	r3, r0, #0
 8004b3c:	d100      	bne.n	8004b40 <testWaterSensorTask+0x4e4>
	  timer_stop(&_timeoutCheckLedRed);
	  timer_stop(&_timeoutCheckCalib);
	  timer_stop(&_timeoutCheckLedGreenOff);
	  ledRedTog=0;
      }
      break;
 8004b3e:	e01e      	b.n	8004b7e <testWaterSensorTask+0x522>
	  TOOL.state=_test_null;
 8004b40:	4b14      	ldr	r3, [pc, #80]	; (8004b94 <testWaterSensorTask+0x538>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	701a      	strb	r2, [r3, #0]
	  OUTPUT_setOff(&_ctrlOutput[_BUZ],0);
 8004b46:	4b1f      	ldr	r3, [pc, #124]	; (8004bc4 <testWaterSensorTask+0x568>)
 8004b48:	2100      	movs	r1, #0
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	f7fe f882 	bl	8002c54 <OUTPUT_setOff>
	  timer_stop(&_timeoutCheckLedRed);
 8004b50:	4b1d      	ldr	r3, [pc, #116]	; (8004bc8 <testWaterSensorTask+0x56c>)
 8004b52:	0018      	movs	r0, r3
 8004b54:	f7fe fae8 	bl	8003128 <timer_stop>
	  timer_stop(&_timeoutCheckCalib);
 8004b58:	4b0a      	ldr	r3, [pc, #40]	; (8004b84 <testWaterSensorTask+0x528>)
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	f7fe fae4 	bl	8003128 <timer_stop>
	  timer_stop(&_timeoutCheckLedGreenOff);
 8004b60:	4b10      	ldr	r3, [pc, #64]	; (8004ba4 <testWaterSensorTask+0x548>)
 8004b62:	0018      	movs	r0, r3
 8004b64:	f7fe fae0 	bl	8003128 <timer_stop>
	  ledRedTog=0;
 8004b68:	4b18      	ldr	r3, [pc, #96]	; (8004bcc <testWaterSensorTask+0x570>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	701a      	strb	r2, [r3, #0]
      break;
 8004b6e:	e006      	b.n	8004b7e <testWaterSensorTask+0x522>
	return;
 8004b70:	46c0      	nop			; (mov r8, r8)
 8004b72:	e004      	b.n	8004b7e <testWaterSensorTask+0x522>
	return;
 8004b74:	46c0      	nop			; (mov r8, r8)
 8004b76:	e002      	b.n	8004b7e <testWaterSensorTask+0x522>
      break;
 8004b78:	46c0      	nop			; (mov r8, r8)
 8004b7a:	e000      	b.n	8004b7e <testWaterSensorTask+0x522>
      break;
 8004b7c:	46c0      	nop			; (mov r8, r8)
  }
}
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	46c0      	nop			; (mov r8, r8)
 8004b84:	200003a0 	.word	0x200003a0
 8004b88:	20000200 	.word	0x20000200
 8004b8c:	0800f018 	.word	0x0800f018
 8004b90:	2000034a 	.word	0x2000034a
 8004b94:	20000348 	.word	0x20000348
 8004b98:	0800f028 	.word	0x0800f028
 8004b9c:	0800f03c 	.word	0x0800f03c
 8004ba0:	00000dac 	.word	0x00000dac
 8004ba4:	200003b0 	.word	0x200003b0
 8004ba8:	0800f04c 	.word	0x0800f04c
 8004bac:	0800f05c 	.word	0x0800f05c
 8004bb0:	0800f070 	.word	0x0800f070
 8004bb4:	0800f080 	.word	0x0800f080
 8004bb8:	0800f090 	.word	0x0800f090
 8004bbc:	9999999a 	.word	0x9999999a
 8004bc0:	3fd99999 	.word	0x3fd99999
 8004bc4:	200002ec 	.word	0x200002ec
 8004bc8:	20000390 	.word	0x20000390
 8004bcc:	200003f2 	.word	0x200003f2

08004bd0 <testWaterSensorLoop>:

void testWaterSensorLoop(){
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  updateLcd();
 8004bd4:	f7ff fae8 	bl	80041a8 <updateLcd>
  updateIna219();
 8004bd8:	f7ff fb7c 	bl	80042d4 <updateIna219>
  updateKalmanADC();
 8004bdc:	f7ff fb9e 	bl	800431c <updateKalmanADC>
  CapSS_Task(&CAPSENSOR[0]);
 8004be0:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <testWaterSensorLoop+0x24>)
 8004be2:	0018      	movs	r0, r3
 8004be4:	f7fe fb26 	bl	8003234 <CapSS_Task>

  testWaterSensorTask();
 8004be8:	f7ff fd38 	bl	800465c <testWaterSensorTask>
}
 8004bec:	46c0      	nop			; (mov r8, r8)
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	46c0      	nop			; (mov r8, r8)
 8004bf4:	20000200 	.word	0x20000200

08004bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8004bfc:	f001 f9d4 	bl	8005fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004c00:	f000 f828 	bl	8004c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004c04:	f000 fbd8 	bl	80053b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8004c08:	f000 fbb8 	bl	800537c <MX_DMA_Init>
  MX_ADC1_Init();
 8004c0c:	f000 f880 	bl	8004d10 <MX_ADC1_Init>
  MX_TIM3_Init();
 8004c10:	f000 f97e 	bl	8004f10 <MX_TIM3_Init>
  MX_TIM6_Init();
 8004c14:	f000 fa38 	bl	8005088 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8004c18:	f000 fafa 	bl	8005210 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004c1c:	f000 fb46 	bl	80052ac <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 8004c20:	f000 fb78 	bl	8005314 <MX_USART4_UART_Init>
  MX_IWDG_Init();
 8004c24:	f000 f954 	bl	8004ed0 <MX_IWDG_Init>
  MX_USART1_UART_Init();
 8004c28:	f000 faa4 	bl	8005174 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8004c2c:	f000 f910 	bl	8004e50 <MX_I2C2_Init>
  MX_TIM7_Init();
 8004c30:	f000 fa64 	bl	80050fc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  testWaterSensorInit();
 8004c34:	f7ff fc1a 	bl	800446c <testWaterSensorInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_IWDG_Init(&hiwdg);
 8004c38:	4b05      	ldr	r3, [pc, #20]	; (8004c50 <main+0x58>)
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f004 f914 	bl	8008e68 <HAL_IWDG_Init>
  while (1)
  {
      HAL_IWDG_Refresh(&hiwdg);
 8004c40:	4b03      	ldr	r3, [pc, #12]	; (8004c50 <main+0x58>)
 8004c42:	0018      	movs	r0, r3
 8004c44:	f004 f962 	bl	8008f0c <HAL_IWDG_Refresh>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      testWaterSensorLoop();
 8004c48:	f7ff ffc2 	bl	8004bd0 <testWaterSensorLoop>
  {
 8004c4c:	e7f8      	b.n	8004c40 <main+0x48>
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	20000538 	.word	0x20000538

08004c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c54:	b590      	push	{r4, r7, lr}
 8004c56:	b093      	sub	sp, #76	; 0x4c
 8004c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c5a:	2414      	movs	r4, #20
 8004c5c:	193b      	adds	r3, r7, r4
 8004c5e:	0018      	movs	r0, r3
 8004c60:	2334      	movs	r3, #52	; 0x34
 8004c62:	001a      	movs	r2, r3
 8004c64:	2100      	movs	r1, #0
 8004c66:	f007 f97a 	bl	800bf5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c6a:	1d3b      	adds	r3, r7, #4
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	2310      	movs	r3, #16
 8004c70:	001a      	movs	r2, r3
 8004c72:	2100      	movs	r1, #0
 8004c74:	f007 f973 	bl	800bf5e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c78:	2380      	movs	r3, #128	; 0x80
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f004 f955 	bl	8008f2c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8004c82:	193b      	adds	r3, r7, r4
 8004c84:	220a      	movs	r2, #10
 8004c86:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004c88:	193b      	adds	r3, r7, r4
 8004c8a:	2280      	movs	r2, #128	; 0x80
 8004c8c:	0052      	lsls	r2, r2, #1
 8004c8e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8004c90:	0021      	movs	r1, r4
 8004c92:	187b      	adds	r3, r7, r1
 8004c94:	2200      	movs	r2, #0
 8004c96:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004c98:	187b      	adds	r3, r7, r1
 8004c9a:	2240      	movs	r2, #64	; 0x40
 8004c9c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004c9e:	187b      	adds	r3, r7, r1
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ca4:	187b      	adds	r3, r7, r1
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2202      	movs	r2, #2
 8004cae:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004cb0:	187b      	adds	r3, r7, r1
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8004cb6:	187b      	adds	r3, r7, r1
 8004cb8:	2208      	movs	r2, #8
 8004cba:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004cbc:	187b      	adds	r3, r7, r1
 8004cbe:	2280      	movs	r2, #128	; 0x80
 8004cc0:	0292      	lsls	r2, r2, #10
 8004cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004cc4:	187b      	adds	r3, r7, r1
 8004cc6:	2280      	movs	r2, #128	; 0x80
 8004cc8:	0592      	lsls	r2, r2, #22
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ccc:	187b      	adds	r3, r7, r1
 8004cce:	0018      	movs	r0, r3
 8004cd0:	f004 f978 	bl	8008fc4 <HAL_RCC_OscConfig>
 8004cd4:	1e03      	subs	r3, r0, #0
 8004cd6:	d001      	beq.n	8004cdc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8004cd8:	f000 fd04 	bl	80056e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004cdc:	1d3b      	adds	r3, r7, #4
 8004cde:	2207      	movs	r2, #7
 8004ce0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ce2:	1d3b      	adds	r3, r7, #4
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ce8:	1d3b      	adds	r3, r7, #4
 8004cea:	2200      	movs	r2, #0
 8004cec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004cf4:	1d3b      	adds	r3, r7, #4
 8004cf6:	2102      	movs	r1, #2
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	f004 fc73 	bl	80095e4 <HAL_RCC_ClockConfig>
 8004cfe:	1e03      	subs	r3, r0, #0
 8004d00:	d001      	beq.n	8004d06 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004d02:	f000 fcef 	bl	80056e4 <Error_Handler>
  }
}
 8004d06:	46c0      	nop			; (mov r8, r8)
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	b013      	add	sp, #76	; 0x4c
 8004d0c:	bd90      	pop	{r4, r7, pc}
	...

08004d10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004d16:	1d3b      	adds	r3, r7, #4
 8004d18:	0018      	movs	r0, r3
 8004d1a:	230c      	movs	r3, #12
 8004d1c:	001a      	movs	r2, r3
 8004d1e:	2100      	movs	r1, #0
 8004d20:	f007 f91d 	bl	800bf5e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004d24:	4b44      	ldr	r3, [pc, #272]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d26:	4a45      	ldr	r2, [pc, #276]	; (8004e3c <MX_ADC1_Init+0x12c>)
 8004d28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004d2a:	4b43      	ldr	r3, [pc, #268]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d2c:	2280      	movs	r2, #128	; 0x80
 8004d2e:	0312      	lsls	r2, r2, #12
 8004d30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004d32:	4b41      	ldr	r3, [pc, #260]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d38:	4b3f      	ldr	r3, [pc, #252]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004d3e:	4b3e      	ldr	r3, [pc, #248]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d40:	2280      	movs	r2, #128	; 0x80
 8004d42:	0392      	lsls	r2, r2, #14
 8004d44:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d46:	4b3c      	ldr	r3, [pc, #240]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d48:	2204      	movs	r2, #4
 8004d4a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004d4c:	4b3a      	ldr	r3, [pc, #232]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8004d52:	4b39      	ldr	r3, [pc, #228]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004d58:	4b37      	ldr	r3, [pc, #220]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 8004d5e:	4b36      	ldr	r3, [pc, #216]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d60:	2204      	movs	r2, #4
 8004d62:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d64:	4b34      	ldr	r3, [pc, #208]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004d6a:	4b33      	ldr	r3, [pc, #204]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004d70:	4b31      	ldr	r3, [pc, #196]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d72:	222c      	movs	r2, #44	; 0x2c
 8004d74:	2101      	movs	r1, #1
 8004d76:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004d78:	4b2f      	ldr	r3, [pc, #188]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8004d7e:	4b2e      	ldr	r3, [pc, #184]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d80:	2207      	movs	r2, #7
 8004d82:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8004d84:	4b2c      	ldr	r3, [pc, #176]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d86:	2207      	movs	r2, #7
 8004d88:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8004d8a:	4b2b      	ldr	r3, [pc, #172]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d8c:	223c      	movs	r2, #60	; 0x3c
 8004d8e:	2100      	movs	r1, #0
 8004d90:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004d92:	4b29      	ldr	r3, [pc, #164]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004d98:	4b27      	ldr	r3, [pc, #156]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f001 fb28 	bl	80063f0 <HAL_ADC_Init>
 8004da0:	1e03      	subs	r3, r0, #0
 8004da2:	d001      	beq.n	8004da8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004da4:	f000 fc9e 	bl	80056e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004da8:	1d3b      	adds	r3, r7, #4
 8004daa:	4a25      	ldr	r2, [pc, #148]	; (8004e40 <MX_ADC1_Init+0x130>)
 8004dac:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004dae:	1d3b      	adds	r3, r7, #4
 8004db0:	2200      	movs	r2, #0
 8004db2:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004db4:	1d3b      	adds	r3, r7, #4
 8004db6:	2200      	movs	r2, #0
 8004db8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004dba:	1d3a      	adds	r2, r7, #4
 8004dbc:	4b1e      	ldr	r3, [pc, #120]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004dbe:	0011      	movs	r1, r2
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f001 fe7b 	bl	8006abc <HAL_ADC_ConfigChannel>
 8004dc6:	1e03      	subs	r3, r0, #0
 8004dc8:	d001      	beq.n	8004dce <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8004dca:	f000 fc8b 	bl	80056e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004dce:	1d3b      	adds	r3, r7, #4
 8004dd0:	4a1c      	ldr	r2, [pc, #112]	; (8004e44 <MX_ADC1_Init+0x134>)
 8004dd2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004dd4:	1d3b      	adds	r3, r7, #4
 8004dd6:	2204      	movs	r2, #4
 8004dd8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004dda:	1d3a      	adds	r2, r7, #4
 8004ddc:	4b16      	ldr	r3, [pc, #88]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004dde:	0011      	movs	r1, r2
 8004de0:	0018      	movs	r0, r3
 8004de2:	f001 fe6b 	bl	8006abc <HAL_ADC_ConfigChannel>
 8004de6:	1e03      	subs	r3, r0, #0
 8004de8:	d001      	beq.n	8004dee <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004dea:	f000 fc7b 	bl	80056e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004dee:	1d3b      	adds	r3, r7, #4
 8004df0:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <MX_ADC1_Init+0x138>)
 8004df2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004df4:	1d3b      	adds	r3, r7, #4
 8004df6:	2208      	movs	r2, #8
 8004df8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004dfa:	1d3a      	adds	r2, r7, #4
 8004dfc:	4b0e      	ldr	r3, [pc, #56]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004dfe:	0011      	movs	r1, r2
 8004e00:	0018      	movs	r0, r3
 8004e02:	f001 fe5b 	bl	8006abc <HAL_ADC_ConfigChannel>
 8004e06:	1e03      	subs	r3, r0, #0
 8004e08:	d001      	beq.n	8004e0e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8004e0a:	f000 fc6b 	bl	80056e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004e0e:	1d3b      	adds	r3, r7, #4
 8004e10:	4a0e      	ldr	r2, [pc, #56]	; (8004e4c <MX_ADC1_Init+0x13c>)
 8004e12:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8004e14:	1d3b      	adds	r3, r7, #4
 8004e16:	220c      	movs	r2, #12
 8004e18:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e1a:	1d3a      	adds	r2, r7, #4
 8004e1c:	4b06      	ldr	r3, [pc, #24]	; (8004e38 <MX_ADC1_Init+0x128>)
 8004e1e:	0011      	movs	r1, r2
 8004e20:	0018      	movs	r0, r3
 8004e22:	f001 fe4b 	bl	8006abc <HAL_ADC_ConfigChannel>
 8004e26:	1e03      	subs	r3, r0, #0
 8004e28:	d001      	beq.n	8004e2e <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8004e2a:	f000 fc5b 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	46bd      	mov	sp, r7
 8004e32:	b004      	add	sp, #16
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	46c0      	nop			; (mov r8, r8)
 8004e38:	20000424 	.word	0x20000424
 8004e3c:	40012400 	.word	0x40012400
 8004e40:	08000004 	.word	0x08000004
 8004e44:	0c000008 	.word	0x0c000008
 8004e48:	10000010 	.word	0x10000010
 8004e4c:	14000020 	.word	0x14000020

08004e50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004e54:	4b1b      	ldr	r3, [pc, #108]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e56:	4a1c      	ldr	r2, [pc, #112]	; (8004ec8 <MX_I2C2_Init+0x78>)
 8004e58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 8004e5a:	4b1a      	ldr	r3, [pc, #104]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e5c:	4a1b      	ldr	r2, [pc, #108]	; (8004ecc <MX_I2C2_Init+0x7c>)
 8004e5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004e60:	4b18      	ldr	r3, [pc, #96]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e66:	4b17      	ldr	r3, [pc, #92]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e6c:	4b15      	ldr	r3, [pc, #84]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004e72:	4b14      	ldr	r3, [pc, #80]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004e78:	4b12      	ldr	r3, [pc, #72]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e7e:	4b11      	ldr	r3, [pc, #68]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e84:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004e8a:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f003 f877 	bl	8007f80 <HAL_I2C_Init>
 8004e92:	1e03      	subs	r3, r0, #0
 8004e94:	d001      	beq.n	8004e9a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8004e96:	f000 fc25 	bl	80056e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004e9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f003 ff4a 	bl	8008d38 <HAL_I2CEx_ConfigAnalogFilter>
 8004ea4:	1e03      	subs	r3, r0, #0
 8004ea6:	d001      	beq.n	8004eac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004ea8:	f000 fc1c 	bl	80056e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004eac:	4b05      	ldr	r3, [pc, #20]	; (8004ec4 <MX_I2C2_Init+0x74>)
 8004eae:	2100      	movs	r1, #0
 8004eb0:	0018      	movs	r0, r3
 8004eb2:	f003 ff8d 	bl	8008dd0 <HAL_I2CEx_ConfigDigitalFilter>
 8004eb6:	1e03      	subs	r3, r0, #0
 8004eb8:	d001      	beq.n	8004ebe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004eba:	f000 fc13 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	200004e4 	.word	0x200004e4
 8004ec8:	40005800 	.word	0x40005800
 8004ecc:	10707dbc 	.word	0x10707dbc

08004ed0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8004ed4:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <MX_IWDG_Init+0x34>)
 8004ed6:	4a0c      	ldr	r2, [pc, #48]	; (8004f08 <MX_IWDG_Init+0x38>)
 8004ed8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8004eda:	4b0a      	ldr	r3, [pc, #40]	; (8004f04 <MX_IWDG_Init+0x34>)
 8004edc:	2203      	movs	r2, #3
 8004ede:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8004ee0:	4b08      	ldr	r3, [pc, #32]	; (8004f04 <MX_IWDG_Init+0x34>)
 8004ee2:	4a0a      	ldr	r2, [pc, #40]	; (8004f0c <MX_IWDG_Init+0x3c>)
 8004ee4:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8004ee6:	4b07      	ldr	r3, [pc, #28]	; (8004f04 <MX_IWDG_Init+0x34>)
 8004ee8:	4a08      	ldr	r2, [pc, #32]	; (8004f0c <MX_IWDG_Init+0x3c>)
 8004eea:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004eec:	4b05      	ldr	r3, [pc, #20]	; (8004f04 <MX_IWDG_Init+0x34>)
 8004eee:	0018      	movs	r0, r3
 8004ef0:	f003 ffba 	bl	8008e68 <HAL_IWDG_Init>
 8004ef4:	1e03      	subs	r3, r0, #0
 8004ef6:	d001      	beq.n	8004efc <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8004ef8:	f000 fbf4 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8004efc:	46c0      	nop			; (mov r8, r8)
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	20000538 	.word	0x20000538
 8004f08:	40003000 	.word	0x40003000
 8004f0c:	00000fff 	.word	0x00000fff

08004f10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08e      	sub	sp, #56	; 0x38
 8004f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f16:	2328      	movs	r3, #40	; 0x28
 8004f18:	18fb      	adds	r3, r7, r3
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	2310      	movs	r3, #16
 8004f1e:	001a      	movs	r2, r3
 8004f20:	2100      	movs	r1, #0
 8004f22:	f007 f81c 	bl	800bf5e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f26:	231c      	movs	r3, #28
 8004f28:	18fb      	adds	r3, r7, r3
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	230c      	movs	r3, #12
 8004f2e:	001a      	movs	r2, r3
 8004f30:	2100      	movs	r1, #0
 8004f32:	f007 f814 	bl	800bf5e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f36:	003b      	movs	r3, r7
 8004f38:	0018      	movs	r0, r3
 8004f3a:	231c      	movs	r3, #28
 8004f3c:	001a      	movs	r2, r3
 8004f3e:	2100      	movs	r1, #0
 8004f40:	f007 f80d 	bl	800bf5e <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004f44:	4b4c      	ldr	r3, [pc, #304]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f46:	4a4d      	ldr	r2, [pc, #308]	; (800507c <MX_TIM3_Init+0x16c>)
 8004f48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5;
 8004f4a:	4b4b      	ldr	r3, [pc, #300]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f4c:	2205      	movs	r2, #5
 8004f4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f50:	4b49      	ldr	r3, [pc, #292]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 38000;
 8004f56:	4b48      	ldr	r3, [pc, #288]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f58:	4a49      	ldr	r2, [pc, #292]	; (8005080 <MX_TIM3_Init+0x170>)
 8004f5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f5c:	4b46      	ldr	r3, [pc, #280]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004f62:	4b45      	ldr	r3, [pc, #276]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f64:	2280      	movs	r2, #128	; 0x80
 8004f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004f68:	4b43      	ldr	r3, [pc, #268]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f004 fe18 	bl	8009ba0 <HAL_TIM_Base_Init>
 8004f70:	1e03      	subs	r3, r0, #0
 8004f72:	d001      	beq.n	8004f78 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004f74:	f000 fbb6 	bl	80056e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f78:	2128      	movs	r1, #40	; 0x28
 8004f7a:	187b      	adds	r3, r7, r1
 8004f7c:	2280      	movs	r2, #128	; 0x80
 8004f7e:	0152      	lsls	r2, r2, #5
 8004f80:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004f82:	187a      	adds	r2, r7, r1
 8004f84:	4b3c      	ldr	r3, [pc, #240]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f86:	0011      	movs	r1, r2
 8004f88:	0018      	movs	r0, r3
 8004f8a:	f005 f977 	bl	800a27c <HAL_TIM_ConfigClockSource>
 8004f8e:	1e03      	subs	r3, r0, #0
 8004f90:	d001      	beq.n	8004f96 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8004f92:	f000 fba7 	bl	80056e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004f96:	4b38      	ldr	r3, [pc, #224]	; (8005078 <MX_TIM3_Init+0x168>)
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f004 fedd 	bl	8009d58 <HAL_TIM_PWM_Init>
 8004f9e:	1e03      	subs	r3, r0, #0
 8004fa0:	d001      	beq.n	8004fa6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8004fa2:	f000 fb9f 	bl	80056e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fa6:	211c      	movs	r1, #28
 8004fa8:	187b      	adds	r3, r7, r1
 8004faa:	2200      	movs	r2, #0
 8004fac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fae:	187b      	adds	r3, r7, r1
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004fb4:	187a      	adds	r2, r7, r1
 8004fb6:	4b30      	ldr	r3, [pc, #192]	; (8005078 <MX_TIM3_Init+0x168>)
 8004fb8:	0011      	movs	r1, r2
 8004fba:	0018      	movs	r0, r3
 8004fbc:	f005 fe2a 	bl	800ac14 <HAL_TIMEx_MasterConfigSynchronization>
 8004fc0:	1e03      	subs	r3, r0, #0
 8004fc2:	d001      	beq.n	8004fc8 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8004fc4:	f000 fb8e 	bl	80056e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004fc8:	003b      	movs	r3, r7
 8004fca:	2260      	movs	r2, #96	; 0x60
 8004fcc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004fce:	003b      	movs	r3, r7
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8004fd4:	003b      	movs	r3, r7
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004fda:	003b      	movs	r3, r7
 8004fdc:	2204      	movs	r2, #4
 8004fde:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004fe0:	0039      	movs	r1, r7
 8004fe2:	4b25      	ldr	r3, [pc, #148]	; (8005078 <MX_TIM3_Init+0x168>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f005 f848 	bl	800a07c <HAL_TIM_PWM_ConfigChannel>
 8004fec:	1e03      	subs	r3, r0, #0
 8004fee:	d001      	beq.n	8004ff4 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8004ff0:	f000 fb78 	bl	80056e4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8004ff4:	4b20      	ldr	r3, [pc, #128]	; (8005078 <MX_TIM3_Init+0x168>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699a      	ldr	r2, [r3, #24]
 8004ffa:	4b1f      	ldr	r3, [pc, #124]	; (8005078 <MX_TIM3_Init+0x168>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2108      	movs	r1, #8
 8005000:	438a      	bics	r2, r1
 8005002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005004:	0039      	movs	r1, r7
 8005006:	4b1c      	ldr	r3, [pc, #112]	; (8005078 <MX_TIM3_Init+0x168>)
 8005008:	2204      	movs	r2, #4
 800500a:	0018      	movs	r0, r3
 800500c:	f005 f836 	bl	800a07c <HAL_TIM_PWM_ConfigChannel>
 8005010:	1e03      	subs	r3, r0, #0
 8005012:	d001      	beq.n	8005018 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 8005014:	f000 fb66 	bl	80056e4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
 8005018:	4b17      	ldr	r3, [pc, #92]	; (8005078 <MX_TIM3_Init+0x168>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	4b16      	ldr	r3, [pc, #88]	; (8005078 <MX_TIM3_Init+0x168>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4918      	ldr	r1, [pc, #96]	; (8005084 <MX_TIM3_Init+0x174>)
 8005024:	400a      	ands	r2, r1
 8005026:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005028:	0039      	movs	r1, r7
 800502a:	4b13      	ldr	r3, [pc, #76]	; (8005078 <MX_TIM3_Init+0x168>)
 800502c:	2208      	movs	r2, #8
 800502e:	0018      	movs	r0, r3
 8005030:	f005 f824 	bl	800a07c <HAL_TIM_PWM_ConfigChannel>
 8005034:	1e03      	subs	r3, r0, #0
 8005036:	d001      	beq.n	800503c <MX_TIM3_Init+0x12c>
  {
    Error_Handler();
 8005038:	f000 fb54 	bl	80056e4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
 800503c:	4b0e      	ldr	r3, [pc, #56]	; (8005078 <MX_TIM3_Init+0x168>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	69da      	ldr	r2, [r3, #28]
 8005042:	4b0d      	ldr	r3, [pc, #52]	; (8005078 <MX_TIM3_Init+0x168>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2108      	movs	r1, #8
 8005048:	438a      	bics	r2, r1
 800504a:	61da      	str	r2, [r3, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800504c:	003b      	movs	r3, r7
 800504e:	2200      	movs	r2, #0
 8005050:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005052:	0039      	movs	r1, r7
 8005054:	4b08      	ldr	r3, [pc, #32]	; (8005078 <MX_TIM3_Init+0x168>)
 8005056:	220c      	movs	r2, #12
 8005058:	0018      	movs	r0, r3
 800505a:	f005 f80f 	bl	800a07c <HAL_TIM_PWM_ConfigChannel>
 800505e:	1e03      	subs	r3, r0, #0
 8005060:	d001      	beq.n	8005066 <MX_TIM3_Init+0x156>
  {
    Error_Handler();
 8005062:	f000 fb3f 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005066:	4b04      	ldr	r3, [pc, #16]	; (8005078 <MX_TIM3_Init+0x168>)
 8005068:	0018      	movs	r0, r3
 800506a:	f000 fc9d 	bl	80059a8 <HAL_TIM_MspPostInit>

}
 800506e:	46c0      	nop			; (mov r8, r8)
 8005070:	46bd      	mov	sp, r7
 8005072:	b00e      	add	sp, #56	; 0x38
 8005074:	bd80      	pop	{r7, pc}
 8005076:	46c0      	nop			; (mov r8, r8)
 8005078:	20000548 	.word	0x20000548
 800507c:	40000400 	.word	0x40000400
 8005080:	00009470 	.word	0x00009470
 8005084:	fffff7ff 	.word	0xfffff7ff

08005088 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	0018      	movs	r0, r3
 8005092:	230c      	movs	r3, #12
 8005094:	001a      	movs	r2, r3
 8005096:	2100      	movs	r1, #0
 8005098:	f006 ff61 	bl	800bf5e <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800509c:	4b15      	ldr	r3, [pc, #84]	; (80050f4 <MX_TIM6_Init+0x6c>)
 800509e:	4a16      	ldr	r2, [pc, #88]	; (80050f8 <MX_TIM6_Init+0x70>)
 80050a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64;
 80050a2:	4b14      	ldr	r3, [pc, #80]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050a4:	2240      	movs	r2, #64	; 0x40
 80050a6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050a8:	4b12      	ldr	r3, [pc, #72]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 104;
 80050ae:	4b11      	ldr	r3, [pc, #68]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050b0:	2268      	movs	r2, #104	; 0x68
 80050b2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050b4:	4b0f      	ldr	r3, [pc, #60]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80050ba:	4b0e      	ldr	r3, [pc, #56]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050bc:	0018      	movs	r0, r3
 80050be:	f004 fd6f 	bl	8009ba0 <HAL_TIM_Base_Init>
 80050c2:	1e03      	subs	r3, r0, #0
 80050c4:	d001      	beq.n	80050ca <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80050c6:	f000 fb0d 	bl	80056e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050ca:	1d3b      	adds	r3, r7, #4
 80050cc:	2200      	movs	r2, #0
 80050ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050d0:	1d3b      	adds	r3, r7, #4
 80050d2:	2200      	movs	r2, #0
 80050d4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80050d6:	1d3a      	adds	r2, r7, #4
 80050d8:	4b06      	ldr	r3, [pc, #24]	; (80050f4 <MX_TIM6_Init+0x6c>)
 80050da:	0011      	movs	r1, r2
 80050dc:	0018      	movs	r0, r3
 80050de:	f005 fd99 	bl	800ac14 <HAL_TIMEx_MasterConfigSynchronization>
 80050e2:	1e03      	subs	r3, r0, #0
 80050e4:	d001      	beq.n	80050ea <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80050e6:	f000 fafd 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80050ea:	46c0      	nop			; (mov r8, r8)
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b004      	add	sp, #16
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	20000594 	.word	0x20000594
 80050f8:	40001000 	.word	0x40001000

080050fc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005102:	1d3b      	adds	r3, r7, #4
 8005104:	0018      	movs	r0, r3
 8005106:	230c      	movs	r3, #12
 8005108:	001a      	movs	r2, r3
 800510a:	2100      	movs	r1, #0
 800510c:	f006 ff27 	bl	800bf5e <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005110:	4b15      	ldr	r3, [pc, #84]	; (8005168 <MX_TIM7_Init+0x6c>)
 8005112:	4a16      	ldr	r2, [pc, #88]	; (800516c <MX_TIM7_Init+0x70>)
 8005114:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 64;
 8005116:	4b14      	ldr	r3, [pc, #80]	; (8005168 <MX_TIM7_Init+0x6c>)
 8005118:	2240      	movs	r2, #64	; 0x40
 800511a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800511c:	4b12      	ldr	r3, [pc, #72]	; (8005168 <MX_TIM7_Init+0x6c>)
 800511e:	2200      	movs	r2, #0
 8005120:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8005122:	4b11      	ldr	r3, [pc, #68]	; (8005168 <MX_TIM7_Init+0x6c>)
 8005124:	4a12      	ldr	r2, [pc, #72]	; (8005170 <MX_TIM7_Init+0x74>)
 8005126:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005128:	4b0f      	ldr	r3, [pc, #60]	; (8005168 <MX_TIM7_Init+0x6c>)
 800512a:	2280      	movs	r2, #128	; 0x80
 800512c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800512e:	4b0e      	ldr	r3, [pc, #56]	; (8005168 <MX_TIM7_Init+0x6c>)
 8005130:	0018      	movs	r0, r3
 8005132:	f004 fd35 	bl	8009ba0 <HAL_TIM_Base_Init>
 8005136:	1e03      	subs	r3, r0, #0
 8005138:	d001      	beq.n	800513e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800513a:	f000 fad3 	bl	80056e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800513e:	1d3b      	adds	r3, r7, #4
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005144:	1d3b      	adds	r3, r7, #4
 8005146:	2200      	movs	r2, #0
 8005148:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800514a:	1d3a      	adds	r2, r7, #4
 800514c:	4b06      	ldr	r3, [pc, #24]	; (8005168 <MX_TIM7_Init+0x6c>)
 800514e:	0011      	movs	r1, r2
 8005150:	0018      	movs	r0, r3
 8005152:	f005 fd5f 	bl	800ac14 <HAL_TIMEx_MasterConfigSynchronization>
 8005156:	1e03      	subs	r3, r0, #0
 8005158:	d001      	beq.n	800515e <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 800515a:	f000 fac3 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800515e:	46c0      	nop			; (mov r8, r8)
 8005160:	46bd      	mov	sp, r7
 8005162:	b004      	add	sp, #16
 8005164:	bd80      	pop	{r7, pc}
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	200005e0 	.word	0x200005e0
 800516c:	40001400 	.word	0x40001400
 8005170:	000003e7 	.word	0x000003e7

08005174 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005178:	4b23      	ldr	r3, [pc, #140]	; (8005208 <MX_USART1_UART_Init+0x94>)
 800517a:	4a24      	ldr	r2, [pc, #144]	; (800520c <MX_USART1_UART_Init+0x98>)
 800517c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800517e:	4b22      	ldr	r3, [pc, #136]	; (8005208 <MX_USART1_UART_Init+0x94>)
 8005180:	22e1      	movs	r2, #225	; 0xe1
 8005182:	0252      	lsls	r2, r2, #9
 8005184:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005186:	4b20      	ldr	r3, [pc, #128]	; (8005208 <MX_USART1_UART_Init+0x94>)
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800518c:	4b1e      	ldr	r3, [pc, #120]	; (8005208 <MX_USART1_UART_Init+0x94>)
 800518e:	2200      	movs	r2, #0
 8005190:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005192:	4b1d      	ldr	r3, [pc, #116]	; (8005208 <MX_USART1_UART_Init+0x94>)
 8005194:	2200      	movs	r2, #0
 8005196:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005198:	4b1b      	ldr	r3, [pc, #108]	; (8005208 <MX_USART1_UART_Init+0x94>)
 800519a:	220c      	movs	r2, #12
 800519c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800519e:	4b1a      	ldr	r3, [pc, #104]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80051a4:	4b18      	ldr	r3, [pc, #96]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80051aa:	4b17      	ldr	r3, [pc, #92]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80051b0:	4b15      	ldr	r3, [pc, #84]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051b6:	4b14      	ldr	r3, [pc, #80]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80051bc:	4b12      	ldr	r3, [pc, #72]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051be:	0018      	movs	r0, r3
 80051c0:	f005 fda8 	bl	800ad14 <HAL_UART_Init>
 80051c4:	1e03      	subs	r3, r0, #0
 80051c6:	d001      	beq.n	80051cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80051c8:	f000 fa8c 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051cc:	4b0e      	ldr	r3, [pc, #56]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051ce:	2100      	movs	r1, #0
 80051d0:	0018      	movs	r0, r3
 80051d2:	f006 fd99 	bl	800bd08 <HAL_UARTEx_SetTxFifoThreshold>
 80051d6:	1e03      	subs	r3, r0, #0
 80051d8:	d001      	beq.n	80051de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80051da:	f000 fa83 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051de:	4b0a      	ldr	r3, [pc, #40]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051e0:	2100      	movs	r1, #0
 80051e2:	0018      	movs	r0, r3
 80051e4:	f006 fdd0 	bl	800bd88 <HAL_UARTEx_SetRxFifoThreshold>
 80051e8:	1e03      	subs	r3, r0, #0
 80051ea:	d001      	beq.n	80051f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80051ec:	f000 fa7a 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80051f0:	4b05      	ldr	r3, [pc, #20]	; (8005208 <MX_USART1_UART_Init+0x94>)
 80051f2:	0018      	movs	r0, r3
 80051f4:	f006 fd4e 	bl	800bc94 <HAL_UARTEx_DisableFifoMode>
 80051f8:	1e03      	subs	r3, r0, #0
 80051fa:	d001      	beq.n	8005200 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80051fc:	f000 fa72 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005200:	46c0      	nop			; (mov r8, r8)
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	2000062c 	.word	0x2000062c
 800520c:	40013800 	.word	0x40013800

08005210 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005214:	4b23      	ldr	r3, [pc, #140]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005216:	4a24      	ldr	r2, [pc, #144]	; (80052a8 <MX_USART2_UART_Init+0x98>)
 8005218:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800521a:	4b22      	ldr	r3, [pc, #136]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800521c:	2296      	movs	r2, #150	; 0x96
 800521e:	0192      	lsls	r2, r2, #6
 8005220:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005222:	4b20      	ldr	r3, [pc, #128]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005224:	2200      	movs	r2, #0
 8005226:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005228:	4b1e      	ldr	r3, [pc, #120]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800522a:	2200      	movs	r2, #0
 800522c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800522e:	4b1d      	ldr	r3, [pc, #116]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005230:	2200      	movs	r2, #0
 8005232:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005234:	4b1b      	ldr	r3, [pc, #108]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005236:	220c      	movs	r2, #12
 8005238:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800523a:	4b1a      	ldr	r3, [pc, #104]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800523c:	2200      	movs	r2, #0
 800523e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005240:	4b18      	ldr	r3, [pc, #96]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005242:	2200      	movs	r2, #0
 8005244:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005246:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005248:	2200      	movs	r2, #0
 800524a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800524c:	4b15      	ldr	r3, [pc, #84]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800524e:	2200      	movs	r2, #0
 8005250:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005252:	4b14      	ldr	r3, [pc, #80]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 8005254:	2200      	movs	r2, #0
 8005256:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005258:	4b12      	ldr	r3, [pc, #72]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800525a:	0018      	movs	r0, r3
 800525c:	f005 fd5a 	bl	800ad14 <HAL_UART_Init>
 8005260:	1e03      	subs	r3, r0, #0
 8005262:	d001      	beq.n	8005268 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005264:	f000 fa3e 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005268:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800526a:	2100      	movs	r1, #0
 800526c:	0018      	movs	r0, r3
 800526e:	f006 fd4b 	bl	800bd08 <HAL_UARTEx_SetTxFifoThreshold>
 8005272:	1e03      	subs	r3, r0, #0
 8005274:	d001      	beq.n	800527a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005276:	f000 fa35 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800527a:	4b0a      	ldr	r3, [pc, #40]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800527c:	2100      	movs	r1, #0
 800527e:	0018      	movs	r0, r3
 8005280:	f006 fd82 	bl	800bd88 <HAL_UARTEx_SetRxFifoThreshold>
 8005284:	1e03      	subs	r3, r0, #0
 8005286:	d001      	beq.n	800528c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005288:	f000 fa2c 	bl	80056e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800528c:	4b05      	ldr	r3, [pc, #20]	; (80052a4 <MX_USART2_UART_Init+0x94>)
 800528e:	0018      	movs	r0, r3
 8005290:	f006 fd00 	bl	800bc94 <HAL_UARTEx_DisableFifoMode>
 8005294:	1e03      	subs	r3, r0, #0
 8005296:	d001      	beq.n	800529c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005298:	f000 fa24 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800529c:	46c0      	nop			; (mov r8, r8)
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	46c0      	nop			; (mov r8, r8)
 80052a4:	200006c0 	.word	0x200006c0
 80052a8:	40004400 	.word	0x40004400

080052ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80052b0:	4b16      	ldr	r3, [pc, #88]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052b2:	4a17      	ldr	r2, [pc, #92]	; (8005310 <MX_USART3_UART_Init+0x64>)
 80052b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80052b6:	4b15      	ldr	r3, [pc, #84]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052b8:	2296      	movs	r2, #150	; 0x96
 80052ba:	0192      	lsls	r2, r2, #6
 80052bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80052be:	4b13      	ldr	r3, [pc, #76]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80052c4:	4b11      	ldr	r3, [pc, #68]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80052ca:	4b10      	ldr	r3, [pc, #64]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80052d0:	4b0e      	ldr	r3, [pc, #56]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052d2:	220c      	movs	r2, #12
 80052d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052d6:	4b0d      	ldr	r3, [pc, #52]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052d8:	2200      	movs	r2, #0
 80052da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80052dc:	4b0b      	ldr	r3, [pc, #44]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052de:	2200      	movs	r2, #0
 80052e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052e2:	4b0a      	ldr	r3, [pc, #40]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052e8:	4b08      	ldr	r3, [pc, #32]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052ee:	4b07      	ldr	r3, [pc, #28]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80052f4:	4b05      	ldr	r3, [pc, #20]	; (800530c <MX_USART3_UART_Init+0x60>)
 80052f6:	0018      	movs	r0, r3
 80052f8:	f005 fd0c 	bl	800ad14 <HAL_UART_Init>
 80052fc:	1e03      	subs	r3, r0, #0
 80052fe:	d001      	beq.n	8005304 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005300:	f000 f9f0 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005304:	46c0      	nop			; (mov r8, r8)
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	46c0      	nop			; (mov r8, r8)
 800530c:	20000754 	.word	0x20000754
 8005310:	40004800 	.word	0x40004800

08005314 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8005318:	4b16      	ldr	r3, [pc, #88]	; (8005374 <MX_USART4_UART_Init+0x60>)
 800531a:	4a17      	ldr	r2, [pc, #92]	; (8005378 <MX_USART4_UART_Init+0x64>)
 800531c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800531e:	4b15      	ldr	r3, [pc, #84]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005320:	2296      	movs	r2, #150	; 0x96
 8005322:	0192      	lsls	r2, r2, #6
 8005324:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005326:	4b13      	ldr	r3, [pc, #76]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005328:	2200      	movs	r2, #0
 800532a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800532c:	4b11      	ldr	r3, [pc, #68]	; (8005374 <MX_USART4_UART_Init+0x60>)
 800532e:	2200      	movs	r2, #0
 8005330:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005332:	4b10      	ldr	r3, [pc, #64]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005334:	2200      	movs	r2, #0
 8005336:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005338:	4b0e      	ldr	r3, [pc, #56]	; (8005374 <MX_USART4_UART_Init+0x60>)
 800533a:	220c      	movs	r2, #12
 800533c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800533e:	4b0d      	ldr	r3, [pc, #52]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005340:	2200      	movs	r2, #0
 8005342:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005344:	4b0b      	ldr	r3, [pc, #44]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005346:	2200      	movs	r2, #0
 8005348:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800534a:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <MX_USART4_UART_Init+0x60>)
 800534c:	2200      	movs	r2, #0
 800534e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005350:	4b08      	ldr	r3, [pc, #32]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005352:	2200      	movs	r2, #0
 8005354:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005356:	4b07      	ldr	r3, [pc, #28]	; (8005374 <MX_USART4_UART_Init+0x60>)
 8005358:	2200      	movs	r2, #0
 800535a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800535c:	4b05      	ldr	r3, [pc, #20]	; (8005374 <MX_USART4_UART_Init+0x60>)
 800535e:	0018      	movs	r0, r3
 8005360:	f005 fcd8 	bl	800ad14 <HAL_UART_Init>
 8005364:	1e03      	subs	r3, r0, #0
 8005366:	d001      	beq.n	800536c <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8005368:	f000 f9bc 	bl	80056e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800536c:	46c0      	nop			; (mov r8, r8)
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	46c0      	nop			; (mov r8, r8)
 8005374:	200007e8 	.word	0x200007e8
 8005378:	40004c00 	.word	0x40004c00

0800537c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005382:	4b0c      	ldr	r3, [pc, #48]	; (80053b4 <MX_DMA_Init+0x38>)
 8005384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005386:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <MX_DMA_Init+0x38>)
 8005388:	2101      	movs	r1, #1
 800538a:	430a      	orrs	r2, r1
 800538c:	639a      	str	r2, [r3, #56]	; 0x38
 800538e:	4b09      	ldr	r3, [pc, #36]	; (80053b4 <MX_DMA_Init+0x38>)
 8005390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005392:	2201      	movs	r2, #1
 8005394:	4013      	ands	r3, r2
 8005396:	607b      	str	r3, [r7, #4]
 8005398:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800539a:	2200      	movs	r2, #0
 800539c:	2100      	movs	r1, #0
 800539e:	2009      	movs	r0, #9
 80053a0:	f002 f8f8 	bl	8007594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80053a4:	2009      	movs	r0, #9
 80053a6:	f002 f90a 	bl	80075be <HAL_NVIC_EnableIRQ>

}
 80053aa:	46c0      	nop			; (mov r8, r8)
 80053ac:	46bd      	mov	sp, r7
 80053ae:	b002      	add	sp, #8
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	40021000 	.word	0x40021000

080053b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053b8:	b590      	push	{r4, r7, lr}
 80053ba:	b08b      	sub	sp, #44	; 0x2c
 80053bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053be:	2414      	movs	r4, #20
 80053c0:	193b      	adds	r3, r7, r4
 80053c2:	0018      	movs	r0, r3
 80053c4:	2314      	movs	r3, #20
 80053c6:	001a      	movs	r2, r3
 80053c8:	2100      	movs	r1, #0
 80053ca:	f006 fdc8 	bl	800bf5e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ce:	4bbc      	ldr	r3, [pc, #752]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053d2:	4bbb      	ldr	r3, [pc, #748]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053d4:	2104      	movs	r1, #4
 80053d6:	430a      	orrs	r2, r1
 80053d8:	635a      	str	r2, [r3, #52]	; 0x34
 80053da:	4bb9      	ldr	r3, [pc, #740]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053de:	2204      	movs	r2, #4
 80053e0:	4013      	ands	r3, r2
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053e6:	4bb6      	ldr	r3, [pc, #728]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ea:	4bb5      	ldr	r3, [pc, #724]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053ec:	2101      	movs	r1, #1
 80053ee:	430a      	orrs	r2, r1
 80053f0:	635a      	str	r2, [r3, #52]	; 0x34
 80053f2:	4bb3      	ldr	r3, [pc, #716]	; (80056c0 <MX_GPIO_Init+0x308>)
 80053f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f6:	2201      	movs	r2, #1
 80053f8:	4013      	ands	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053fe:	4bb0      	ldr	r3, [pc, #704]	; (80056c0 <MX_GPIO_Init+0x308>)
 8005400:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005402:	4baf      	ldr	r3, [pc, #700]	; (80056c0 <MX_GPIO_Init+0x308>)
 8005404:	2102      	movs	r1, #2
 8005406:	430a      	orrs	r2, r1
 8005408:	635a      	str	r2, [r3, #52]	; 0x34
 800540a:	4bad      	ldr	r3, [pc, #692]	; (80056c0 <MX_GPIO_Init+0x308>)
 800540c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800540e:	2202      	movs	r2, #2
 8005410:	4013      	ands	r3, r2
 8005412:	60bb      	str	r3, [r7, #8]
 8005414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005416:	4baa      	ldr	r3, [pc, #680]	; (80056c0 <MX_GPIO_Init+0x308>)
 8005418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800541a:	4ba9      	ldr	r3, [pc, #676]	; (80056c0 <MX_GPIO_Init+0x308>)
 800541c:	2108      	movs	r1, #8
 800541e:	430a      	orrs	r2, r1
 8005420:	635a      	str	r2, [r3, #52]	; 0x34
 8005422:	4ba7      	ldr	r3, [pc, #668]	; (80056c0 <MX_GPIO_Init+0x308>)
 8005424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005426:	2208      	movs	r2, #8
 8005428:	4013      	ands	r3, r2
 800542a:	607b      	str	r3, [r7, #4]
 800542c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SSDRAIN_SIGNAL_Pin|SS_5V_CTRL_Pin, GPIO_PIN_SET);
 800542e:	2390      	movs	r3, #144	; 0x90
 8005430:	021b      	lsls	r3, r3, #8
 8005432:	48a4      	ldr	r0, [pc, #656]	; (80056c4 <MX_GPIO_Init+0x30c>)
 8005434:	2201      	movs	r2, #1
 8005436:	0019      	movs	r1, r3
 8005438:	f002 fd85 	bl	8007f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC14_Pin|LED2_BL_Pin|BUZ_Pin|LED1_YE_Pin
 800543c:	49a2      	ldr	r1, [pc, #648]	; (80056c8 <MX_GPIO_Init+0x310>)
 800543e:	4ba1      	ldr	r3, [pc, #644]	; (80056c4 <MX_GPIO_Init+0x30c>)
 8005440:	2200      	movs	r2, #0
 8005442:	0018      	movs	r0, r3
 8005444:	f002 fd7f 	bl	8007f46 <HAL_GPIO_WritePin>
                          |DIM_TRIAC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FAN_Pin|RL_SS_STEAM_Pin|TO_MASS_Pin|BLE_EN_Pin, GPIO_PIN_RESET);
 8005448:	23b8      	movs	r3, #184	; 0xb8
 800544a:	00d9      	lsls	r1, r3, #3
 800544c:	23a0      	movs	r3, #160	; 0xa0
 800544e:	05db      	lsls	r3, r3, #23
 8005450:	2200      	movs	r2, #0
 8005452:	0018      	movs	r0, r3
 8005454:	f002 fd77 	bl	8007f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RL_DRAIN_Pin|RL_WHIRL_Pin|RL_AIR_Pin|RL_STEAM100_Pin
 8005458:	499c      	ldr	r1, [pc, #624]	; (80056cc <MX_GPIO_Init+0x314>)
 800545a:	4b9d      	ldr	r3, [pc, #628]	; (80056d0 <MX_GPIO_Init+0x318>)
 800545c:	2200      	movs	r2, #0
 800545e:	0018      	movs	r0, r3
 8005460:	f002 fd71 	bl	8007f46 <HAL_GPIO_WritePin>
                          |RL_STEAM50_Pin|RL_COM_Pin|BUG_IO_Pin|PB3_Pin
                          |RL_SOL_COM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PD0_GPIO_Port, PD0_Pin, GPIO_PIN_RESET);
 8005464:	4b9b      	ldr	r3, [pc, #620]	; (80056d4 <MX_GPIO_Init+0x31c>)
 8005466:	2200      	movs	r2, #0
 8005468:	2101      	movs	r1, #1
 800546a:	0018      	movs	r0, r3
 800546c:	f002 fd6b 	bl	8007f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FET_DOME_LIGHT_Pin|FET_SOL_AF_Pin|FET_SOL_STEAM_Pin, GPIO_PIN_SET);
 8005470:	4b98      	ldr	r3, [pc, #608]	; (80056d4 <MX_GPIO_Init+0x31c>)
 8005472:	2201      	movs	r2, #1
 8005474:	211a      	movs	r1, #26
 8005476:	0018      	movs	r0, r3
 8005478:	f002 fd65 	bl	8007f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SSWATER_SIGNAL_GPIO_Port, SSWATER_SIGNAL_Pin, GPIO_PIN_SET);
 800547c:	2380      	movs	r3, #128	; 0x80
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	4893      	ldr	r0, [pc, #588]	; (80056d0 <MX_GPIO_Init+0x318>)
 8005482:	2201      	movs	r2, #1
 8005484:	0019      	movs	r1, r3
 8005486:	f002 fd5e 	bl	8007f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SSDRAIN_LOGIC_Pin IN_SAFETY_Pin BLE_STATE_Pin SSWATER_LOGIC_Pin */
  GPIO_InitStruct.Pin = SSDRAIN_LOGIC_Pin|IN_SAFETY_Pin|BLE_STATE_Pin|SSWATER_LOGIC_Pin;
 800548a:	193b      	adds	r3, r7, r4
 800548c:	22b2      	movs	r2, #178	; 0xb2
 800548e:	0192      	lsls	r2, r2, #6
 8005490:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005492:	193b      	adds	r3, r7, r4
 8005494:	2200      	movs	r2, #0
 8005496:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005498:	193b      	adds	r3, r7, r4
 800549a:	2201      	movs	r2, #1
 800549c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800549e:	193b      	adds	r3, r7, r4
 80054a0:	4a88      	ldr	r2, [pc, #544]	; (80056c4 <MX_GPIO_Init+0x30c>)
 80054a2:	0019      	movs	r1, r3
 80054a4:	0010      	movs	r0, r2
 80054a6:	f002 fbcd 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SSDRAIN_SIGNAL_Pin */
  GPIO_InitStruct.Pin = SSDRAIN_SIGNAL_Pin;
 80054aa:	0021      	movs	r1, r4
 80054ac:	187b      	adds	r3, r7, r1
 80054ae:	2280      	movs	r2, #128	; 0x80
 80054b0:	0152      	lsls	r2, r2, #5
 80054b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054b4:	000c      	movs	r4, r1
 80054b6:	193b      	adds	r3, r7, r4
 80054b8:	2201      	movs	r2, #1
 80054ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054bc:	193b      	adds	r3, r7, r4
 80054be:	2201      	movs	r2, #1
 80054c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80054c2:	193b      	adds	r3, r7, r4
 80054c4:	2201      	movs	r2, #1
 80054c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SSDRAIN_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80054c8:	193b      	adds	r3, r7, r4
 80054ca:	4a7e      	ldr	r2, [pc, #504]	; (80056c4 <MX_GPIO_Init+0x30c>)
 80054cc:	0019      	movs	r1, r3
 80054ce:	0010      	movs	r0, r2
 80054d0:	f002 fbb8 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14_Pin LED2_BL_Pin LED1_YE_Pin */
  GPIO_InitStruct.Pin = PC14_Pin|LED2_BL_Pin|LED1_YE_Pin;
 80054d4:	193b      	adds	r3, r7, r4
 80054d6:	4a80      	ldr	r2, [pc, #512]	; (80056d8 <MX_GPIO_Init+0x320>)
 80054d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054da:	193b      	adds	r3, r7, r4
 80054dc:	2201      	movs	r2, #1
 80054de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e0:	193b      	adds	r3, r7, r4
 80054e2:	2200      	movs	r2, #0
 80054e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054e6:	193b      	adds	r3, r7, r4
 80054e8:	2200      	movs	r2, #0
 80054ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054ec:	193b      	adds	r3, r7, r4
 80054ee:	4a75      	ldr	r2, [pc, #468]	; (80056c4 <MX_GPIO_Init+0x30c>)
 80054f0:	0019      	movs	r1, r3
 80054f2:	0010      	movs	r0, r2
 80054f4:	f002 fba6 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SS_5V_CTRL_Pin */
  GPIO_InitStruct.Pin = SS_5V_CTRL_Pin;
 80054f8:	0021      	movs	r1, r4
 80054fa:	187b      	adds	r3, r7, r1
 80054fc:	2280      	movs	r2, #128	; 0x80
 80054fe:	0212      	lsls	r2, r2, #8
 8005500:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005502:	000c      	movs	r4, r1
 8005504:	193b      	adds	r3, r7, r4
 8005506:	2201      	movs	r2, #1
 8005508:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800550a:	193b      	adds	r3, r7, r4
 800550c:	2201      	movs	r2, #1
 800550e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005510:	193b      	adds	r3, r7, r4
 8005512:	2200      	movs	r2, #0
 8005514:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SS_5V_CTRL_GPIO_Port, &GPIO_InitStruct);
 8005516:	193b      	adds	r3, r7, r4
 8005518:	4a6a      	ldr	r2, [pc, #424]	; (80056c4 <MX_GPIO_Init+0x30c>)
 800551a:	0019      	movs	r1, r3
 800551c:	0010      	movs	r0, r2
 800551e:	f002 fb91 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZ_Pin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 8005522:	193b      	adds	r3, r7, r4
 8005524:	2204      	movs	r2, #4
 8005526:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005528:	193b      	adds	r3, r7, r4
 800552a:	2201      	movs	r2, #1
 800552c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800552e:	193b      	adds	r3, r7, r4
 8005530:	2202      	movs	r2, #2
 8005532:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005534:	193b      	adds	r3, r7, r4
 8005536:	2200      	movs	r2, #0
 8005538:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 800553a:	193b      	adds	r3, r7, r4
 800553c:	4a61      	ldr	r2, [pc, #388]	; (80056c4 <MX_GPIO_Init+0x30c>)
 800553e:	0019      	movs	r1, r3
 8005540:	0010      	movs	r0, r2
 8005542:	f002 fb7f 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : FAN_Pin RL_SS_STEAM_Pin TO_MASS_Pin BLE_EN_Pin */
  GPIO_InitStruct.Pin = FAN_Pin|RL_SS_STEAM_Pin|TO_MASS_Pin|BLE_EN_Pin;
 8005546:	0021      	movs	r1, r4
 8005548:	187b      	adds	r3, r7, r1
 800554a:	22b8      	movs	r2, #184	; 0xb8
 800554c:	00d2      	lsls	r2, r2, #3
 800554e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005550:	000c      	movs	r4, r1
 8005552:	193b      	adds	r3, r7, r4
 8005554:	2201      	movs	r2, #1
 8005556:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005558:	193b      	adds	r3, r7, r4
 800555a:	2202      	movs	r2, #2
 800555c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800555e:	193b      	adds	r3, r7, r4
 8005560:	2200      	movs	r2, #0
 8005562:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005564:	193a      	adds	r2, r7, r4
 8005566:	23a0      	movs	r3, #160	; 0xa0
 8005568:	05db      	lsls	r3, r3, #23
 800556a:	0011      	movs	r1, r2
 800556c:	0018      	movs	r0, r3
 800556e:	f002 fb69 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RL_DRAIN_Pin RL_WHIRL_Pin RL_AIR_Pin RL_STEAM100_Pin
                           RL_STEAM50_Pin RL_COM_Pin RL_SOL_COM_Pin */
  GPIO_InitStruct.Pin = RL_DRAIN_Pin|RL_WHIRL_Pin|RL_AIR_Pin|RL_STEAM100_Pin
 8005572:	193b      	adds	r3, r7, r4
 8005574:	4a59      	ldr	r2, [pc, #356]	; (80056dc <MX_GPIO_Init+0x324>)
 8005576:	601a      	str	r2, [r3, #0]
                          |RL_STEAM50_Pin|RL_COM_Pin|RL_SOL_COM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005578:	193b      	adds	r3, r7, r4
 800557a:	2201      	movs	r2, #1
 800557c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800557e:	193b      	adds	r3, r7, r4
 8005580:	2202      	movs	r2, #2
 8005582:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005584:	193b      	adds	r3, r7, r4
 8005586:	2200      	movs	r2, #0
 8005588:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800558a:	193b      	adds	r3, r7, r4
 800558c:	4a50      	ldr	r2, [pc, #320]	; (80056d0 <MX_GPIO_Init+0x318>)
 800558e:	0019      	movs	r1, r3
 8005590:	0010      	movs	r0, r2
 8005592:	f002 fb57 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUG_IO_Pin */
  GPIO_InitStruct.Pin = BUG_IO_Pin;
 8005596:	0021      	movs	r1, r4
 8005598:	187b      	adds	r3, r7, r1
 800559a:	2280      	movs	r2, #128	; 0x80
 800559c:	0192      	lsls	r2, r2, #6
 800559e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055a0:	000c      	movs	r4, r1
 80055a2:	193b      	adds	r3, r7, r4
 80055a4:	2201      	movs	r2, #1
 80055a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055a8:	193b      	adds	r3, r7, r4
 80055aa:	2201      	movs	r2, #1
 80055ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055ae:	193b      	adds	r3, r7, r4
 80055b0:	2203      	movs	r2, #3
 80055b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUG_IO_GPIO_Port, &GPIO_InitStruct);
 80055b4:	193b      	adds	r3, r7, r4
 80055b6:	4a46      	ldr	r2, [pc, #280]	; (80056d0 <MX_GPIO_Init+0x318>)
 80055b8:	0019      	movs	r1, r3
 80055ba:	0010      	movs	r0, r2
 80055bc:	f002 fb42 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_BUTTON_Pin IN_EN_DEBUG_Pin IN_JETSW_Pin IN_DRAINSW_Pin */
  GPIO_InitStruct.Pin = IN_BUTTON_Pin|IN_EN_DEBUG_Pin|IN_JETSW_Pin|IN_DRAINSW_Pin;
 80055c0:	193b      	adds	r3, r7, r4
 80055c2:	4a47      	ldr	r2, [pc, #284]	; (80056e0 <MX_GPIO_Init+0x328>)
 80055c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055c6:	193b      	adds	r3, r7, r4
 80055c8:	2200      	movs	r2, #0
 80055ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055cc:	193b      	adds	r3, r7, r4
 80055ce:	2201      	movs	r2, #1
 80055d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055d2:	193b      	adds	r3, r7, r4
 80055d4:	4a3e      	ldr	r2, [pc, #248]	; (80056d0 <MX_GPIO_Init+0x318>)
 80055d6:	0019      	movs	r1, r3
 80055d8:	0010      	movs	r0, r2
 80055da:	f002 fb33 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_EL814_Pin */
  GPIO_InitStruct.Pin = IN_EL814_Pin;
 80055de:	193b      	adds	r3, r7, r4
 80055e0:	2280      	movs	r2, #128	; 0x80
 80055e2:	0092      	lsls	r2, r2, #2
 80055e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055e6:	193b      	adds	r3, r7, r4
 80055e8:	2200      	movs	r2, #0
 80055ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055ec:	193b      	adds	r3, r7, r4
 80055ee:	2201      	movs	r2, #1
 80055f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IN_EL814_GPIO_Port, &GPIO_InitStruct);
 80055f2:	193a      	adds	r2, r7, r4
 80055f4:	23a0      	movs	r3, #160	; 0xa0
 80055f6:	05db      	lsls	r3, r3, #23
 80055f8:	0011      	movs	r1, r2
 80055fa:	0018      	movs	r0, r3
 80055fc:	f002 fb22 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIM_TRIAC_Pin */
  GPIO_InitStruct.Pin = DIM_TRIAC_Pin;
 8005600:	193b      	adds	r3, r7, r4
 8005602:	2240      	movs	r2, #64	; 0x40
 8005604:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005606:	193b      	adds	r3, r7, r4
 8005608:	2201      	movs	r2, #1
 800560a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800560c:	193b      	adds	r3, r7, r4
 800560e:	2202      	movs	r2, #2
 8005610:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005612:	193b      	adds	r3, r7, r4
 8005614:	2202      	movs	r2, #2
 8005616:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DIM_TRIAC_GPIO_Port, &GPIO_InitStruct);
 8005618:	193b      	adds	r3, r7, r4
 800561a:	4a2a      	ldr	r2, [pc, #168]	; (80056c4 <MX_GPIO_Init+0x30c>)
 800561c:	0019      	movs	r1, r3
 800561e:	0010      	movs	r0, r2
 8005620:	f002 fb10 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0_Pin */
  GPIO_InitStruct.Pin = PD0_Pin;
 8005624:	193b      	adds	r3, r7, r4
 8005626:	2201      	movs	r2, #1
 8005628:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800562a:	193b      	adds	r3, r7, r4
 800562c:	2201      	movs	r2, #1
 800562e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005630:	193b      	adds	r3, r7, r4
 8005632:	2200      	movs	r2, #0
 8005634:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005636:	193b      	adds	r3, r7, r4
 8005638:	2200      	movs	r2, #0
 800563a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PD0_GPIO_Port, &GPIO_InitStruct);
 800563c:	193b      	adds	r3, r7, r4
 800563e:	4a25      	ldr	r2, [pc, #148]	; (80056d4 <MX_GPIO_Init+0x31c>)
 8005640:	0019      	movs	r1, r3
 8005642:	0010      	movs	r0, r2
 8005644:	f002 fafe 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : FET_DOME_LIGHT_Pin FET_SOL_AF_Pin FET_SOL_STEAM_Pin */
  GPIO_InitStruct.Pin = FET_DOME_LIGHT_Pin|FET_SOL_AF_Pin|FET_SOL_STEAM_Pin;
 8005648:	193b      	adds	r3, r7, r4
 800564a:	221a      	movs	r2, #26
 800564c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800564e:	193b      	adds	r3, r7, r4
 8005650:	2201      	movs	r2, #1
 8005652:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005654:	193b      	adds	r3, r7, r4
 8005656:	2201      	movs	r2, #1
 8005658:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800565a:	193b      	adds	r3, r7, r4
 800565c:	2200      	movs	r2, #0
 800565e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005660:	193b      	adds	r3, r7, r4
 8005662:	4a1c      	ldr	r2, [pc, #112]	; (80056d4 <MX_GPIO_Init+0x31c>)
 8005664:	0019      	movs	r1, r3
 8005666:	0010      	movs	r0, r2
 8005668:	f002 faec 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3_Pin */
  GPIO_InitStruct.Pin = PB3_Pin;
 800566c:	193b      	adds	r3, r7, r4
 800566e:	2208      	movs	r2, #8
 8005670:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005672:	193b      	adds	r3, r7, r4
 8005674:	2201      	movs	r2, #1
 8005676:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005678:	193b      	adds	r3, r7, r4
 800567a:	2200      	movs	r2, #0
 800567c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800567e:	193b      	adds	r3, r7, r4
 8005680:	2200      	movs	r2, #0
 8005682:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PB3_GPIO_Port, &GPIO_InitStruct);
 8005684:	193b      	adds	r3, r7, r4
 8005686:	4a12      	ldr	r2, [pc, #72]	; (80056d0 <MX_GPIO_Init+0x318>)
 8005688:	0019      	movs	r1, r3
 800568a:	0010      	movs	r0, r2
 800568c:	f002 fada 	bl	8007c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SSWATER_SIGNAL_Pin */
  GPIO_InitStruct.Pin = SSWATER_SIGNAL_Pin;
 8005690:	0021      	movs	r1, r4
 8005692:	187b      	adds	r3, r7, r1
 8005694:	2280      	movs	r2, #128	; 0x80
 8005696:	0052      	lsls	r2, r2, #1
 8005698:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800569a:	187b      	adds	r3, r7, r1
 800569c:	2201      	movs	r2, #1
 800569e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056a0:	187b      	adds	r3, r7, r1
 80056a2:	2201      	movs	r2, #1
 80056a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80056a6:	187b      	adds	r3, r7, r1
 80056a8:	2201      	movs	r2, #1
 80056aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SSWATER_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80056ac:	187b      	adds	r3, r7, r1
 80056ae:	4a08      	ldr	r2, [pc, #32]	; (80056d0 <MX_GPIO_Init+0x318>)
 80056b0:	0019      	movs	r1, r3
 80056b2:	0010      	movs	r0, r2
 80056b4:	f002 fac6 	bl	8007c44 <HAL_GPIO_Init>

}
 80056b8:	46c0      	nop			; (mov r8, r8)
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b00b      	add	sp, #44	; 0x2c
 80056be:	bd90      	pop	{r4, r7, pc}
 80056c0:	40021000 	.word	0x40021000
 80056c4:	50000800 	.word	0x50000800
 80056c8:	0000404e 	.word	0x0000404e
 80056cc:	00003c4f 	.word	0x00003c4f
 80056d0:	50000400 	.word	0x50000400
 80056d4:	50000c00 	.word	0x50000c00
 80056d8:	0000400a 	.word	0x0000400a
 80056dc:	00001c47 	.word	0x00001c47
 80056e0:	0000c280 	.word	0x0000c280

080056e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80056e8:	b672      	cpsid	i
}
 80056ea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80056ec:	e7fe      	b.n	80056ec <Error_Handler+0x8>
	...

080056f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056f6:	4b11      	ldr	r3, [pc, #68]	; (800573c <HAL_MspInit+0x4c>)
 80056f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056fa:	4b10      	ldr	r3, [pc, #64]	; (800573c <HAL_MspInit+0x4c>)
 80056fc:	2101      	movs	r1, #1
 80056fe:	430a      	orrs	r2, r1
 8005700:	641a      	str	r2, [r3, #64]	; 0x40
 8005702:	4b0e      	ldr	r3, [pc, #56]	; (800573c <HAL_MspInit+0x4c>)
 8005704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005706:	2201      	movs	r2, #1
 8005708:	4013      	ands	r3, r2
 800570a:	607b      	str	r3, [r7, #4]
 800570c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800570e:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_MspInit+0x4c>)
 8005710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <HAL_MspInit+0x4c>)
 8005714:	2180      	movs	r1, #128	; 0x80
 8005716:	0549      	lsls	r1, r1, #21
 8005718:	430a      	orrs	r2, r1
 800571a:	63da      	str	r2, [r3, #60]	; 0x3c
 800571c:	4b07      	ldr	r3, [pc, #28]	; (800573c <HAL_MspInit+0x4c>)
 800571e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005720:	2380      	movs	r3, #128	; 0x80
 8005722:	055b      	lsls	r3, r3, #21
 8005724:	4013      	ands	r3, r2
 8005726:	603b      	str	r3, [r7, #0]
 8005728:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800572a:	23c0      	movs	r3, #192	; 0xc0
 800572c:	00db      	lsls	r3, r3, #3
 800572e:	0018      	movs	r0, r3
 8005730:	f000 fce4 	bl	80060fc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005734:	46c0      	nop			; (mov r8, r8)
 8005736:	46bd      	mov	sp, r7
 8005738:	b002      	add	sp, #8
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40021000 	.word	0x40021000

08005740 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005740:	b590      	push	{r4, r7, lr}
 8005742:	b091      	sub	sp, #68	; 0x44
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005748:	232c      	movs	r3, #44	; 0x2c
 800574a:	18fb      	adds	r3, r7, r3
 800574c:	0018      	movs	r0, r3
 800574e:	2314      	movs	r3, #20
 8005750:	001a      	movs	r2, r3
 8005752:	2100      	movs	r1, #0
 8005754:	f006 fc03 	bl	800bf5e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005758:	2410      	movs	r4, #16
 800575a:	193b      	adds	r3, r7, r4
 800575c:	0018      	movs	r0, r3
 800575e:	231c      	movs	r3, #28
 8005760:	001a      	movs	r2, r3
 8005762:	2100      	movs	r1, #0
 8005764:	f006 fbfb 	bl	800bf5e <memset>
  if(hadc->Instance==ADC1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a39      	ldr	r2, [pc, #228]	; (8005854 <HAL_ADC_MspInit+0x114>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d16c      	bne.n	800584c <HAL_ADC_MspInit+0x10c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005772:	193b      	adds	r3, r7, r4
 8005774:	2280      	movs	r2, #128	; 0x80
 8005776:	01d2      	lsls	r2, r2, #7
 8005778:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800577a:	193b      	adds	r3, r7, r4
 800577c:	2200      	movs	r2, #0
 800577e:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005780:	193b      	adds	r3, r7, r4
 8005782:	0018      	movs	r0, r3
 8005784:	f004 f8d8 	bl	8009938 <HAL_RCCEx_PeriphCLKConfig>
 8005788:	1e03      	subs	r3, r0, #0
 800578a:	d001      	beq.n	8005790 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800578c:	f7ff ffaa 	bl	80056e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005790:	4b31      	ldr	r3, [pc, #196]	; (8005858 <HAL_ADC_MspInit+0x118>)
 8005792:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005794:	4b30      	ldr	r3, [pc, #192]	; (8005858 <HAL_ADC_MspInit+0x118>)
 8005796:	2180      	movs	r1, #128	; 0x80
 8005798:	0349      	lsls	r1, r1, #13
 800579a:	430a      	orrs	r2, r1
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
 800579e:	4b2e      	ldr	r3, [pc, #184]	; (8005858 <HAL_ADC_MspInit+0x118>)
 80057a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057a2:	2380      	movs	r3, #128	; 0x80
 80057a4:	035b      	lsls	r3, r3, #13
 80057a6:	4013      	ands	r3, r2
 80057a8:	60fb      	str	r3, [r7, #12]
 80057aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057ac:	4b2a      	ldr	r3, [pc, #168]	; (8005858 <HAL_ADC_MspInit+0x118>)
 80057ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057b0:	4b29      	ldr	r3, [pc, #164]	; (8005858 <HAL_ADC_MspInit+0x118>)
 80057b2:	2101      	movs	r1, #1
 80057b4:	430a      	orrs	r2, r1
 80057b6:	635a      	str	r2, [r3, #52]	; 0x34
 80057b8:	4b27      	ldr	r3, [pc, #156]	; (8005858 <HAL_ADC_MspInit+0x118>)
 80057ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057bc:	2201      	movs	r2, #1
 80057be:	4013      	ands	r3, r2
 80057c0:	60bb      	str	r3, [r7, #8]
 80057c2:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80057c4:	212c      	movs	r1, #44	; 0x2c
 80057c6:	187b      	adds	r3, r7, r1
 80057c8:	223c      	movs	r2, #60	; 0x3c
 80057ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057cc:	187b      	adds	r3, r7, r1
 80057ce:	2203      	movs	r2, #3
 80057d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d2:	187b      	adds	r3, r7, r1
 80057d4:	2200      	movs	r2, #0
 80057d6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057d8:	187a      	adds	r2, r7, r1
 80057da:	23a0      	movs	r3, #160	; 0xa0
 80057dc:	05db      	lsls	r3, r3, #23
 80057de:	0011      	movs	r1, r2
 80057e0:	0018      	movs	r0, r3
 80057e2:	f002 fa2f 	bl	8007c44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80057e6:	4b1d      	ldr	r3, [pc, #116]	; (800585c <HAL_ADC_MspInit+0x11c>)
 80057e8:	4a1d      	ldr	r2, [pc, #116]	; (8005860 <HAL_ADC_MspInit+0x120>)
 80057ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80057ec:	4b1b      	ldr	r3, [pc, #108]	; (800585c <HAL_ADC_MspInit+0x11c>)
 80057ee:	2205      	movs	r2, #5
 80057f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057f2:	4b1a      	ldr	r3, [pc, #104]	; (800585c <HAL_ADC_MspInit+0x11c>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80057f8:	4b18      	ldr	r3, [pc, #96]	; (800585c <HAL_ADC_MspInit+0x11c>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80057fe:	4b17      	ldr	r3, [pc, #92]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005800:	2280      	movs	r2, #128	; 0x80
 8005802:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005804:	4b15      	ldr	r3, [pc, #84]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005806:	2280      	movs	r2, #128	; 0x80
 8005808:	0052      	lsls	r2, r2, #1
 800580a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800580c:	4b13      	ldr	r3, [pc, #76]	; (800585c <HAL_ADC_MspInit+0x11c>)
 800580e:	2280      	movs	r2, #128	; 0x80
 8005810:	00d2      	lsls	r2, r2, #3
 8005812:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005814:	4b11      	ldr	r3, [pc, #68]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005816:	2220      	movs	r2, #32
 8005818:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800581a:	4b10      	ldr	r3, [pc, #64]	; (800585c <HAL_ADC_MspInit+0x11c>)
 800581c:	2200      	movs	r2, #0
 800581e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005820:	4b0e      	ldr	r3, [pc, #56]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005822:	0018      	movs	r0, r3
 8005824:	f001 fef0 	bl	8007608 <HAL_DMA_Init>
 8005828:	1e03      	subs	r3, r0, #0
 800582a:	d001      	beq.n	8005830 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 800582c:	f7ff ff5a 	bl	80056e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a0a      	ldr	r2, [pc, #40]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005834:	651a      	str	r2, [r3, #80]	; 0x50
 8005836:	4b09      	ldr	r3, [pc, #36]	; (800585c <HAL_ADC_MspInit+0x11c>)
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800583c:	2200      	movs	r2, #0
 800583e:	2100      	movs	r1, #0
 8005840:	200c      	movs	r0, #12
 8005842:	f001 fea7 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8005846:	200c      	movs	r0, #12
 8005848:	f001 feb9 	bl	80075be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800584c:	46c0      	nop			; (mov r8, r8)
 800584e:	46bd      	mov	sp, r7
 8005850:	b011      	add	sp, #68	; 0x44
 8005852:	bd90      	pop	{r4, r7, pc}
 8005854:	40012400 	.word	0x40012400
 8005858:	40021000 	.word	0x40021000
 800585c:	20000488 	.word	0x20000488
 8005860:	40020008 	.word	0x40020008

08005864 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005864:	b590      	push	{r4, r7, lr}
 8005866:	b08b      	sub	sp, #44	; 0x2c
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800586c:	2414      	movs	r4, #20
 800586e:	193b      	adds	r3, r7, r4
 8005870:	0018      	movs	r0, r3
 8005872:	2314      	movs	r3, #20
 8005874:	001a      	movs	r2, r3
 8005876:	2100      	movs	r1, #0
 8005878:	f006 fb71 	bl	800bf5e <memset>
  if(hi2c->Instance==I2C2)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a1c      	ldr	r2, [pc, #112]	; (80058f4 <HAL_I2C_MspInit+0x90>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d131      	bne.n	80058ea <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005886:	4b1c      	ldr	r3, [pc, #112]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 8005888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800588a:	4b1b      	ldr	r3, [pc, #108]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 800588c:	2101      	movs	r1, #1
 800588e:	430a      	orrs	r2, r1
 8005890:	635a      	str	r2, [r3, #52]	; 0x34
 8005892:	4b19      	ldr	r3, [pc, #100]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 8005894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005896:	2201      	movs	r2, #1
 8005898:	4013      	ands	r3, r2
 800589a:	613b      	str	r3, [r7, #16]
 800589c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800589e:	193b      	adds	r3, r7, r4
 80058a0:	22c0      	movs	r2, #192	; 0xc0
 80058a2:	0152      	lsls	r2, r2, #5
 80058a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058a6:	0021      	movs	r1, r4
 80058a8:	187b      	adds	r3, r7, r1
 80058aa:	2212      	movs	r2, #18
 80058ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80058ae:	187b      	adds	r3, r7, r1
 80058b0:	2201      	movs	r2, #1
 80058b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058b4:	187b      	adds	r3, r7, r1
 80058b6:	2200      	movs	r2, #0
 80058b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80058ba:	187b      	adds	r3, r7, r1
 80058bc:	2206      	movs	r2, #6
 80058be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058c0:	187a      	adds	r2, r7, r1
 80058c2:	23a0      	movs	r3, #160	; 0xa0
 80058c4:	05db      	lsls	r3, r3, #23
 80058c6:	0011      	movs	r1, r2
 80058c8:	0018      	movs	r0, r3
 80058ca:	f002 f9bb 	bl	8007c44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80058ce:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 80058d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058d2:	4b09      	ldr	r3, [pc, #36]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 80058d4:	2180      	movs	r1, #128	; 0x80
 80058d6:	03c9      	lsls	r1, r1, #15
 80058d8:	430a      	orrs	r2, r1
 80058da:	63da      	str	r2, [r3, #60]	; 0x3c
 80058dc:	4b06      	ldr	r3, [pc, #24]	; (80058f8 <HAL_I2C_MspInit+0x94>)
 80058de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058e0:	2380      	movs	r3, #128	; 0x80
 80058e2:	03db      	lsls	r3, r3, #15
 80058e4:	4013      	ands	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
 80058e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80058ea:	46c0      	nop			; (mov r8, r8)
 80058ec:	46bd      	mov	sp, r7
 80058ee:	b00b      	add	sp, #44	; 0x2c
 80058f0:	bd90      	pop	{r4, r7, pc}
 80058f2:	46c0      	nop			; (mov r8, r8)
 80058f4:	40005800 	.word	0x40005800
 80058f8:	40021000 	.word	0x40021000

080058fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a23      	ldr	r2, [pc, #140]	; (8005998 <HAL_TIM_Base_MspInit+0x9c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d10c      	bne.n	8005928 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800590e:	4b23      	ldr	r3, [pc, #140]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005910:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005912:	4b22      	ldr	r3, [pc, #136]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005914:	2102      	movs	r1, #2
 8005916:	430a      	orrs	r2, r1
 8005918:	63da      	str	r2, [r3, #60]	; 0x3c
 800591a:	4b20      	ldr	r3, [pc, #128]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 800591c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800591e:	2202      	movs	r2, #2
 8005920:	4013      	ands	r3, r2
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005926:	e032      	b.n	800598e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a1c      	ldr	r2, [pc, #112]	; (80059a0 <HAL_TIM_Base_MspInit+0xa4>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d114      	bne.n	800595c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005932:	4b1a      	ldr	r3, [pc, #104]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005934:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005936:	4b19      	ldr	r3, [pc, #100]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005938:	2110      	movs	r1, #16
 800593a:	430a      	orrs	r2, r1
 800593c:	63da      	str	r2, [r3, #60]	; 0x3c
 800593e:	4b17      	ldr	r3, [pc, #92]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005942:	2210      	movs	r2, #16
 8005944:	4013      	ands	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
 8005948:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 800594a:	2200      	movs	r2, #0
 800594c:	2101      	movs	r1, #1
 800594e:	2011      	movs	r0, #17
 8005950:	f001 fe20 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8005954:	2011      	movs	r0, #17
 8005956:	f001 fe32 	bl	80075be <HAL_NVIC_EnableIRQ>
}
 800595a:	e018      	b.n	800598e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a10      	ldr	r2, [pc, #64]	; (80059a4 <HAL_TIM_Base_MspInit+0xa8>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d113      	bne.n	800598e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005966:	4b0d      	ldr	r3, [pc, #52]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800596a:	4b0c      	ldr	r3, [pc, #48]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 800596c:	2120      	movs	r1, #32
 800596e:	430a      	orrs	r2, r1
 8005970:	63da      	str	r2, [r3, #60]	; 0x3c
 8005972:	4b0a      	ldr	r3, [pc, #40]	; (800599c <HAL_TIM_Base_MspInit+0xa0>)
 8005974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005976:	2220      	movs	r2, #32
 8005978:	4013      	ands	r3, r2
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800597e:	2200      	movs	r2, #0
 8005980:	2100      	movs	r1, #0
 8005982:	2012      	movs	r0, #18
 8005984:	f001 fe06 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005988:	2012      	movs	r0, #18
 800598a:	f001 fe18 	bl	80075be <HAL_NVIC_EnableIRQ>
}
 800598e:	46c0      	nop			; (mov r8, r8)
 8005990:	46bd      	mov	sp, r7
 8005992:	b006      	add	sp, #24
 8005994:	bd80      	pop	{r7, pc}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	40000400 	.word	0x40000400
 800599c:	40021000 	.word	0x40021000
 80059a0:	40001000 	.word	0x40001000
 80059a4:	40001400 	.word	0x40001400

080059a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80059a8:	b590      	push	{r4, r7, lr}
 80059aa:	b08b      	sub	sp, #44	; 0x2c
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059b0:	2414      	movs	r4, #20
 80059b2:	193b      	adds	r3, r7, r4
 80059b4:	0018      	movs	r0, r3
 80059b6:	2314      	movs	r3, #20
 80059b8:	001a      	movs	r2, r3
 80059ba:	2100      	movs	r1, #0
 80059bc:	f006 facf 	bl	800bf5e <memset>
  if(htim->Instance==TIM3)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a25      	ldr	r2, [pc, #148]	; (8005a5c <HAL_TIM_MspPostInit+0xb4>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d143      	bne.n	8005a52 <HAL_TIM_MspPostInit+0xaa>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059ca:	4b25      	ldr	r3, [pc, #148]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ce:	4b24      	ldr	r3, [pc, #144]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059d0:	2104      	movs	r1, #4
 80059d2:	430a      	orrs	r2, r1
 80059d4:	635a      	str	r2, [r3, #52]	; 0x34
 80059d6:	4b22      	ldr	r3, [pc, #136]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059da:	2204      	movs	r2, #4
 80059dc:	4013      	ands	r3, r2
 80059de:	613b      	str	r3, [r7, #16]
 80059e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059e2:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059e6:	4b1e      	ldr	r3, [pc, #120]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059e8:	2102      	movs	r1, #2
 80059ea:	430a      	orrs	r2, r1
 80059ec:	635a      	str	r2, [r3, #52]	; 0x34
 80059ee:	4b1c      	ldr	r3, [pc, #112]	; (8005a60 <HAL_TIM_MspPostInit+0xb8>)
 80059f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f2:	2202      	movs	r2, #2
 80059f4:	4013      	ands	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH3_R_Pin|TIM3_CH4_SPOT_Pin;
 80059fa:	193b      	adds	r3, r7, r4
 80059fc:	22c0      	movs	r2, #192	; 0xc0
 80059fe:	0092      	lsls	r2, r2, #2
 8005a00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a02:	193b      	adds	r3, r7, r4
 8005a04:	2202      	movs	r2, #2
 8005a06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a08:	193b      	adds	r3, r7, r4
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a0e:	193b      	adds	r3, r7, r4
 8005a10:	2200      	movs	r2, #0
 8005a12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8005a14:	193b      	adds	r3, r7, r4
 8005a16:	2201      	movs	r2, #1
 8005a18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a1a:	193b      	adds	r3, r7, r4
 8005a1c:	4a11      	ldr	r2, [pc, #68]	; (8005a64 <HAL_TIM_MspPostInit+0xbc>)
 8005a1e:	0019      	movs	r1, r3
 8005a20:	0010      	movs	r0, r2
 8005a22:	f002 f90f 	bl	8007c44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM3_CH1_B_Pin|TIM3_CH2_G_Pin;
 8005a26:	0021      	movs	r1, r4
 8005a28:	187b      	adds	r3, r7, r1
 8005a2a:	2230      	movs	r2, #48	; 0x30
 8005a2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a2e:	187b      	adds	r3, r7, r1
 8005a30:	2202      	movs	r2, #2
 8005a32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a34:	187b      	adds	r3, r7, r1
 8005a36:	2200      	movs	r2, #0
 8005a38:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a3a:	187b      	adds	r3, r7, r1
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8005a40:	187b      	adds	r3, r7, r1
 8005a42:	2201      	movs	r2, #1
 8005a44:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a46:	187b      	adds	r3, r7, r1
 8005a48:	4a07      	ldr	r2, [pc, #28]	; (8005a68 <HAL_TIM_MspPostInit+0xc0>)
 8005a4a:	0019      	movs	r1, r3
 8005a4c:	0010      	movs	r0, r2
 8005a4e:	f002 f8f9 	bl	8007c44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005a52:	46c0      	nop			; (mov r8, r8)
 8005a54:	46bd      	mov	sp, r7
 8005a56:	b00b      	add	sp, #44	; 0x2c
 8005a58:	bd90      	pop	{r4, r7, pc}
 8005a5a:	46c0      	nop			; (mov r8, r8)
 8005a5c:	40000400 	.word	0x40000400
 8005a60:	40021000 	.word	0x40021000
 8005a64:	50000800 	.word	0x50000800
 8005a68:	50000400 	.word	0x50000400

08005a6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005a6c:	b590      	push	{r4, r7, lr}
 8005a6e:	b097      	sub	sp, #92	; 0x5c
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a74:	2344      	movs	r3, #68	; 0x44
 8005a76:	18fb      	adds	r3, r7, r3
 8005a78:	0018      	movs	r0, r3
 8005a7a:	2314      	movs	r3, #20
 8005a7c:	001a      	movs	r2, r3
 8005a7e:	2100      	movs	r1, #0
 8005a80:	f006 fa6d 	bl	800bf5e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005a84:	2428      	movs	r4, #40	; 0x28
 8005a86:	193b      	adds	r3, r7, r4
 8005a88:	0018      	movs	r0, r3
 8005a8a:	231c      	movs	r3, #28
 8005a8c:	001a      	movs	r2, r3
 8005a8e:	2100      	movs	r1, #0
 8005a90:	f006 fa65 	bl	800bf5e <memset>
  if(huart->Instance==USART1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a8b      	ldr	r2, [pc, #556]	; (8005cc8 <HAL_UART_MspInit+0x25c>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d146      	bne.n	8005b2c <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005a9e:	193b      	adds	r3, r7, r4
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005aa4:	193b      	adds	r3, r7, r4
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005aaa:	193b      	adds	r3, r7, r4
 8005aac:	0018      	movs	r0, r3
 8005aae:	f003 ff43 	bl	8009938 <HAL_RCCEx_PeriphCLKConfig>
 8005ab2:	1e03      	subs	r3, r0, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005ab6:	f7ff fe15 	bl	80056e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005aba:	4b84      	ldr	r3, [pc, #528]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005abe:	4b83      	ldr	r3, [pc, #524]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005ac0:	2180      	movs	r1, #128	; 0x80
 8005ac2:	01c9      	lsls	r1, r1, #7
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	641a      	str	r2, [r3, #64]	; 0x40
 8005ac8:	4b80      	ldr	r3, [pc, #512]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005aca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005acc:	2380      	movs	r3, #128	; 0x80
 8005ace:	01db      	lsls	r3, r3, #7
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ad6:	4b7d      	ldr	r3, [pc, #500]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ada:	4b7c      	ldr	r3, [pc, #496]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005adc:	2104      	movs	r1, #4
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	635a      	str	r2, [r3, #52]	; 0x34
 8005ae2:	4b7a      	ldr	r3, [pc, #488]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae6:	2204      	movs	r2, #4
 8005ae8:	4013      	ands	r3, r2
 8005aea:	623b      	str	r3, [r7, #32]
 8005aec:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005aee:	2144      	movs	r1, #68	; 0x44
 8005af0:	187b      	adds	r3, r7, r1
 8005af2:	2230      	movs	r2, #48	; 0x30
 8005af4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005af6:	187b      	adds	r3, r7, r1
 8005af8:	2202      	movs	r2, #2
 8005afa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005afc:	187b      	adds	r3, r7, r1
 8005afe:	2200      	movs	r2, #0
 8005b00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b02:	187b      	adds	r3, r7, r1
 8005b04:	2200      	movs	r2, #0
 8005b06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8005b08:	187b      	adds	r3, r7, r1
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b0e:	187b      	adds	r3, r7, r1
 8005b10:	4a6f      	ldr	r2, [pc, #444]	; (8005cd0 <HAL_UART_MspInit+0x264>)
 8005b12:	0019      	movs	r1, r3
 8005b14:	0010      	movs	r0, r2
 8005b16:	f002 f895 	bl	8007c44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	201b      	movs	r0, #27
 8005b20:	f001 fd38 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005b24:	201b      	movs	r0, #27
 8005b26:	f001 fd4a 	bl	80075be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8005b2a:	e0c9      	b.n	8005cc0 <HAL_UART_MspInit+0x254>
  else if(huart->Instance==USART2)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a68      	ldr	r2, [pc, #416]	; (8005cd4 <HAL_UART_MspInit+0x268>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d147      	bne.n	8005bc6 <HAL_UART_MspInit+0x15a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005b36:	2128      	movs	r1, #40	; 0x28
 8005b38:	187b      	adds	r3, r7, r1
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005b3e:	187b      	adds	r3, r7, r1
 8005b40:	2200      	movs	r2, #0
 8005b42:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b44:	187b      	adds	r3, r7, r1
 8005b46:	0018      	movs	r0, r3
 8005b48:	f003 fef6 	bl	8009938 <HAL_RCCEx_PeriphCLKConfig>
 8005b4c:	1e03      	subs	r3, r0, #0
 8005b4e:	d001      	beq.n	8005b54 <HAL_UART_MspInit+0xe8>
      Error_Handler();
 8005b50:	f7ff fdc8 	bl	80056e4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005b54:	4b5d      	ldr	r3, [pc, #372]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b58:	4b5c      	ldr	r3, [pc, #368]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b5a:	2180      	movs	r1, #128	; 0x80
 8005b5c:	0289      	lsls	r1, r1, #10
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	63da      	str	r2, [r3, #60]	; 0x3c
 8005b62:	4b5a      	ldr	r3, [pc, #360]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b66:	2380      	movs	r3, #128	; 0x80
 8005b68:	029b      	lsls	r3, r3, #10
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	61fb      	str	r3, [r7, #28]
 8005b6e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b70:	4b56      	ldr	r3, [pc, #344]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b74:	4b55      	ldr	r3, [pc, #340]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b76:	2108      	movs	r1, #8
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	635a      	str	r2, [r3, #52]	; 0x34
 8005b7c:	4b53      	ldr	r3, [pc, #332]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b80:	2208      	movs	r2, #8
 8005b82:	4013      	ands	r3, r2
 8005b84:	61bb      	str	r3, [r7, #24]
 8005b86:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005b88:	2144      	movs	r1, #68	; 0x44
 8005b8a:	187b      	adds	r3, r7, r1
 8005b8c:	2260      	movs	r2, #96	; 0x60
 8005b8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b90:	187b      	adds	r3, r7, r1
 8005b92:	2202      	movs	r2, #2
 8005b94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b96:	187b      	adds	r3, r7, r1
 8005b98:	2200      	movs	r2, #0
 8005b9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b9c:	187b      	adds	r3, r7, r1
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8005ba2:	187b      	adds	r3, r7, r1
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ba8:	187b      	adds	r3, r7, r1
 8005baa:	4a4b      	ldr	r2, [pc, #300]	; (8005cd8 <HAL_UART_MspInit+0x26c>)
 8005bac:	0019      	movs	r1, r3
 8005bae:	0010      	movs	r0, r2
 8005bb0:	f002 f848 	bl	8007c44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	201c      	movs	r0, #28
 8005bba:	f001 fceb 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005bbe:	201c      	movs	r0, #28
 8005bc0:	f001 fcfd 	bl	80075be <HAL_NVIC_EnableIRQ>
}
 8005bc4:	e07c      	b.n	8005cc0 <HAL_UART_MspInit+0x254>
  else if(huart->Instance==USART3)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a44      	ldr	r2, [pc, #272]	; (8005cdc <HAL_UART_MspInit+0x270>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d139      	bne.n	8005c44 <HAL_UART_MspInit+0x1d8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005bd0:	4b3e      	ldr	r3, [pc, #248]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005bd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bd4:	4b3d      	ldr	r3, [pc, #244]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005bd6:	2180      	movs	r1, #128	; 0x80
 8005bd8:	02c9      	lsls	r1, r1, #11
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	63da      	str	r2, [r3, #60]	; 0x3c
 8005bde:	4b3b      	ldr	r3, [pc, #236]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005be0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005be2:	2380      	movs	r3, #128	; 0x80
 8005be4:	02db      	lsls	r3, r3, #11
 8005be6:	4013      	ands	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]
 8005bea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005bec:	4b37      	ldr	r3, [pc, #220]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005bee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf0:	4b36      	ldr	r3, [pc, #216]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005bf2:	2108      	movs	r1, #8
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	635a      	str	r2, [r3, #52]	; 0x34
 8005bf8:	4b34      	ldr	r3, [pc, #208]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	4013      	ands	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
 8005c02:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005c04:	2144      	movs	r1, #68	; 0x44
 8005c06:	187b      	adds	r3, r7, r1
 8005c08:	22c0      	movs	r2, #192	; 0xc0
 8005c0a:	0092      	lsls	r2, r2, #2
 8005c0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c0e:	187b      	adds	r3, r7, r1
 8005c10:	2202      	movs	r2, #2
 8005c12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c14:	187b      	adds	r3, r7, r1
 8005c16:	2200      	movs	r2, #0
 8005c18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c1a:	187b      	adds	r3, r7, r1
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8005c20:	187b      	adds	r3, r7, r1
 8005c22:	2200      	movs	r2, #0
 8005c24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005c26:	187b      	adds	r3, r7, r1
 8005c28:	4a2b      	ldr	r2, [pc, #172]	; (8005cd8 <HAL_UART_MspInit+0x26c>)
 8005c2a:	0019      	movs	r1, r3
 8005c2c:	0010      	movs	r0, r2
 8005c2e:	f002 f809 	bl	8007c44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8005c32:	2200      	movs	r2, #0
 8005c34:	2100      	movs	r1, #0
 8005c36:	201d      	movs	r0, #29
 8005c38:	f001 fcac 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8005c3c:	201d      	movs	r0, #29
 8005c3e:	f001 fcbe 	bl	80075be <HAL_NVIC_EnableIRQ>
}
 8005c42:	e03d      	b.n	8005cc0 <HAL_UART_MspInit+0x254>
  else if(huart->Instance==USART4)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a25      	ldr	r2, [pc, #148]	; (8005ce0 <HAL_UART_MspInit+0x274>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d138      	bne.n	8005cc0 <HAL_UART_MspInit+0x254>
    __HAL_RCC_USART4_CLK_ENABLE();
 8005c4e:	4b1f      	ldr	r3, [pc, #124]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c52:	4b1e      	ldr	r3, [pc, #120]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c54:	2180      	movs	r1, #128	; 0x80
 8005c56:	0309      	lsls	r1, r1, #12
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c5c:	4b1b      	ldr	r3, [pc, #108]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c60:	2380      	movs	r3, #128	; 0x80
 8005c62:	031b      	lsls	r3, r3, #12
 8005c64:	4013      	ands	r3, r2
 8005c66:	60fb      	str	r3, [r7, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c6a:	4b18      	ldr	r3, [pc, #96]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c6e:	4b17      	ldr	r3, [pc, #92]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c70:	2101      	movs	r1, #1
 8005c72:	430a      	orrs	r2, r1
 8005c74:	635a      	str	r2, [r3, #52]	; 0x34
 8005c76:	4b15      	ldr	r3, [pc, #84]	; (8005ccc <HAL_UART_MspInit+0x260>)
 8005c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	60bb      	str	r3, [r7, #8]
 8005c80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005c82:	2144      	movs	r1, #68	; 0x44
 8005c84:	187b      	adds	r3, r7, r1
 8005c86:	2203      	movs	r2, #3
 8005c88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c8a:	187b      	adds	r3, r7, r1
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c90:	187b      	adds	r3, r7, r1
 8005c92:	2200      	movs	r2, #0
 8005c94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c96:	187b      	adds	r3, r7, r1
 8005c98:	2200      	movs	r2, #0
 8005c9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8005c9c:	187b      	adds	r3, r7, r1
 8005c9e:	2204      	movs	r2, #4
 8005ca0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ca2:	187a      	adds	r2, r7, r1
 8005ca4:	23a0      	movs	r3, #160	; 0xa0
 8005ca6:	05db      	lsls	r3, r3, #23
 8005ca8:	0011      	movs	r1, r2
 8005caa:	0018      	movs	r0, r3
 8005cac:	f001 ffca 	bl	8007c44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	201d      	movs	r0, #29
 8005cb6:	f001 fc6d 	bl	8007594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8005cba:	201d      	movs	r0, #29
 8005cbc:	f001 fc7f 	bl	80075be <HAL_NVIC_EnableIRQ>
}
 8005cc0:	46c0      	nop			; (mov r8, r8)
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	b017      	add	sp, #92	; 0x5c
 8005cc6:	bd90      	pop	{r4, r7, pc}
 8005cc8:	40013800 	.word	0x40013800
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	50000800 	.word	0x50000800
 8005cd4:	40004400 	.word	0x40004400
 8005cd8:	50000c00 	.word	0x50000c00
 8005cdc:	40004800 	.word	0x40004800
 8005ce0:	40004c00 	.word	0x40004c00

08005ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ce8:	e7fe      	b.n	8005ce8 <NMI_Handler+0x4>

08005cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cee:	e7fe      	b.n	8005cee <HardFault_Handler+0x4>

08005cf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005cf4:	46c0      	nop			; (mov r8, r8)
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005cfe:	46c0      	nop			; (mov r8, r8)
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d08:	f000 f9b8 	bl	800607c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8005d0c:	f001 fc74 	bl	80075f8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8005d10:	46c0      	nop			; (mov r8, r8)
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
	...

08005d18 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005d1c:	4b03      	ldr	r3, [pc, #12]	; (8005d2c <DMA1_Channel1_IRQHandler+0x14>)
 8005d1e:	0018      	movs	r0, r3
 8005d20:	f001 fe4e 	bl	80079c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005d24:	46c0      	nop			; (mov r8, r8)
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	46c0      	nop			; (mov r8, r8)
 8005d2c:	20000488 	.word	0x20000488

08005d30 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005d34:	4b03      	ldr	r3, [pc, #12]	; (8005d44 <ADC1_IRQHandler+0x14>)
 8005d36:	0018      	movs	r0, r3
 8005d38:	f000 fd90 	bl	800685c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005d3c:	46c0      	nop			; (mov r8, r8)
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	20000424 	.word	0x20000424

08005d48 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d4c:	4b03      	ldr	r3, [pc, #12]	; (8005d5c <TIM6_IRQHandler+0x14>)
 8005d4e:	0018      	movs	r0, r3
 8005d50:	f004 f862 	bl	8009e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8005d54:	46c0      	nop			; (mov r8, r8)
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	46c0      	nop			; (mov r8, r8)
 8005d5c:	20000594 	.word	0x20000594

08005d60 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005d64:	4b03      	ldr	r3, [pc, #12]	; (8005d74 <TIM7_IRQHandler+0x14>)
 8005d66:	0018      	movs	r0, r3
 8005d68:	f004 f856 	bl	8009e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005d6c:	46c0      	nop			; (mov r8, r8)
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	46c0      	nop			; (mov r8, r8)
 8005d74:	200005e0 	.word	0x200005e0

08005d78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005d7c:	4b03      	ldr	r3, [pc, #12]	; (8005d8c <USART1_IRQHandler+0x14>)
 8005d7e:	0018      	movs	r0, r3
 8005d80:	f005 f81e 	bl	800adc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005d84:	46c0      	nop			; (mov r8, r8)
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	46c0      	nop			; (mov r8, r8)
 8005d8c:	2000062c 	.word	0x2000062c

08005d90 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d94:	4b03      	ldr	r3, [pc, #12]	; (8005da4 <USART2_IRQHandler+0x14>)
 8005d96:	0018      	movs	r0, r3
 8005d98:	f005 f812 	bl	800adc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005d9c:	46c0      	nop			; (mov r8, r8)
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	200006c0 	.word	0x200006c0

08005da8 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005dac:	4b05      	ldr	r3, [pc, #20]	; (8005dc4 <USART3_4_IRQHandler+0x1c>)
 8005dae:	0018      	movs	r0, r3
 8005db0:	f005 f806 	bl	800adc0 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 8005db4:	4b04      	ldr	r3, [pc, #16]	; (8005dc8 <USART3_4_IRQHandler+0x20>)
 8005db6:	0018      	movs	r0, r3
 8005db8:	f005 f802 	bl	800adc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8005dbc:	46c0      	nop			; (mov r8, r8)
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	46c0      	nop			; (mov r8, r8)
 8005dc4:	20000754 	.word	0x20000754
 8005dc8:	200007e8 	.word	0x200007e8

08005dcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	af00      	add	r7, sp, #0
	return 1;
 8005dd0:	2301      	movs	r3, #1
}
 8005dd2:	0018      	movs	r0, r3
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <_kill>:

int _kill(int pid, int sig)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005de2:	f006 f871 	bl	800bec8 <__errno>
 8005de6:	0003      	movs	r3, r0
 8005de8:	2216      	movs	r2, #22
 8005dea:	601a      	str	r2, [r3, #0]
	return -1;
 8005dec:	2301      	movs	r3, #1
 8005dee:	425b      	negs	r3, r3
}
 8005df0:	0018      	movs	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b002      	add	sp, #8
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <_exit>:

void _exit (int status)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005e00:	2301      	movs	r3, #1
 8005e02:	425a      	negs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	0011      	movs	r1, r2
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f7ff ffe5 	bl	8005dd8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005e0e:	e7fe      	b.n	8005e0e <_exit+0x16>

08005e10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	e00a      	b.n	8005e38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005e22:	e000      	b.n	8005e26 <_read+0x16>
 8005e24:	bf00      	nop
 8005e26:	0001      	movs	r1, r0
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	1c5a      	adds	r2, r3, #1
 8005e2c:	60ba      	str	r2, [r7, #8]
 8005e2e:	b2ca      	uxtb	r2, r1
 8005e30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	3301      	adds	r3, #1
 8005e36:	617b      	str	r3, [r7, #20]
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	dbf0      	blt.n	8005e22 <_read+0x12>
	}

return len;
 8005e40:	687b      	ldr	r3, [r7, #4]
}
 8005e42:	0018      	movs	r0, r3
 8005e44:	46bd      	mov	sp, r7
 8005e46:	b006      	add	sp, #24
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b086      	sub	sp, #24
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	60f8      	str	r0, [r7, #12]
 8005e52:	60b9      	str	r1, [r7, #8]
 8005e54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e56:	2300      	movs	r3, #0
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	e009      	b.n	8005e70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	60ba      	str	r2, [r7, #8]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	0018      	movs	r0, r3
 8005e66:	e000      	b.n	8005e6a <_write+0x20>
 8005e68:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	dbf1      	blt.n	8005e5c <_write+0x12>
	}
	return len;
 8005e78:	687b      	ldr	r3, [r7, #4]
}
 8005e7a:	0018      	movs	r0, r3
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	b006      	add	sp, #24
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <_close>:

int _close(int file)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b082      	sub	sp, #8
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
	return -1;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	425b      	negs	r3, r3
}
 8005e8e:	0018      	movs	r0, r3
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b002      	add	sp, #8
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b082      	sub	sp, #8
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	2280      	movs	r2, #128	; 0x80
 8005ea4:	0192      	lsls	r2, r2, #6
 8005ea6:	605a      	str	r2, [r3, #4]
	return 0;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	0018      	movs	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	b002      	add	sp, #8
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <_isatty>:

int _isatty(int file)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b082      	sub	sp, #8
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
	return 1;
 8005eba:	2301      	movs	r3, #1
}
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	b002      	add	sp, #8
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
	return 0;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	b004      	add	sp, #16
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ee4:	4a14      	ldr	r2, [pc, #80]	; (8005f38 <_sbrk+0x5c>)
 8005ee6:	4b15      	ldr	r3, [pc, #84]	; (8005f3c <_sbrk+0x60>)
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ef0:	4b13      	ldr	r3, [pc, #76]	; (8005f40 <_sbrk+0x64>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d102      	bne.n	8005efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ef8:	4b11      	ldr	r3, [pc, #68]	; (8005f40 <_sbrk+0x64>)
 8005efa:	4a12      	ldr	r2, [pc, #72]	; (8005f44 <_sbrk+0x68>)
 8005efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005efe:	4b10      	ldr	r3, [pc, #64]	; (8005f40 <_sbrk+0x64>)
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	18d3      	adds	r3, r2, r3
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d207      	bcs.n	8005f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005f0c:	f005 ffdc 	bl	800bec8 <__errno>
 8005f10:	0003      	movs	r3, r0
 8005f12:	220c      	movs	r2, #12
 8005f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005f16:	2301      	movs	r3, #1
 8005f18:	425b      	negs	r3, r3
 8005f1a:	e009      	b.n	8005f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005f1c:	4b08      	ldr	r3, [pc, #32]	; (8005f40 <_sbrk+0x64>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005f22:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <_sbrk+0x64>)
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	18d2      	adds	r2, r2, r3
 8005f2a:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <_sbrk+0x64>)
 8005f2c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
}
 8005f30:	0018      	movs	r0, r3
 8005f32:	46bd      	mov	sp, r7
 8005f34:	b006      	add	sp, #24
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	20009000 	.word	0x20009000
 8005f3c:	00000400 	.word	0x00000400
 8005f40:	2000087c 	.word	0x2000087c
 8005f44:	20000898 	.word	0x20000898

08005f48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f4c:	46c0      	nop			; (mov r8, r8)
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005f54:	480d      	ldr	r0, [pc, #52]	; (8005f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005f56:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005f58:	f7ff fff6 	bl	8005f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005f5c:	480c      	ldr	r0, [pc, #48]	; (8005f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8005f5e:	490d      	ldr	r1, [pc, #52]	; (8005f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005f60:	4a0d      	ldr	r2, [pc, #52]	; (8005f98 <LoopForever+0xe>)
  movs r3, #0
 8005f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f64:	e002      	b.n	8005f6c <LoopCopyDataInit>

08005f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f6a:	3304      	adds	r3, #4

08005f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f70:	d3f9      	bcc.n	8005f66 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f72:	4a0a      	ldr	r2, [pc, #40]	; (8005f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005f74:	4c0a      	ldr	r4, [pc, #40]	; (8005fa0 <LoopForever+0x16>)
  movs r3, #0
 8005f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f78:	e001      	b.n	8005f7e <LoopFillZerobss>

08005f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f7c:	3204      	adds	r2, #4

08005f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f80:	d3fb      	bcc.n	8005f7a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005f82:	f005 ffa7 	bl	800bed4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005f86:	f7fe fe37 	bl	8004bf8 <main>

08005f8a <LoopForever>:

LoopForever:
  b LoopForever
 8005f8a:	e7fe      	b.n	8005f8a <LoopForever>
  ldr   r0, =_estack
 8005f8c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f94:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8005f98:	0800f6f4 	.word	0x0800f6f4
  ldr r2, =_sbss
 8005f9c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8005fa0:	20000894 	.word	0x20000894

08005fa4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005fa4:	e7fe      	b.n	8005fa4 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

08005fa8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005fae:	1dfb      	adds	r3, r7, #7
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005fb4:	4b0b      	ldr	r3, [pc, #44]	; (8005fe4 <HAL_Init+0x3c>)
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	4b0a      	ldr	r3, [pc, #40]	; (8005fe4 <HAL_Init+0x3c>)
 8005fba:	2180      	movs	r1, #128	; 0x80
 8005fbc:	0049      	lsls	r1, r1, #1
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005fc2:	2000      	movs	r0, #0
 8005fc4:	f000 f810 	bl	8005fe8 <HAL_InitTick>
 8005fc8:	1e03      	subs	r3, r0, #0
 8005fca:	d003      	beq.n	8005fd4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005fcc:	1dfb      	adds	r3, r7, #7
 8005fce:	2201      	movs	r2, #1
 8005fd0:	701a      	strb	r2, [r3, #0]
 8005fd2:	e001      	b.n	8005fd8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005fd4:	f7ff fb8c 	bl	80056f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005fd8:	1dfb      	adds	r3, r7, #7
 8005fda:	781b      	ldrb	r3, [r3, #0]
}
 8005fdc:	0018      	movs	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	b002      	add	sp, #8
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	40022000 	.word	0x40022000

08005fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005fe8:	b590      	push	{r4, r7, lr}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005ff0:	230f      	movs	r3, #15
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005ff8:	4b1d      	ldr	r3, [pc, #116]	; (8006070 <HAL_InitTick+0x88>)
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d02b      	beq.n	8006058 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8006000:	4b1c      	ldr	r3, [pc, #112]	; (8006074 <HAL_InitTick+0x8c>)
 8006002:	681c      	ldr	r4, [r3, #0]
 8006004:	4b1a      	ldr	r3, [pc, #104]	; (8006070 <HAL_InitTick+0x88>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	0019      	movs	r1, r3
 800600a:	23fa      	movs	r3, #250	; 0xfa
 800600c:	0098      	lsls	r0, r3, #2
 800600e:	f7fa f893 	bl	8000138 <__udivsi3>
 8006012:	0003      	movs	r3, r0
 8006014:	0019      	movs	r1, r3
 8006016:	0020      	movs	r0, r4
 8006018:	f7fa f88e 	bl	8000138 <__udivsi3>
 800601c:	0003      	movs	r3, r0
 800601e:	0018      	movs	r0, r3
 8006020:	f001 fadd 	bl	80075de <HAL_SYSTICK_Config>
 8006024:	1e03      	subs	r3, r0, #0
 8006026:	d112      	bne.n	800604e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b03      	cmp	r3, #3
 800602c:	d80a      	bhi.n	8006044 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800602e:	6879      	ldr	r1, [r7, #4]
 8006030:	2301      	movs	r3, #1
 8006032:	425b      	negs	r3, r3
 8006034:	2200      	movs	r2, #0
 8006036:	0018      	movs	r0, r3
 8006038:	f001 faac 	bl	8007594 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800603c:	4b0e      	ldr	r3, [pc, #56]	; (8006078 <HAL_InitTick+0x90>)
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	e00d      	b.n	8006060 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8006044:	230f      	movs	r3, #15
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	2201      	movs	r2, #1
 800604a:	701a      	strb	r2, [r3, #0]
 800604c:	e008      	b.n	8006060 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800604e:	230f      	movs	r3, #15
 8006050:	18fb      	adds	r3, r7, r3
 8006052:	2201      	movs	r2, #1
 8006054:	701a      	strb	r2, [r3, #0]
 8006056:	e003      	b.n	8006060 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006058:	230f      	movs	r3, #15
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	2201      	movs	r2, #1
 800605e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8006060:	230f      	movs	r3, #15
 8006062:	18fb      	adds	r3, r7, r3
 8006064:	781b      	ldrb	r3, [r3, #0]
}
 8006066:	0018      	movs	r0, r3
 8006068:	46bd      	mov	sp, r7
 800606a:	b005      	add	sp, #20
 800606c:	bd90      	pop	{r4, r7, pc}
 800606e:	46c0      	nop			; (mov r8, r8)
 8006070:	2000000c 	.word	0x2000000c
 8006074:	20000004 	.word	0x20000004
 8006078:	20000008 	.word	0x20000008

0800607c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006080:	4b05      	ldr	r3, [pc, #20]	; (8006098 <HAL_IncTick+0x1c>)
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	001a      	movs	r2, r3
 8006086:	4b05      	ldr	r3, [pc, #20]	; (800609c <HAL_IncTick+0x20>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	18d2      	adds	r2, r2, r3
 800608c:	4b03      	ldr	r3, [pc, #12]	; (800609c <HAL_IncTick+0x20>)
 800608e:	601a      	str	r2, [r3, #0]
}
 8006090:	46c0      	nop			; (mov r8, r8)
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	46c0      	nop			; (mov r8, r8)
 8006098:	2000000c 	.word	0x2000000c
 800609c:	20000880 	.word	0x20000880

080060a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	af00      	add	r7, sp, #0
  return uwTick;
 80060a4:	4b02      	ldr	r3, [pc, #8]	; (80060b0 <HAL_GetTick+0x10>)
 80060a6:	681b      	ldr	r3, [r3, #0]
}
 80060a8:	0018      	movs	r0, r3
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	46c0      	nop			; (mov r8, r8)
 80060b0:	20000880 	.word	0x20000880

080060b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80060bc:	f7ff fff0 	bl	80060a0 <HAL_GetTick>
 80060c0:	0003      	movs	r3, r0
 80060c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3301      	adds	r3, #1
 80060cc:	d005      	beq.n	80060da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80060ce:	4b0a      	ldr	r3, [pc, #40]	; (80060f8 <HAL_Delay+0x44>)
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	001a      	movs	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	189b      	adds	r3, r3, r2
 80060d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	f7ff ffe0 	bl	80060a0 <HAL_GetTick>
 80060e0:	0002      	movs	r2, r0
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d8f7      	bhi.n	80060dc <HAL_Delay+0x28>
  {
  }
}
 80060ec:	46c0      	nop			; (mov r8, r8)
 80060ee:	46c0      	nop			; (mov r8, r8)
 80060f0:	46bd      	mov	sp, r7
 80060f2:	b004      	add	sp, #16
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	46c0      	nop			; (mov r8, r8)
 80060f8:	2000000c 	.word	0x2000000c

080060fc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8006104:	4b06      	ldr	r3, [pc, #24]	; (8006120 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a06      	ldr	r2, [pc, #24]	; (8006124 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800610a:	4013      	ands	r3, r2
 800610c:	0019      	movs	r1, r3
 800610e:	4b04      	ldr	r3, [pc, #16]	; (8006120 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	430a      	orrs	r2, r1
 8006114:	601a      	str	r2, [r3, #0]
}
 8006116:	46c0      	nop			; (mov r8, r8)
 8006118:	46bd      	mov	sp, r7
 800611a:	b002      	add	sp, #8
 800611c:	bd80      	pop	{r7, pc}
 800611e:	46c0      	nop			; (mov r8, r8)
 8006120:	40010000 	.word	0x40010000
 8006124:	fffff9ff 	.word	0xfffff9ff

08006128 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a05      	ldr	r2, [pc, #20]	; (800614c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8006138:	401a      	ands	r2, r3
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	431a      	orrs	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	601a      	str	r2, [r3, #0]
}
 8006142:	46c0      	nop			; (mov r8, r8)
 8006144:	46bd      	mov	sp, r7
 8006146:	b002      	add	sp, #8
 8006148:	bd80      	pop	{r7, pc}
 800614a:	46c0      	nop			; (mov r8, r8)
 800614c:	fe3fffff 	.word	0xfe3fffff

08006150 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	23e0      	movs	r3, #224	; 0xe0
 800615e:	045b      	lsls	r3, r3, #17
 8006160:	4013      	ands	r3, r2
}
 8006162:	0018      	movs	r0, r3
 8006164:	46bd      	mov	sp, r7
 8006166:	b002      	add	sp, #8
 8006168:	bd80      	pop	{r7, pc}

0800616a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b084      	sub	sp, #16
 800616e:	af00      	add	r7, sp, #0
 8006170:	60f8      	str	r0, [r7, #12]
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	2104      	movs	r1, #4
 800617e:	400a      	ands	r2, r1
 8006180:	2107      	movs	r1, #7
 8006182:	4091      	lsls	r1, r2
 8006184:	000a      	movs	r2, r1
 8006186:	43d2      	mvns	r2, r2
 8006188:	401a      	ands	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2104      	movs	r1, #4
 800618e:	400b      	ands	r3, r1
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	4099      	lsls	r1, r3
 8006194:	000b      	movs	r3, r1
 8006196:	431a      	orrs	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800619c:	46c0      	nop			; (mov r8, r8)
 800619e:	46bd      	mov	sp, r7
 80061a0:	b004      	add	sp, #16
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	683a      	ldr	r2, [r7, #0]
 80061b4:	2104      	movs	r1, #4
 80061b6:	400a      	ands	r2, r1
 80061b8:	2107      	movs	r1, #7
 80061ba:	4091      	lsls	r1, r2
 80061bc:	000a      	movs	r2, r1
 80061be:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2104      	movs	r1, #4
 80061c4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80061c6:	40da      	lsrs	r2, r3
 80061c8:	0013      	movs	r3, r2
}
 80061ca:	0018      	movs	r0, r3
 80061cc:	46bd      	mov	sp, r7
 80061ce:	b002      	add	sp, #8
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	23c0      	movs	r3, #192	; 0xc0
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	4013      	ands	r3, r2
 80061e4:	d101      	bne.n	80061ea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80061e6:	2301      	movs	r3, #1
 80061e8:	e000      	b.n	80061ec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	0018      	movs	r0, r3
 80061ee:	46bd      	mov	sp, r7
 80061f0:	b002      	add	sp, #8
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	211f      	movs	r1, #31
 8006208:	400a      	ands	r2, r1
 800620a:	210f      	movs	r1, #15
 800620c:	4091      	lsls	r1, r2
 800620e:	000a      	movs	r2, r1
 8006210:	43d2      	mvns	r2, r2
 8006212:	401a      	ands	r2, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	0e9b      	lsrs	r3, r3, #26
 8006218:	210f      	movs	r1, #15
 800621a:	4019      	ands	r1, r3
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	201f      	movs	r0, #31
 8006220:	4003      	ands	r3, r0
 8006222:	4099      	lsls	r1, r3
 8006224:	000b      	movs	r3, r1
 8006226:	431a      	orrs	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800622c:	46c0      	nop			; (mov r8, r8)
 800622e:	46bd      	mov	sp, r7
 8006230:	b004      	add	sp, #16
 8006232:	bd80      	pop	{r7, pc}

08006234 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	035b      	lsls	r3, r3, #13
 8006246:	0b5b      	lsrs	r3, r3, #13
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800624e:	46c0      	nop			; (mov r8, r8)
 8006250:	46bd      	mov	sp, r7
 8006252:	b002      	add	sp, #8
 8006254:	bd80      	pop	{r7, pc}

08006256 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b082      	sub	sp, #8
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	0352      	lsls	r2, r2, #13
 8006268:	0b52      	lsrs	r2, r2, #13
 800626a:	43d2      	mvns	r2, r2
 800626c:	401a      	ands	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	46bd      	mov	sp, r7
 8006276:	b002      	add	sp, #8
 8006278:	bd80      	pop	{r7, pc}

0800627a <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b082      	sub	sp, #8
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	2203      	movs	r2, #3
 8006288:	4013      	ands	r3, r2
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b002      	add	sp, #8
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	0212      	lsls	r2, r2, #8
 80062a8:	43d2      	mvns	r2, r2
 80062aa:	401a      	ands	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	021b      	lsls	r3, r3, #8
 80062b0:	6879      	ldr	r1, [r7, #4]
 80062b2:	400b      	ands	r3, r1
 80062b4:	4904      	ldr	r1, [pc, #16]	; (80062c8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80062b6:	400b      	ands	r3, r1
 80062b8:	431a      	orrs	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80062be:	46c0      	nop			; (mov r8, r8)
 80062c0:	46bd      	mov	sp, r7
 80062c2:	b004      	add	sp, #16
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	46c0      	nop			; (mov r8, r8)
 80062c8:	07ffff00 	.word	0x07ffff00

080062cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	4a05      	ldr	r2, [pc, #20]	; (80062f0 <LL_ADC_EnableInternalRegulator+0x24>)
 80062da:	4013      	ands	r3, r2
 80062dc:	2280      	movs	r2, #128	; 0x80
 80062de:	0552      	lsls	r2, r2, #21
 80062e0:	431a      	orrs	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	46bd      	mov	sp, r7
 80062ea:	b002      	add	sp, #8
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	6fffffe8 	.word	0x6fffffe8

080062f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	2380      	movs	r3, #128	; 0x80
 8006302:	055b      	lsls	r3, r3, #21
 8006304:	401a      	ands	r2, r3
 8006306:	2380      	movs	r3, #128	; 0x80
 8006308:	055b      	lsls	r3, r3, #21
 800630a:	429a      	cmp	r2, r3
 800630c:	d101      	bne.n	8006312 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800630e:	2301      	movs	r3, #1
 8006310:	e000      	b.n	8006314 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8006312:	2300      	movs	r3, #0
}
 8006314:	0018      	movs	r0, r3
 8006316:	46bd      	mov	sp, r7
 8006318:	b002      	add	sp, #8
 800631a:	bd80      	pop	{r7, pc}

0800631c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	4a04      	ldr	r2, [pc, #16]	; (800633c <LL_ADC_Enable+0x20>)
 800632a:	4013      	ands	r3, r2
 800632c:	2201      	movs	r2, #1
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006334:	46c0      	nop			; (mov r8, r8)
 8006336:	46bd      	mov	sp, r7
 8006338:	b002      	add	sp, #8
 800633a:	bd80      	pop	{r7, pc}
 800633c:	7fffffe8 	.word	0x7fffffe8

08006340 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	4a04      	ldr	r2, [pc, #16]	; (8006360 <LL_ADC_Disable+0x20>)
 800634e:	4013      	ands	r3, r2
 8006350:	2202      	movs	r2, #2
 8006352:	431a      	orrs	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006358:	46c0      	nop			; (mov r8, r8)
 800635a:	46bd      	mov	sp, r7
 800635c:	b002      	add	sp, #8
 800635e:	bd80      	pop	{r7, pc}
 8006360:	7fffffe8 	.word	0x7fffffe8

08006364 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	2201      	movs	r2, #1
 8006372:	4013      	ands	r3, r2
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <LL_ADC_IsEnabled+0x18>
 8006378:	2301      	movs	r3, #1
 800637a:	e000      	b.n	800637e <LL_ADC_IsEnabled+0x1a>
 800637c:	2300      	movs	r3, #0
}
 800637e:	0018      	movs	r0, r3
 8006380:	46bd      	mov	sp, r7
 8006382:	b002      	add	sp, #8
 8006384:	bd80      	pop	{r7, pc}

08006386 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b082      	sub	sp, #8
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	2202      	movs	r2, #2
 8006394:	4013      	ands	r3, r2
 8006396:	2b02      	cmp	r3, #2
 8006398:	d101      	bne.n	800639e <LL_ADC_IsDisableOngoing+0x18>
 800639a:	2301      	movs	r3, #1
 800639c:	e000      	b.n	80063a0 <LL_ADC_IsDisableOngoing+0x1a>
 800639e:	2300      	movs	r3, #0
}
 80063a0:	0018      	movs	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	b002      	add	sp, #8
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	4a04      	ldr	r2, [pc, #16]	; (80063c8 <LL_ADC_REG_StartConversion+0x20>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	2204      	movs	r2, #4
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80063c0:	46c0      	nop			; (mov r8, r8)
 80063c2:	46bd      	mov	sp, r7
 80063c4:	b002      	add	sp, #8
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	7fffffe8 	.word	0x7fffffe8

080063cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2204      	movs	r2, #4
 80063da:	4013      	ands	r3, r2
 80063dc:	2b04      	cmp	r3, #4
 80063de:	d101      	bne.n	80063e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80063e0:	2301      	movs	r3, #1
 80063e2:	e000      	b.n	80063e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	0018      	movs	r0, r3
 80063e8:	46bd      	mov	sp, r7
 80063ea:	b002      	add	sp, #8
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b088      	sub	sp, #32
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063f8:	231f      	movs	r3, #31
 80063fa:	18fb      	adds	r3, r7, r3
 80063fc:	2200      	movs	r2, #0
 80063fe:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8006400:	2300      	movs	r3, #0
 8006402:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8006404:	2300      	movs	r3, #0
 8006406:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006408:	2300      	movs	r3, #0
 800640a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e17f      	b.n	8006716 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	0018      	movs	r0, r3
 8006422:	f7ff f98d 	bl	8005740 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2254      	movs	r2, #84	; 0x54
 8006430:	2100      	movs	r1, #0
 8006432:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	0018      	movs	r0, r3
 800643a:	f7ff ff5b 	bl	80062f4 <LL_ADC_IsInternalRegulatorEnabled>
 800643e:	1e03      	subs	r3, r0, #0
 8006440:	d115      	bne.n	800646e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	0018      	movs	r0, r3
 8006448:	f7ff ff40 	bl	80062cc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800644c:	4bb4      	ldr	r3, [pc, #720]	; (8006720 <HAL_ADC_Init+0x330>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	49b4      	ldr	r1, [pc, #720]	; (8006724 <HAL_ADC_Init+0x334>)
 8006452:	0018      	movs	r0, r3
 8006454:	f7f9 fe70 	bl	8000138 <__udivsi3>
 8006458:	0003      	movs	r3, r0
 800645a:	3301      	adds	r3, #1
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006460:	e002      	b.n	8006468 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	3b01      	subs	r3, #1
 8006466:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1f9      	bne.n	8006462 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	0018      	movs	r0, r3
 8006474:	f7ff ff3e 	bl	80062f4 <LL_ADC_IsInternalRegulatorEnabled>
 8006478:	1e03      	subs	r3, r0, #0
 800647a:	d10f      	bne.n	800649c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006480:	2210      	movs	r2, #16
 8006482:	431a      	orrs	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800648c:	2201      	movs	r2, #1
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006494:	231f      	movs	r3, #31
 8006496:	18fb      	adds	r3, r7, r3
 8006498:	2201      	movs	r2, #1
 800649a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	0018      	movs	r0, r3
 80064a2:	f7ff ff93 	bl	80063cc <LL_ADC_REG_IsConversionOngoing>
 80064a6:	0003      	movs	r3, r0
 80064a8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064ae:	2210      	movs	r2, #16
 80064b0:	4013      	ands	r3, r2
 80064b2:	d000      	beq.n	80064b6 <HAL_ADC_Init+0xc6>
 80064b4:	e122      	b.n	80066fc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d000      	beq.n	80064be <HAL_ADC_Init+0xce>
 80064bc:	e11e      	b.n	80066fc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064c2:	4a99      	ldr	r2, [pc, #612]	; (8006728 <HAL_ADC_Init+0x338>)
 80064c4:	4013      	ands	r3, r2
 80064c6:	2202      	movs	r2, #2
 80064c8:	431a      	orrs	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	0018      	movs	r0, r3
 80064d4:	f7ff ff46 	bl	8006364 <LL_ADC_IsEnabled>
 80064d8:	1e03      	subs	r3, r0, #0
 80064da:	d000      	beq.n	80064de <HAL_ADC_Init+0xee>
 80064dc:	e0ad      	b.n	800663a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	7e1b      	ldrb	r3, [r3, #24]
 80064e6:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80064e8:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	7e5b      	ldrb	r3, [r3, #25]
 80064ee:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80064f0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7e9b      	ldrb	r3, [r3, #26]
 80064f6:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80064f8:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d002      	beq.n	8006508 <HAL_ADC_Init+0x118>
 8006502:	2380      	movs	r3, #128	; 0x80
 8006504:	015b      	lsls	r3, r3, #5
 8006506:	e000      	b.n	800650a <HAL_ADC_Init+0x11a>
 8006508:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800650a:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006510:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	da04      	bge.n	8006524 <HAL_ADC_Init+0x134>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	085b      	lsrs	r3, r3, #1
 8006522:	e001      	b.n	8006528 <HAL_ADC_Init+0x138>
 8006524:	2380      	movs	r3, #128	; 0x80
 8006526:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8006528:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	212c      	movs	r1, #44	; 0x2c
 800652e:	5c5b      	ldrb	r3, [r3, r1]
 8006530:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006532:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	4313      	orrs	r3, r2
 8006538:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2220      	movs	r2, #32
 800653e:	5c9b      	ldrb	r3, [r3, r2]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d115      	bne.n	8006570 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	7e9b      	ldrb	r3, [r3, #26]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d105      	bne.n	8006558 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2280      	movs	r2, #128	; 0x80
 8006550:	0252      	lsls	r2, r2, #9
 8006552:	4313      	orrs	r3, r2
 8006554:	61bb      	str	r3, [r7, #24]
 8006556:	e00b      	b.n	8006570 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800655c:	2220      	movs	r2, #32
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006568:	2201      	movs	r2, #1
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00a      	beq.n	800658e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800657c:	23e0      	movs	r3, #224	; 0xe0
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006586:	4313      	orrs	r3, r2
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	4313      	orrs	r3, r2
 800658c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	4a65      	ldr	r2, [pc, #404]	; (800672c <HAL_ADC_Init+0x33c>)
 8006596:	4013      	ands	r3, r2
 8006598:	0019      	movs	r1, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69ba      	ldr	r2, [r7, #24]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	0f9b      	lsrs	r3, r3, #30
 80065aa:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065b0:	4313      	orrs	r3, r2
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	223c      	movs	r2, #60	; 0x3c
 80065bc:	5c9b      	ldrb	r3, [r3, r2]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d111      	bne.n	80065e6 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	0f9b      	lsrs	r3, r3, #30
 80065c8:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80065ce:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80065d4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80065da:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	4313      	orrs	r3, r2
 80065e0:	2201      	movs	r2, #1
 80065e2:	4313      	orrs	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	4a50      	ldr	r2, [pc, #320]	; (8006730 <HAL_ADC_Init+0x340>)
 80065ee:	4013      	ands	r3, r2
 80065f0:	0019      	movs	r1, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	23c0      	movs	r3, #192	; 0xc0
 8006602:	061b      	lsls	r3, r3, #24
 8006604:	429a      	cmp	r2, r3
 8006606:	d018      	beq.n	800663a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800660c:	2380      	movs	r3, #128	; 0x80
 800660e:	05db      	lsls	r3, r3, #23
 8006610:	429a      	cmp	r2, r3
 8006612:	d012      	beq.n	800663a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006618:	2380      	movs	r3, #128	; 0x80
 800661a:	061b      	lsls	r3, r3, #24
 800661c:	429a      	cmp	r2, r3
 800661e:	d00c      	beq.n	800663a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8006620:	4b44      	ldr	r3, [pc, #272]	; (8006734 <HAL_ADC_Init+0x344>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a44      	ldr	r2, [pc, #272]	; (8006738 <HAL_ADC_Init+0x348>)
 8006626:	4013      	ands	r3, r2
 8006628:	0019      	movs	r1, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	23f0      	movs	r3, #240	; 0xf0
 8006630:	039b      	lsls	r3, r3, #14
 8006632:	401a      	ands	r2, r3
 8006634:	4b3f      	ldr	r3, [pc, #252]	; (8006734 <HAL_ADC_Init+0x344>)
 8006636:	430a      	orrs	r2, r1
 8006638:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6818      	ldr	r0, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006642:	001a      	movs	r2, r3
 8006644:	2100      	movs	r1, #0
 8006646:	f7ff fd90 	bl	800616a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6818      	ldr	r0, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006652:	493a      	ldr	r1, [pc, #232]	; (800673c <HAL_ADC_Init+0x34c>)
 8006654:	001a      	movs	r2, r3
 8006656:	f7ff fd88 	bl	800616a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d109      	bne.n	8006676 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2110      	movs	r1, #16
 800666e:	4249      	negs	r1, r1
 8006670:	430a      	orrs	r2, r1
 8006672:	629a      	str	r2, [r3, #40]	; 0x28
 8006674:	e018      	b.n	80066a8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691a      	ldr	r2, [r3, #16]
 800667a:	2380      	movs	r3, #128	; 0x80
 800667c:	039b      	lsls	r3, r3, #14
 800667e:	429a      	cmp	r2, r3
 8006680:	d112      	bne.n	80066a8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	69db      	ldr	r3, [r3, #28]
 800668c:	3b01      	subs	r3, #1
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	221c      	movs	r2, #28
 8006692:	4013      	ands	r3, r2
 8006694:	2210      	movs	r2, #16
 8006696:	4252      	negs	r2, r2
 8006698:	409a      	lsls	r2, r3
 800669a:	0011      	movs	r1, r2
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2100      	movs	r1, #0
 80066ae:	0018      	movs	r0, r3
 80066b0:	f7ff fd78 	bl	80061a4 <LL_ADC_GetSamplingTimeCommonChannels>
 80066b4:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d10b      	bne.n	80066d6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c8:	2203      	movs	r2, #3
 80066ca:	4393      	bics	r3, r2
 80066cc:	2201      	movs	r2, #1
 80066ce:	431a      	orrs	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80066d4:	e01c      	b.n	8006710 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066da:	2212      	movs	r2, #18
 80066dc:	4393      	bics	r3, r2
 80066de:	2210      	movs	r2, #16
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ea:	2201      	movs	r2, #1
 80066ec:	431a      	orrs	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80066f2:	231f      	movs	r3, #31
 80066f4:	18fb      	adds	r3, r7, r3
 80066f6:	2201      	movs	r2, #1
 80066f8:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80066fa:	e009      	b.n	8006710 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006700:	2210      	movs	r2, #16
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006708:	231f      	movs	r3, #31
 800670a:	18fb      	adds	r3, r7, r3
 800670c:	2201      	movs	r2, #1
 800670e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8006710:	231f      	movs	r3, #31
 8006712:	18fb      	adds	r3, r7, r3
 8006714:	781b      	ldrb	r3, [r3, #0]
}
 8006716:	0018      	movs	r0, r3
 8006718:	46bd      	mov	sp, r7
 800671a:	b008      	add	sp, #32
 800671c:	bd80      	pop	{r7, pc}
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	20000004 	.word	0x20000004
 8006724:	00030d40 	.word	0x00030d40
 8006728:	fffffefd 	.word	0xfffffefd
 800672c:	fffe0201 	.word	0xfffe0201
 8006730:	1ffffc02 	.word	0x1ffffc02
 8006734:	40012708 	.word	0x40012708
 8006738:	ffc3ffff 	.word	0xffc3ffff
 800673c:	07ffff04 	.word	0x07ffff04

08006740 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006740:	b5b0      	push	{r4, r5, r7, lr}
 8006742:	b086      	sub	sp, #24
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	0018      	movs	r0, r3
 8006752:	f7ff fe3b 	bl	80063cc <LL_ADC_REG_IsConversionOngoing>
 8006756:	1e03      	subs	r3, r0, #0
 8006758:	d16c      	bne.n	8006834 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2254      	movs	r2, #84	; 0x54
 800675e:	5c9b      	ldrb	r3, [r3, r2]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d101      	bne.n	8006768 <HAL_ADC_Start_DMA+0x28>
 8006764:	2302      	movs	r3, #2
 8006766:	e06c      	b.n	8006842 <HAL_ADC_Start_DMA+0x102>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2254      	movs	r2, #84	; 0x54
 800676c:	2101      	movs	r1, #1
 800676e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	4013      	ands	r3, r2
 800677a:	d113      	bne.n	80067a4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	0018      	movs	r0, r3
 8006782:	f7ff fdef 	bl	8006364 <LL_ADC_IsEnabled>
 8006786:	1e03      	subs	r3, r0, #0
 8006788:	d004      	beq.n	8006794 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	0018      	movs	r0, r3
 8006790:	f7ff fdd6 	bl	8006340 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2101      	movs	r1, #1
 80067a0:	430a      	orrs	r2, r1
 80067a2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80067a4:	2517      	movs	r5, #23
 80067a6:	197c      	adds	r4, r7, r5
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	0018      	movs	r0, r3
 80067ac:	f000 fb5e 	bl	8006e6c <ADC_Enable>
 80067b0:	0003      	movs	r3, r0
 80067b2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80067b4:	002c      	movs	r4, r5
 80067b6:	193b      	adds	r3, r7, r4
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d13e      	bne.n	800683c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067c2:	4a22      	ldr	r2, [pc, #136]	; (800684c <HAL_ADC_Start_DMA+0x10c>)
 80067c4:	4013      	ands	r3, r2
 80067c6:	2280      	movs	r2, #128	; 0x80
 80067c8:	0052      	lsls	r2, r2, #1
 80067ca:	431a      	orrs	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067da:	4a1d      	ldr	r2, [pc, #116]	; (8006850 <HAL_ADC_Start_DMA+0x110>)
 80067dc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067e2:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <HAL_ADC_Start_DMA+0x114>)
 80067e4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ea:	4a1b      	ldr	r2, [pc, #108]	; (8006858 <HAL_ADC_Start_DMA+0x118>)
 80067ec:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	221c      	movs	r2, #28
 80067f4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2254      	movs	r2, #84	; 0x54
 80067fa:	2100      	movs	r1, #0
 80067fc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2110      	movs	r1, #16
 800680a:	430a      	orrs	r2, r1
 800680c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3340      	adds	r3, #64	; 0x40
 8006818:	0019      	movs	r1, r3
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	193c      	adds	r4, r7, r4
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f000 ff7c 	bl	800771c <HAL_DMA_Start_IT>
 8006824:	0003      	movs	r3, r0
 8006826:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	0018      	movs	r0, r3
 800682e:	f7ff fdbb 	bl	80063a8 <LL_ADC_REG_StartConversion>
 8006832:	e003      	b.n	800683c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006834:	2317      	movs	r3, #23
 8006836:	18fb      	adds	r3, r7, r3
 8006838:	2202      	movs	r2, #2
 800683a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800683c:	2317      	movs	r3, #23
 800683e:	18fb      	adds	r3, r7, r3
 8006840:	781b      	ldrb	r3, [r3, #0]
}
 8006842:	0018      	movs	r0, r3
 8006844:	46bd      	mov	sp, r7
 8006846:	b006      	add	sp, #24
 8006848:	bdb0      	pop	{r4, r5, r7, pc}
 800684a:	46c0      	nop			; (mov r8, r8)
 800684c:	fffff0fe 	.word	0xfffff0fe
 8006850:	08007035 	.word	0x08007035
 8006854:	080070fd 	.word	0x080070fd
 8006858:	0800711b 	.word	0x0800711b

0800685c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b086      	sub	sp, #24
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006864:	2300      	movs	r3, #0
 8006866:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	2202      	movs	r2, #2
 800687c:	4013      	ands	r3, r2
 800687e:	d017      	beq.n	80068b0 <HAL_ADC_IRQHandler+0x54>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2202      	movs	r2, #2
 8006884:	4013      	ands	r3, r2
 8006886:	d013      	beq.n	80068b0 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800688c:	2210      	movs	r2, #16
 800688e:	4013      	ands	r3, r2
 8006890:	d106      	bne.n	80068a0 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006896:	2280      	movs	r2, #128	; 0x80
 8006898:	0112      	lsls	r2, r2, #4
 800689a:	431a      	orrs	r2, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	0018      	movs	r0, r3
 80068a4:	f000 fdba 	bl	800741c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2202      	movs	r2, #2
 80068ae:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	2204      	movs	r2, #4
 80068b4:	4013      	ands	r3, r2
 80068b6:	d003      	beq.n	80068c0 <HAL_ADC_IRQHandler+0x64>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2204      	movs	r2, #4
 80068bc:	4013      	ands	r3, r2
 80068be:	d107      	bne.n	80068d0 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	2208      	movs	r2, #8
 80068c4:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80068c6:	d04d      	beq.n	8006964 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2208      	movs	r2, #8
 80068cc:	4013      	ands	r3, r2
 80068ce:	d049      	beq.n	8006964 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068d4:	2210      	movs	r2, #16
 80068d6:	4013      	ands	r3, r2
 80068d8:	d106      	bne.n	80068e8 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068de:	2280      	movs	r2, #128	; 0x80
 80068e0:	0092      	lsls	r2, r2, #2
 80068e2:	431a      	orrs	r2, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	0018      	movs	r0, r3
 80068ee:	f7ff fc70 	bl	80061d2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80068f2:	1e03      	subs	r3, r0, #0
 80068f4:	d02e      	beq.n	8006954 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	7e9b      	ldrb	r3, [r3, #26]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d12a      	bne.n	8006954 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2208      	movs	r2, #8
 8006906:	4013      	ands	r3, r2
 8006908:	2b08      	cmp	r3, #8
 800690a:	d123      	bne.n	8006954 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	0018      	movs	r0, r3
 8006912:	f7ff fd5b 	bl	80063cc <LL_ADC_REG_IsConversionOngoing>
 8006916:	1e03      	subs	r3, r0, #0
 8006918:	d110      	bne.n	800693c <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	210c      	movs	r1, #12
 8006926:	438a      	bics	r2, r1
 8006928:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800692e:	4a56      	ldr	r2, [pc, #344]	; (8006a88 <HAL_ADC_IRQHandler+0x22c>)
 8006930:	4013      	ands	r3, r2
 8006932:	2201      	movs	r2, #1
 8006934:	431a      	orrs	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	659a      	str	r2, [r3, #88]	; 0x58
 800693a:	e00b      	b.n	8006954 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006940:	2220      	movs	r2, #32
 8006942:	431a      	orrs	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800694c:	2201      	movs	r2, #1
 800694e:	431a      	orrs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	0018      	movs	r0, r3
 8006958:	f7fd f8d4 	bl	8003b04 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	220c      	movs	r2, #12
 8006962:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2280      	movs	r2, #128	; 0x80
 8006968:	4013      	ands	r3, r2
 800696a:	d012      	beq.n	8006992 <HAL_ADC_IRQHandler+0x136>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2280      	movs	r2, #128	; 0x80
 8006970:	4013      	ands	r3, r2
 8006972:	d00e      	beq.n	8006992 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006978:	2280      	movs	r2, #128	; 0x80
 800697a:	0252      	lsls	r2, r2, #9
 800697c:	431a      	orrs	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	0018      	movs	r0, r3
 8006986:	f000 f889 	bl	8006a9c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2280      	movs	r2, #128	; 0x80
 8006990:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	2380      	movs	r3, #128	; 0x80
 8006996:	005b      	lsls	r3, r3, #1
 8006998:	4013      	ands	r3, r2
 800699a:	d014      	beq.n	80069c6 <HAL_ADC_IRQHandler+0x16a>
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	2380      	movs	r3, #128	; 0x80
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	4013      	ands	r3, r2
 80069a4:	d00f      	beq.n	80069c6 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069aa:	2280      	movs	r2, #128	; 0x80
 80069ac:	0292      	lsls	r2, r2, #10
 80069ae:	431a      	orrs	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	0018      	movs	r0, r3
 80069b8:	f000 fd20 	bl	80073fc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2280      	movs	r2, #128	; 0x80
 80069c2:	0052      	lsls	r2, r2, #1
 80069c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	2380      	movs	r3, #128	; 0x80
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4013      	ands	r3, r2
 80069ce:	d014      	beq.n	80069fa <HAL_ADC_IRQHandler+0x19e>
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	2380      	movs	r3, #128	; 0x80
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	4013      	ands	r3, r2
 80069d8:	d00f      	beq.n	80069fa <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069de:	2280      	movs	r2, #128	; 0x80
 80069e0:	02d2      	lsls	r2, r2, #11
 80069e2:	431a      	orrs	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	0018      	movs	r0, r3
 80069ec:	f000 fd0e 	bl	800740c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2280      	movs	r2, #128	; 0x80
 80069f6:	0092      	lsls	r2, r2, #2
 80069f8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	2210      	movs	r2, #16
 80069fe:	4013      	ands	r3, r2
 8006a00:	d02b      	beq.n	8006a5a <HAL_ADC_IRQHandler+0x1fe>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2210      	movs	r2, #16
 8006a06:	4013      	ands	r3, r2
 8006a08:	d027      	beq.n	8006a5a <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d102      	bne.n	8006a18 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8006a12:	2301      	movs	r3, #1
 8006a14:	617b      	str	r3, [r7, #20]
 8006a16:	e008      	b.n	8006a2a <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	0018      	movs	r0, r3
 8006a1e:	f7ff fc2c 	bl	800627a <LL_ADC_REG_GetDMATransfer>
 8006a22:	1e03      	subs	r3, r0, #0
 8006a24:	d001      	beq.n	8006a2a <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8006a26:	2301      	movs	r3, #1
 8006a28:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d110      	bne.n	8006a52 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a34:	2280      	movs	r2, #128	; 0x80
 8006a36:	00d2      	lsls	r2, r2, #3
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a42:	2202      	movs	r2, #2
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	0018      	movs	r0, r3
 8006a4e:	f000 f82d 	bl	8006aac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2210      	movs	r2, #16
 8006a58:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	2380      	movs	r3, #128	; 0x80
 8006a5e:	019b      	lsls	r3, r3, #6
 8006a60:	4013      	ands	r3, r2
 8006a62:	d00d      	beq.n	8006a80 <HAL_ADC_IRQHandler+0x224>
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	2380      	movs	r3, #128	; 0x80
 8006a68:	019b      	lsls	r3, r3, #6
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	d008      	beq.n	8006a80 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	0018      	movs	r0, r3
 8006a72:	f000 fcdb 	bl	800742c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2280      	movs	r2, #128	; 0x80
 8006a7c:	0192      	lsls	r2, r2, #6
 8006a7e:	601a      	str	r2, [r3, #0]
  }
}
 8006a80:	46c0      	nop			; (mov r8, r8)
 8006a82:	46bd      	mov	sp, r7
 8006a84:	b006      	add	sp, #24
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	fffffefe 	.word	0xfffffefe

08006a8c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006a94:	46c0      	nop			; (mov r8, r8)
 8006a96:	46bd      	mov	sp, r7
 8006a98:	b002      	add	sp, #8
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006aa4:	46c0      	nop			; (mov r8, r8)
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b002      	add	sp, #8
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006ab4:	46c0      	nop			; (mov r8, r8)
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b002      	add	sp, #8
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ac6:	2317      	movs	r3, #23
 8006ac8:	18fb      	adds	r3, r7, r3
 8006aca:	2200      	movs	r2, #0
 8006acc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2254      	movs	r2, #84	; 0x54
 8006ad6:	5c9b      	ldrb	r3, [r3, r2]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d101      	bne.n	8006ae0 <HAL_ADC_ConfigChannel+0x24>
 8006adc:	2302      	movs	r3, #2
 8006ade:	e1c0      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x3a6>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2254      	movs	r2, #84	; 0x54
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fc6d 	bl	80063cc <LL_ADC_REG_IsConversionOngoing>
 8006af2:	1e03      	subs	r3, r0, #0
 8006af4:	d000      	beq.n	8006af8 <HAL_ADC_ConfigChannel+0x3c>
 8006af6:	e1a3      	b.n	8006e40 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d100      	bne.n	8006b02 <HAL_ADC_ConfigChannel+0x46>
 8006b00:	e143      	b.n	8006d8a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691a      	ldr	r2, [r3, #16]
 8006b06:	2380      	movs	r3, #128	; 0x80
 8006b08:	061b      	lsls	r3, r3, #24
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d004      	beq.n	8006b18 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b12:	4ac1      	ldr	r2, [pc, #772]	; (8006e18 <HAL_ADC_ConfigChannel+0x35c>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d108      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	0019      	movs	r1, r3
 8006b22:	0010      	movs	r0, r2
 8006b24:	f7ff fb86 	bl	8006234 <LL_ADC_REG_SetSequencerChAdd>
 8006b28:	e0c9      	b.n	8006cbe <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	211f      	movs	r1, #31
 8006b34:	400b      	ands	r3, r1
 8006b36:	210f      	movs	r1, #15
 8006b38:	4099      	lsls	r1, r3
 8006b3a:	000b      	movs	r3, r1
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	4013      	ands	r3, r2
 8006b40:	0019      	movs	r1, r3
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	035b      	lsls	r3, r3, #13
 8006b48:	0b5b      	lsrs	r3, r3, #13
 8006b4a:	d105      	bne.n	8006b58 <HAL_ADC_ConfigChannel+0x9c>
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	0e9b      	lsrs	r3, r3, #26
 8006b52:	221f      	movs	r2, #31
 8006b54:	4013      	ands	r3, r2
 8006b56:	e098      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	4013      	ands	r3, r2
 8006b60:	d000      	beq.n	8006b64 <HAL_ADC_ConfigChannel+0xa8>
 8006b62:	e091      	b.n	8006c88 <HAL_ADC_ConfigChannel+0x1cc>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2202      	movs	r2, #2
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	d000      	beq.n	8006b70 <HAL_ADC_ConfigChannel+0xb4>
 8006b6e:	e089      	b.n	8006c84 <HAL_ADC_ConfigChannel+0x1c8>
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2204      	movs	r2, #4
 8006b76:	4013      	ands	r3, r2
 8006b78:	d000      	beq.n	8006b7c <HAL_ADC_ConfigChannel+0xc0>
 8006b7a:	e081      	b.n	8006c80 <HAL_ADC_ConfigChannel+0x1c4>
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2208      	movs	r2, #8
 8006b82:	4013      	ands	r3, r2
 8006b84:	d000      	beq.n	8006b88 <HAL_ADC_ConfigChannel+0xcc>
 8006b86:	e079      	b.n	8006c7c <HAL_ADC_ConfigChannel+0x1c0>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2210      	movs	r2, #16
 8006b8e:	4013      	ands	r3, r2
 8006b90:	d000      	beq.n	8006b94 <HAL_ADC_ConfigChannel+0xd8>
 8006b92:	e071      	b.n	8006c78 <HAL_ADC_ConfigChannel+0x1bc>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	d000      	beq.n	8006ba0 <HAL_ADC_ConfigChannel+0xe4>
 8006b9e:	e069      	b.n	8006c74 <HAL_ADC_ConfigChannel+0x1b8>
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2240      	movs	r2, #64	; 0x40
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	d000      	beq.n	8006bac <HAL_ADC_ConfigChannel+0xf0>
 8006baa:	e061      	b.n	8006c70 <HAL_ADC_ConfigChannel+0x1b4>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2280      	movs	r2, #128	; 0x80
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	d000      	beq.n	8006bb8 <HAL_ADC_ConfigChannel+0xfc>
 8006bb6:	e059      	b.n	8006c6c <HAL_ADC_ConfigChannel+0x1b0>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	2380      	movs	r3, #128	; 0x80
 8006bbe:	005b      	lsls	r3, r3, #1
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	d151      	bne.n	8006c68 <HAL_ADC_ConfigChannel+0x1ac>
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	2380      	movs	r3, #128	; 0x80
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4013      	ands	r3, r2
 8006bce:	d149      	bne.n	8006c64 <HAL_ADC_ConfigChannel+0x1a8>
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	2380      	movs	r3, #128	; 0x80
 8006bd6:	00db      	lsls	r3, r3, #3
 8006bd8:	4013      	ands	r3, r2
 8006bda:	d141      	bne.n	8006c60 <HAL_ADC_ConfigChannel+0x1a4>
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	2380      	movs	r3, #128	; 0x80
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	4013      	ands	r3, r2
 8006be6:	d139      	bne.n	8006c5c <HAL_ADC_ConfigChannel+0x1a0>
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	2380      	movs	r3, #128	; 0x80
 8006bee:	015b      	lsls	r3, r3, #5
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	d131      	bne.n	8006c58 <HAL_ADC_ConfigChannel+0x19c>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	2380      	movs	r3, #128	; 0x80
 8006bfa:	019b      	lsls	r3, r3, #6
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	d129      	bne.n	8006c54 <HAL_ADC_ConfigChannel+0x198>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	2380      	movs	r3, #128	; 0x80
 8006c06:	01db      	lsls	r3, r3, #7
 8006c08:	4013      	ands	r3, r2
 8006c0a:	d121      	bne.n	8006c50 <HAL_ADC_ConfigChannel+0x194>
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	2380      	movs	r3, #128	; 0x80
 8006c12:	021b      	lsls	r3, r3, #8
 8006c14:	4013      	ands	r3, r2
 8006c16:	d119      	bne.n	8006c4c <HAL_ADC_ConfigChannel+0x190>
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	2380      	movs	r3, #128	; 0x80
 8006c1e:	025b      	lsls	r3, r3, #9
 8006c20:	4013      	ands	r3, r2
 8006c22:	d111      	bne.n	8006c48 <HAL_ADC_ConfigChannel+0x18c>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	2380      	movs	r3, #128	; 0x80
 8006c2a:	029b      	lsls	r3, r3, #10
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	d109      	bne.n	8006c44 <HAL_ADC_ConfigChannel+0x188>
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	2380      	movs	r3, #128	; 0x80
 8006c36:	02db      	lsls	r3, r3, #11
 8006c38:	4013      	ands	r3, r2
 8006c3a:	d001      	beq.n	8006c40 <HAL_ADC_ConfigChannel+0x184>
 8006c3c:	2312      	movs	r3, #18
 8006c3e:	e024      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c40:	2300      	movs	r3, #0
 8006c42:	e022      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c44:	2311      	movs	r3, #17
 8006c46:	e020      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c48:	2310      	movs	r3, #16
 8006c4a:	e01e      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c4c:	230f      	movs	r3, #15
 8006c4e:	e01c      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c50:	230e      	movs	r3, #14
 8006c52:	e01a      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c54:	230d      	movs	r3, #13
 8006c56:	e018      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c58:	230c      	movs	r3, #12
 8006c5a:	e016      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c5c:	230b      	movs	r3, #11
 8006c5e:	e014      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c60:	230a      	movs	r3, #10
 8006c62:	e012      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c64:	2309      	movs	r3, #9
 8006c66:	e010      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c68:	2308      	movs	r3, #8
 8006c6a:	e00e      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c6c:	2307      	movs	r3, #7
 8006c6e:	e00c      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c70:	2306      	movs	r3, #6
 8006c72:	e00a      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c74:	2305      	movs	r3, #5
 8006c76:	e008      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c78:	2304      	movs	r3, #4
 8006c7a:	e006      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e004      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c80:	2302      	movs	r3, #2
 8006c82:	e002      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c84:	2301      	movs	r3, #1
 8006c86:	e000      	b.n	8006c8a <HAL_ADC_ConfigChannel+0x1ce>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	6852      	ldr	r2, [r2, #4]
 8006c8e:	201f      	movs	r0, #31
 8006c90:	4002      	ands	r2, r0
 8006c92:	4093      	lsls	r3, r2
 8006c94:	000a      	movs	r2, r1
 8006c96:	431a      	orrs	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	089b      	lsrs	r3, r3, #2
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d808      	bhi.n	8006cbe <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6818      	ldr	r0, [r3, #0]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	6859      	ldr	r1, [r3, #4]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	001a      	movs	r2, r3
 8006cba:	f7ff fa9b 	bl	80061f4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	6819      	ldr	r1, [r3, #0]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	001a      	movs	r2, r3
 8006ccc:	f7ff fae2 	bl	8006294 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	db00      	blt.n	8006cda <HAL_ADC_ConfigChannel+0x21e>
 8006cd8:	e0bc      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006cda:	4b50      	ldr	r3, [pc, #320]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006cdc:	0018      	movs	r0, r3
 8006cde:	f7ff fa37 	bl	8006150 <LL_ADC_GetCommonPathInternalCh>
 8006ce2:	0003      	movs	r3, r0
 8006ce4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a4d      	ldr	r2, [pc, #308]	; (8006e20 <HAL_ADC_ConfigChannel+0x364>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d122      	bne.n	8006d36 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	2380      	movs	r3, #128	; 0x80
 8006cf4:	041b      	lsls	r3, r3, #16
 8006cf6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006cf8:	d11d      	bne.n	8006d36 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	2280      	movs	r2, #128	; 0x80
 8006cfe:	0412      	lsls	r2, r2, #16
 8006d00:	4313      	orrs	r3, r2
 8006d02:	4a46      	ldr	r2, [pc, #280]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006d04:	0019      	movs	r1, r3
 8006d06:	0010      	movs	r0, r2
 8006d08:	f7ff fa0e 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d0c:	4b45      	ldr	r3, [pc, #276]	; (8006e24 <HAL_ADC_ConfigChannel+0x368>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4945      	ldr	r1, [pc, #276]	; (8006e28 <HAL_ADC_ConfigChannel+0x36c>)
 8006d12:	0018      	movs	r0, r3
 8006d14:	f7f9 fa10 	bl	8000138 <__udivsi3>
 8006d18:	0003      	movs	r3, r0
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	0013      	movs	r3, r2
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	189b      	adds	r3, r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006d26:	e002      	b.n	8006d2e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f9      	bne.n	8006d28 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006d34:	e08e      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a3c      	ldr	r2, [pc, #240]	; (8006e2c <HAL_ADC_ConfigChannel+0x370>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d10e      	bne.n	8006d5e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	2380      	movs	r3, #128	; 0x80
 8006d44:	045b      	lsls	r3, r3, #17
 8006d46:	4013      	ands	r3, r2
 8006d48:	d109      	bne.n	8006d5e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	2280      	movs	r2, #128	; 0x80
 8006d4e:	0452      	lsls	r2, r2, #17
 8006d50:	4313      	orrs	r3, r2
 8006d52:	4a32      	ldr	r2, [pc, #200]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006d54:	0019      	movs	r1, r3
 8006d56:	0010      	movs	r0, r2
 8006d58:	f7ff f9e6 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
 8006d5c:	e07a      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a33      	ldr	r2, [pc, #204]	; (8006e30 <HAL_ADC_ConfigChannel+0x374>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d000      	beq.n	8006d6a <HAL_ADC_ConfigChannel+0x2ae>
 8006d68:	e074      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	2380      	movs	r3, #128	; 0x80
 8006d6e:	03db      	lsls	r3, r3, #15
 8006d70:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006d72:	d000      	beq.n	8006d76 <HAL_ADC_ConfigChannel+0x2ba>
 8006d74:	e06e      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	2280      	movs	r2, #128	; 0x80
 8006d7a:	03d2      	lsls	r2, r2, #15
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	4a27      	ldr	r2, [pc, #156]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006d80:	0019      	movs	r1, r3
 8006d82:	0010      	movs	r0, r2
 8006d84:	f7ff f9d0 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
 8006d88:	e064      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	691a      	ldr	r2, [r3, #16]
 8006d8e:	2380      	movs	r3, #128	; 0x80
 8006d90:	061b      	lsls	r3, r3, #24
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d004      	beq.n	8006da0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d9a:	4a1f      	ldr	r2, [pc, #124]	; (8006e18 <HAL_ADC_ConfigChannel+0x35c>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d107      	bne.n	8006db0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	0019      	movs	r1, r3
 8006daa:	0010      	movs	r0, r2
 8006dac:	f7ff fa53 	bl	8006256 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	da4d      	bge.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006db8:	4b18      	ldr	r3, [pc, #96]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f7ff f9c8 	bl	8006150 <LL_ADC_GetCommonPathInternalCh>
 8006dc0:	0003      	movs	r3, r0
 8006dc2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a15      	ldr	r2, [pc, #84]	; (8006e20 <HAL_ADC_ConfigChannel+0x364>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d108      	bne.n	8006de0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	4a18      	ldr	r2, [pc, #96]	; (8006e34 <HAL_ADC_ConfigChannel+0x378>)
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	4a11      	ldr	r2, [pc, #68]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006dd6:	0019      	movs	r1, r3
 8006dd8:	0010      	movs	r0, r2
 8006dda:	f7ff f9a5 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
 8006dde:	e039      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a11      	ldr	r2, [pc, #68]	; (8006e2c <HAL_ADC_ConfigChannel+0x370>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d108      	bne.n	8006dfc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	4a12      	ldr	r2, [pc, #72]	; (8006e38 <HAL_ADC_ConfigChannel+0x37c>)
 8006dee:	4013      	ands	r3, r2
 8006df0:	4a0a      	ldr	r2, [pc, #40]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006df2:	0019      	movs	r1, r3
 8006df4:	0010      	movs	r0, r2
 8006df6:	f7ff f997 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
 8006dfa:	e02b      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a0b      	ldr	r2, [pc, #44]	; (8006e30 <HAL_ADC_ConfigChannel+0x374>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d126      	bne.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	4a0c      	ldr	r2, [pc, #48]	; (8006e3c <HAL_ADC_ConfigChannel+0x380>)
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	4a03      	ldr	r2, [pc, #12]	; (8006e1c <HAL_ADC_ConfigChannel+0x360>)
 8006e0e:	0019      	movs	r1, r3
 8006e10:	0010      	movs	r0, r2
 8006e12:	f7ff f989 	bl	8006128 <LL_ADC_SetCommonPathInternalCh>
 8006e16:	e01d      	b.n	8006e54 <HAL_ADC_ConfigChannel+0x398>
 8006e18:	80000004 	.word	0x80000004
 8006e1c:	40012708 	.word	0x40012708
 8006e20:	b0001000 	.word	0xb0001000
 8006e24:	20000004 	.word	0x20000004
 8006e28:	00030d40 	.word	0x00030d40
 8006e2c:	b8004000 	.word	0xb8004000
 8006e30:	b4002000 	.word	0xb4002000
 8006e34:	ff7fffff 	.word	0xff7fffff
 8006e38:	feffffff 	.word	0xfeffffff
 8006e3c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e44:	2220      	movs	r2, #32
 8006e46:	431a      	orrs	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006e4c:	2317      	movs	r3, #23
 8006e4e:	18fb      	adds	r3, r7, r3
 8006e50:	2201      	movs	r2, #1
 8006e52:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2254      	movs	r2, #84	; 0x54
 8006e58:	2100      	movs	r1, #0
 8006e5a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8006e5c:	2317      	movs	r3, #23
 8006e5e:	18fb      	adds	r3, r7, r3
 8006e60:	781b      	ldrb	r3, [r3, #0]
}
 8006e62:	0018      	movs	r0, r3
 8006e64:	46bd      	mov	sp, r7
 8006e66:	b006      	add	sp, #24
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	46c0      	nop			; (mov r8, r8)

08006e6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	0018      	movs	r0, r3
 8006e7e:	f7ff fa71 	bl	8006364 <LL_ADC_IsEnabled>
 8006e82:	1e03      	subs	r3, r0, #0
 8006e84:	d000      	beq.n	8006e88 <ADC_Enable+0x1c>
 8006e86:	e069      	b.n	8006f5c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	4a36      	ldr	r2, [pc, #216]	; (8006f68 <ADC_Enable+0xfc>)
 8006e90:	4013      	ands	r3, r2
 8006e92:	d00d      	beq.n	8006eb0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e98:	2210      	movs	r2, #16
 8006e9a:	431a      	orrs	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e056      	b.n	8006f5e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	0018      	movs	r0, r3
 8006eb6:	f7ff fa31 	bl	800631c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8006eba:	4b2c      	ldr	r3, [pc, #176]	; (8006f6c <ADC_Enable+0x100>)
 8006ebc:	0018      	movs	r0, r3
 8006ebe:	f7ff f947 	bl	8006150 <LL_ADC_GetCommonPathInternalCh>
 8006ec2:	0002      	movs	r2, r0
 8006ec4:	2380      	movs	r3, #128	; 0x80
 8006ec6:	041b      	lsls	r3, r3, #16
 8006ec8:	4013      	ands	r3, r2
 8006eca:	d00f      	beq.n	8006eec <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006ecc:	4b28      	ldr	r3, [pc, #160]	; (8006f70 <ADC_Enable+0x104>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4928      	ldr	r1, [pc, #160]	; (8006f74 <ADC_Enable+0x108>)
 8006ed2:	0018      	movs	r0, r3
 8006ed4:	f7f9 f930 	bl	8000138 <__udivsi3>
 8006ed8:	0003      	movs	r3, r0
 8006eda:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8006edc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006ede:	e002      	b.n	8006ee6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1f9      	bne.n	8006ee0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	7e5b      	ldrb	r3, [r3, #25]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d033      	beq.n	8006f5c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006ef4:	f7ff f8d4 	bl	80060a0 <HAL_GetTick>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006efc:	e027      	b.n	8006f4e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	0018      	movs	r0, r3
 8006f04:	f7ff fa2e 	bl	8006364 <LL_ADC_IsEnabled>
 8006f08:	1e03      	subs	r3, r0, #0
 8006f0a:	d104      	bne.n	8006f16 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	0018      	movs	r0, r3
 8006f12:	f7ff fa03 	bl	800631c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006f16:	f7ff f8c3 	bl	80060a0 <HAL_GetTick>
 8006f1a:	0002      	movs	r2, r0
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d914      	bls.n	8006f4e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d00d      	beq.n	8006f4e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f36:	2210      	movs	r2, #16
 8006f38:	431a      	orrs	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f42:	2201      	movs	r2, #1
 8006f44:	431a      	orrs	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e007      	b.n	8006f5e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2201      	movs	r2, #1
 8006f56:	4013      	ands	r3, r2
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d1d0      	bne.n	8006efe <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	0018      	movs	r0, r3
 8006f60:	46bd      	mov	sp, r7
 8006f62:	b004      	add	sp, #16
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	46c0      	nop			; (mov r8, r8)
 8006f68:	80000017 	.word	0x80000017
 8006f6c:	40012708 	.word	0x40012708
 8006f70:	20000004 	.word	0x20000004
 8006f74:	00030d40 	.word	0x00030d40

08006f78 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	0018      	movs	r0, r3
 8006f86:	f7ff f9fe 	bl	8006386 <LL_ADC_IsDisableOngoing>
 8006f8a:	0003      	movs	r3, r0
 8006f8c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	0018      	movs	r0, r3
 8006f94:	f7ff f9e6 	bl	8006364 <LL_ADC_IsEnabled>
 8006f98:	1e03      	subs	r3, r0, #0
 8006f9a:	d046      	beq.n	800702a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d143      	bne.n	800702a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	2205      	movs	r2, #5
 8006faa:	4013      	ands	r3, r2
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d10d      	bne.n	8006fcc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	0018      	movs	r0, r3
 8006fb6:	f7ff f9c3 	bl	8006340 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2203      	movs	r2, #3
 8006fc0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006fc2:	f7ff f86d 	bl	80060a0 <HAL_GetTick>
 8006fc6:	0003      	movs	r3, r0
 8006fc8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fca:	e028      	b.n	800701e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd0:	2210      	movs	r2, #16
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fdc:	2201      	movs	r2, #1
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e021      	b.n	800702c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006fe8:	f7ff f85a 	bl	80060a0 <HAL_GetTick>
 8006fec:	0002      	movs	r2, r0
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d913      	bls.n	800701e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	4013      	ands	r3, r2
 8007000:	d00d      	beq.n	800701e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007006:	2210      	movs	r2, #16
 8007008:	431a      	orrs	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007012:	2201      	movs	r2, #1
 8007014:	431a      	orrs	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e006      	b.n	800702c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	2201      	movs	r2, #1
 8007026:	4013      	ands	r3, r2
 8007028:	d1de      	bne.n	8006fe8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	0018      	movs	r0, r3
 800702e:	46bd      	mov	sp, r7
 8007030:	b004      	add	sp, #16
 8007032:	bd80      	pop	{r7, pc}

08007034 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007040:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007046:	2250      	movs	r2, #80	; 0x50
 8007048:	4013      	ands	r3, r2
 800704a:	d141      	bne.n	80070d0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007050:	2280      	movs	r2, #128	; 0x80
 8007052:	0092      	lsls	r2, r2, #2
 8007054:	431a      	orrs	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	0018      	movs	r0, r3
 8007060:	f7ff f8b7 	bl	80061d2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007064:	1e03      	subs	r3, r0, #0
 8007066:	d02e      	beq.n	80070c6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	7e9b      	ldrb	r3, [r3, #26]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d12a      	bne.n	80070c6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2208      	movs	r2, #8
 8007078:	4013      	ands	r3, r2
 800707a:	2b08      	cmp	r3, #8
 800707c:	d123      	bne.n	80070c6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	0018      	movs	r0, r3
 8007084:	f7ff f9a2 	bl	80063cc <LL_ADC_REG_IsConversionOngoing>
 8007088:	1e03      	subs	r3, r0, #0
 800708a:	d110      	bne.n	80070ae <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685a      	ldr	r2, [r3, #4]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	210c      	movs	r1, #12
 8007098:	438a      	bics	r2, r1
 800709a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a0:	4a15      	ldr	r2, [pc, #84]	; (80070f8 <ADC_DMAConvCplt+0xc4>)
 80070a2:	4013      	ands	r3, r2
 80070a4:	2201      	movs	r2, #1
 80070a6:	431a      	orrs	r2, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	659a      	str	r2, [r3, #88]	; 0x58
 80070ac:	e00b      	b.n	80070c6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070b2:	2220      	movs	r2, #32
 80070b4:	431a      	orrs	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070be:	2201      	movs	r2, #1
 80070c0:	431a      	orrs	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	0018      	movs	r0, r3
 80070ca:	f7fc fd1b 	bl	8003b04 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070ce:	e00f      	b.n	80070f0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d4:	2210      	movs	r2, #16
 80070d6:	4013      	ands	r3, r2
 80070d8:	d004      	beq.n	80070e4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	0018      	movs	r0, r3
 80070de:	f7ff fce5 	bl	8006aac <HAL_ADC_ErrorCallback>
}
 80070e2:	e005      	b.n	80070f0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	0010      	movs	r0, r2
 80070ee:	4798      	blx	r3
}
 80070f0:	46c0      	nop			; (mov r8, r8)
 80070f2:	46bd      	mov	sp, r7
 80070f4:	b004      	add	sp, #16
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	fffffefe 	.word	0xfffffefe

080070fc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007108:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	0018      	movs	r0, r3
 800710e:	f7ff fcbd 	bl	8006a8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007112:	46c0      	nop			; (mov r8, r8)
 8007114:	46bd      	mov	sp, r7
 8007116:	b004      	add	sp, #16
 8007118:	bd80      	pop	{r7, pc}

0800711a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800711a:	b580      	push	{r7, lr}
 800711c:	b084      	sub	sp, #16
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007126:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800712c:	2240      	movs	r2, #64	; 0x40
 800712e:	431a      	orrs	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007138:	2204      	movs	r2, #4
 800713a:	431a      	orrs	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	0018      	movs	r0, r3
 8007144:	f7ff fcb2 	bl	8006aac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007148:	46c0      	nop			; (mov r8, r8)
 800714a:	46bd      	mov	sp, r7
 800714c:	b004      	add	sp, #16
 800714e:	bd80      	pop	{r7, pc}

08007150 <LL_ADC_SetCalibrationFactor>:
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	22b4      	movs	r2, #180	; 0xb4
 800715e:	589b      	ldr	r3, [r3, r2]
 8007160:	227f      	movs	r2, #127	; 0x7f
 8007162:	4393      	bics	r3, r2
 8007164:	001a      	movs	r2, r3
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	431a      	orrs	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	21b4      	movs	r1, #180	; 0xb4
 800716e:	505a      	str	r2, [r3, r1]
}
 8007170:	46c0      	nop			; (mov r8, r8)
 8007172:	46bd      	mov	sp, r7
 8007174:	b002      	add	sp, #8
 8007176:	bd80      	pop	{r7, pc}

08007178 <LL_ADC_GetCalibrationFactor>:
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	22b4      	movs	r2, #180	; 0xb4
 8007184:	589b      	ldr	r3, [r3, r2]
 8007186:	227f      	movs	r2, #127	; 0x7f
 8007188:	4013      	ands	r3, r2
}
 800718a:	0018      	movs	r0, r3
 800718c:	46bd      	mov	sp, r7
 800718e:	b002      	add	sp, #8
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <LL_ADC_Enable>:
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	4a04      	ldr	r2, [pc, #16]	; (80071b4 <LL_ADC_Enable+0x20>)
 80071a2:	4013      	ands	r3, r2
 80071a4:	2201      	movs	r2, #1
 80071a6:	431a      	orrs	r2, r3
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	609a      	str	r2, [r3, #8]
}
 80071ac:	46c0      	nop			; (mov r8, r8)
 80071ae:	46bd      	mov	sp, r7
 80071b0:	b002      	add	sp, #8
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	7fffffe8 	.word	0x7fffffe8

080071b8 <LL_ADC_Disable>:
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	4a04      	ldr	r2, [pc, #16]	; (80071d8 <LL_ADC_Disable+0x20>)
 80071c6:	4013      	ands	r3, r2
 80071c8:	2202      	movs	r2, #2
 80071ca:	431a      	orrs	r2, r3
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	609a      	str	r2, [r3, #8]
}
 80071d0:	46c0      	nop			; (mov r8, r8)
 80071d2:	46bd      	mov	sp, r7
 80071d4:	b002      	add	sp, #8
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	7fffffe8 	.word	0x7fffffe8

080071dc <LL_ADC_IsEnabled>:
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	2201      	movs	r2, #1
 80071ea:	4013      	ands	r3, r2
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d101      	bne.n	80071f4 <LL_ADC_IsEnabled+0x18>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e000      	b.n	80071f6 <LL_ADC_IsEnabled+0x1a>
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	0018      	movs	r0, r3
 80071f8:	46bd      	mov	sp, r7
 80071fa:	b002      	add	sp, #8
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <LL_ADC_StartCalibration>:
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	4a05      	ldr	r2, [pc, #20]	; (8007224 <LL_ADC_StartCalibration+0x24>)
 800720e:	4013      	ands	r3, r2
 8007210:	2280      	movs	r2, #128	; 0x80
 8007212:	0612      	lsls	r2, r2, #24
 8007214:	431a      	orrs	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	609a      	str	r2, [r3, #8]
}
 800721a:	46c0      	nop			; (mov r8, r8)
 800721c:	46bd      	mov	sp, r7
 800721e:	b002      	add	sp, #8
 8007220:	bd80      	pop	{r7, pc}
 8007222:	46c0      	nop			; (mov r8, r8)
 8007224:	7fffffe8 	.word	0x7fffffe8

08007228 <LL_ADC_IsCalibrationOnGoing>:
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	0fdb      	lsrs	r3, r3, #31
 8007236:	07da      	lsls	r2, r3, #31
 8007238:	2380      	movs	r3, #128	; 0x80
 800723a:	061b      	lsls	r3, r3, #24
 800723c:	429a      	cmp	r2, r3
 800723e:	d101      	bne.n	8007244 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007240:	2301      	movs	r3, #1
 8007242:	e000      	b.n	8007246 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8007244:	2300      	movs	r3, #0
}
 8007246:	0018      	movs	r0, r3
 8007248:	46bd      	mov	sp, r7
 800724a:	b002      	add	sp, #8
 800724c:	bd80      	pop	{r7, pc}
	...

08007250 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8007250:	b590      	push	{r4, r7, lr}
 8007252:	b089      	sub	sp, #36	; 0x24
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007258:	2300      	movs	r3, #0
 800725a:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800725c:	2300      	movs	r3, #0
 800725e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2254      	movs	r2, #84	; 0x54
 8007264:	5c9b      	ldrb	r3, [r3, r2]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d101      	bne.n	800726e <HAL_ADCEx_Calibration_Start+0x1e>
 800726a:	2302      	movs	r3, #2
 800726c:	e0ba      	b.n	80073e4 <HAL_ADCEx_Calibration_Start+0x194>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2254      	movs	r2, #84	; 0x54
 8007272:	2101      	movs	r1, #1
 8007274:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007276:	2317      	movs	r3, #23
 8007278:	18fc      	adds	r4, r7, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	0018      	movs	r0, r3
 800727e:	f7ff fe7b 	bl	8006f78 <ADC_Disable>
 8007282:	0003      	movs	r3, r0
 8007284:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	0018      	movs	r0, r3
 800728c:	f7ff ffa6 	bl	80071dc <LL_ADC_IsEnabled>
 8007290:	1e03      	subs	r3, r0, #0
 8007292:	d000      	beq.n	8007296 <HAL_ADCEx_Calibration_Start+0x46>
 8007294:	e099      	b.n	80073ca <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800729a:	4a54      	ldr	r2, [pc, #336]	; (80073ec <HAL_ADCEx_Calibration_Start+0x19c>)
 800729c:	4013      	ands	r3, r2
 800729e:	2202      	movs	r2, #2
 80072a0:	431a      	orrs	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	4a50      	ldr	r2, [pc, #320]	; (80073f0 <HAL_ADCEx_Calibration_Start+0x1a0>)
 80072ae:	4013      	ands	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68da      	ldr	r2, [r3, #12]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	494d      	ldr	r1, [pc, #308]	; (80073f4 <HAL_ADCEx_Calibration_Start+0x1a4>)
 80072be:	400a      	ands	r2, r1
 80072c0:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80072c2:	2300      	movs	r3, #0
 80072c4:	61fb      	str	r3, [r7, #28]
 80072c6:	e02d      	b.n	8007324 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	0018      	movs	r0, r3
 80072ce:	f7ff ff97 	bl	8007200 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80072d2:	e014      	b.n	80072fe <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	3301      	adds	r3, #1
 80072d8:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	4a46      	ldr	r2, [pc, #280]	; (80073f8 <HAL_ADCEx_Calibration_Start+0x1a8>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d90d      	bls.n	80072fe <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072e6:	2212      	movs	r2, #18
 80072e8:	4393      	bics	r3, r2
 80072ea:	2210      	movs	r2, #16
 80072ec:	431a      	orrs	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2254      	movs	r2, #84	; 0x54
 80072f6:	2100      	movs	r1, #0
 80072f8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e072      	b.n	80073e4 <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	0018      	movs	r0, r3
 8007304:	f7ff ff90 	bl	8007228 <LL_ADC_IsCalibrationOnGoing>
 8007308:	1e03      	subs	r3, r0, #0
 800730a:	d1e3      	bne.n	80072d4 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	0018      	movs	r0, r3
 8007312:	f7ff ff31 	bl	8007178 <LL_ADC_GetCalibrationFactor>
 8007316:	0002      	movs	r2, r0
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	189b      	adds	r3, r3, r2
 800731c:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	3301      	adds	r3, #1
 8007322:	61fb      	str	r3, [r7, #28]
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	2b07      	cmp	r3, #7
 8007328:	d9ce      	bls.n	80072c8 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800732a:	69f9      	ldr	r1, [r7, #28]
 800732c:	69b8      	ldr	r0, [r7, #24]
 800732e:	f7f8 ff03 	bl	8000138 <__udivsi3>
 8007332:	0003      	movs	r3, r0
 8007334:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	0018      	movs	r0, r3
 800733c:	f7ff ff2a 	bl	8007194 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	0011      	movs	r1, r2
 8007348:	0018      	movs	r0, r3
 800734a:	f7ff ff01 	bl	8007150 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	0018      	movs	r0, r3
 8007354:	f7ff ff30 	bl	80071b8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007358:	f7fe fea2 	bl	80060a0 <HAL_GetTick>
 800735c:	0003      	movs	r3, r0
 800735e:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007360:	e01b      	b.n	800739a <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007362:	f7fe fe9d 	bl	80060a0 <HAL_GetTick>
 8007366:	0002      	movs	r2, r0
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	d914      	bls.n	800739a <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	0018      	movs	r0, r3
 8007376:	f7ff ff31 	bl	80071dc <LL_ADC_IsEnabled>
 800737a:	1e03      	subs	r3, r0, #0
 800737c:	d00d      	beq.n	800739a <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007382:	2210      	movs	r2, #16
 8007384:	431a      	orrs	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800738e:	2201      	movs	r2, #1
 8007390:	431a      	orrs	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e024      	b.n	80073e4 <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	0018      	movs	r0, r3
 80073a0:	f7ff ff1c 	bl	80071dc <LL_ADC_IsEnabled>
 80073a4:	1e03      	subs	r3, r0, #0
 80073a6:	d1dc      	bne.n	8007362 <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68d9      	ldr	r1, [r3, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	693a      	ldr	r2, [r7, #16]
 80073b4:	430a      	orrs	r2, r1
 80073b6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073bc:	2203      	movs	r2, #3
 80073be:	4393      	bics	r3, r2
 80073c0:	2201      	movs	r2, #1
 80073c2:	431a      	orrs	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	659a      	str	r2, [r3, #88]	; 0x58
 80073c8:	e005      	b.n	80073d6 <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ce:	2210      	movs	r2, #16
 80073d0:	431a      	orrs	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2254      	movs	r2, #84	; 0x54
 80073da:	2100      	movs	r1, #0
 80073dc:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80073de:	2317      	movs	r3, #23
 80073e0:	18fb      	adds	r3, r7, r3
 80073e2:	781b      	ldrb	r3, [r3, #0]
}
 80073e4:	0018      	movs	r0, r3
 80073e6:	46bd      	mov	sp, r7
 80073e8:	b009      	add	sp, #36	; 0x24
 80073ea:	bd90      	pop	{r4, r7, pc}
 80073ec:	fffffefd 	.word	0xfffffefd
 80073f0:	00008003 	.word	0x00008003
 80073f4:	ffff7ffc 	.word	0xffff7ffc
 80073f8:	0002f1ff 	.word	0x0002f1ff

080073fc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007404:	46c0      	nop			; (mov r8, r8)
 8007406:	46bd      	mov	sp, r7
 8007408:	b002      	add	sp, #8
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007414:	46c0      	nop			; (mov r8, r8)
 8007416:	46bd      	mov	sp, r7
 8007418:	b002      	add	sp, #8
 800741a:	bd80      	pop	{r7, pc}

0800741c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007424:	46c0      	nop			; (mov r8, r8)
 8007426:	46bd      	mov	sp, r7
 8007428:	b002      	add	sp, #8
 800742a:	bd80      	pop	{r7, pc}

0800742c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8007434:	46c0      	nop			; (mov r8, r8)
 8007436:	46bd      	mov	sp, r7
 8007438:	b002      	add	sp, #8
 800743a:	bd80      	pop	{r7, pc}

0800743c <__NVIC_EnableIRQ>:
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	0002      	movs	r2, r0
 8007444:	1dfb      	adds	r3, r7, #7
 8007446:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007448:	1dfb      	adds	r3, r7, #7
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	2b7f      	cmp	r3, #127	; 0x7f
 800744e:	d809      	bhi.n	8007464 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007450:	1dfb      	adds	r3, r7, #7
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	001a      	movs	r2, r3
 8007456:	231f      	movs	r3, #31
 8007458:	401a      	ands	r2, r3
 800745a:	4b04      	ldr	r3, [pc, #16]	; (800746c <__NVIC_EnableIRQ+0x30>)
 800745c:	2101      	movs	r1, #1
 800745e:	4091      	lsls	r1, r2
 8007460:	000a      	movs	r2, r1
 8007462:	601a      	str	r2, [r3, #0]
}
 8007464:	46c0      	nop			; (mov r8, r8)
 8007466:	46bd      	mov	sp, r7
 8007468:	b002      	add	sp, #8
 800746a:	bd80      	pop	{r7, pc}
 800746c:	e000e100 	.word	0xe000e100

08007470 <__NVIC_SetPriority>:
{
 8007470:	b590      	push	{r4, r7, lr}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	0002      	movs	r2, r0
 8007478:	6039      	str	r1, [r7, #0]
 800747a:	1dfb      	adds	r3, r7, #7
 800747c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800747e:	1dfb      	adds	r3, r7, #7
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	2b7f      	cmp	r3, #127	; 0x7f
 8007484:	d828      	bhi.n	80074d8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007486:	4a2f      	ldr	r2, [pc, #188]	; (8007544 <__NVIC_SetPriority+0xd4>)
 8007488:	1dfb      	adds	r3, r7, #7
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	b25b      	sxtb	r3, r3
 800748e:	089b      	lsrs	r3, r3, #2
 8007490:	33c0      	adds	r3, #192	; 0xc0
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	589b      	ldr	r3, [r3, r2]
 8007496:	1dfa      	adds	r2, r7, #7
 8007498:	7812      	ldrb	r2, [r2, #0]
 800749a:	0011      	movs	r1, r2
 800749c:	2203      	movs	r2, #3
 800749e:	400a      	ands	r2, r1
 80074a0:	00d2      	lsls	r2, r2, #3
 80074a2:	21ff      	movs	r1, #255	; 0xff
 80074a4:	4091      	lsls	r1, r2
 80074a6:	000a      	movs	r2, r1
 80074a8:	43d2      	mvns	r2, r2
 80074aa:	401a      	ands	r2, r3
 80074ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	019b      	lsls	r3, r3, #6
 80074b2:	22ff      	movs	r2, #255	; 0xff
 80074b4:	401a      	ands	r2, r3
 80074b6:	1dfb      	adds	r3, r7, #7
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	0018      	movs	r0, r3
 80074bc:	2303      	movs	r3, #3
 80074be:	4003      	ands	r3, r0
 80074c0:	00db      	lsls	r3, r3, #3
 80074c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80074c4:	481f      	ldr	r0, [pc, #124]	; (8007544 <__NVIC_SetPriority+0xd4>)
 80074c6:	1dfb      	adds	r3, r7, #7
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	b25b      	sxtb	r3, r3
 80074cc:	089b      	lsrs	r3, r3, #2
 80074ce:	430a      	orrs	r2, r1
 80074d0:	33c0      	adds	r3, #192	; 0xc0
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	501a      	str	r2, [r3, r0]
}
 80074d6:	e031      	b.n	800753c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80074d8:	4a1b      	ldr	r2, [pc, #108]	; (8007548 <__NVIC_SetPriority+0xd8>)
 80074da:	1dfb      	adds	r3, r7, #7
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	0019      	movs	r1, r3
 80074e0:	230f      	movs	r3, #15
 80074e2:	400b      	ands	r3, r1
 80074e4:	3b08      	subs	r3, #8
 80074e6:	089b      	lsrs	r3, r3, #2
 80074e8:	3306      	adds	r3, #6
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	18d3      	adds	r3, r2, r3
 80074ee:	3304      	adds	r3, #4
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	1dfa      	adds	r2, r7, #7
 80074f4:	7812      	ldrb	r2, [r2, #0]
 80074f6:	0011      	movs	r1, r2
 80074f8:	2203      	movs	r2, #3
 80074fa:	400a      	ands	r2, r1
 80074fc:	00d2      	lsls	r2, r2, #3
 80074fe:	21ff      	movs	r1, #255	; 0xff
 8007500:	4091      	lsls	r1, r2
 8007502:	000a      	movs	r2, r1
 8007504:	43d2      	mvns	r2, r2
 8007506:	401a      	ands	r2, r3
 8007508:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	019b      	lsls	r3, r3, #6
 800750e:	22ff      	movs	r2, #255	; 0xff
 8007510:	401a      	ands	r2, r3
 8007512:	1dfb      	adds	r3, r7, #7
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	0018      	movs	r0, r3
 8007518:	2303      	movs	r3, #3
 800751a:	4003      	ands	r3, r0
 800751c:	00db      	lsls	r3, r3, #3
 800751e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007520:	4809      	ldr	r0, [pc, #36]	; (8007548 <__NVIC_SetPriority+0xd8>)
 8007522:	1dfb      	adds	r3, r7, #7
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	001c      	movs	r4, r3
 8007528:	230f      	movs	r3, #15
 800752a:	4023      	ands	r3, r4
 800752c:	3b08      	subs	r3, #8
 800752e:	089b      	lsrs	r3, r3, #2
 8007530:	430a      	orrs	r2, r1
 8007532:	3306      	adds	r3, #6
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	18c3      	adds	r3, r0, r3
 8007538:	3304      	adds	r3, #4
 800753a:	601a      	str	r2, [r3, #0]
}
 800753c:	46c0      	nop			; (mov r8, r8)
 800753e:	46bd      	mov	sp, r7
 8007540:	b003      	add	sp, #12
 8007542:	bd90      	pop	{r4, r7, pc}
 8007544:	e000e100 	.word	0xe000e100
 8007548:	e000ed00 	.word	0xe000ed00

0800754c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	1e5a      	subs	r2, r3, #1
 8007558:	2380      	movs	r3, #128	; 0x80
 800755a:	045b      	lsls	r3, r3, #17
 800755c:	429a      	cmp	r2, r3
 800755e:	d301      	bcc.n	8007564 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007560:	2301      	movs	r3, #1
 8007562:	e010      	b.n	8007586 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007564:	4b0a      	ldr	r3, [pc, #40]	; (8007590 <SysTick_Config+0x44>)
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	3a01      	subs	r2, #1
 800756a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800756c:	2301      	movs	r3, #1
 800756e:	425b      	negs	r3, r3
 8007570:	2103      	movs	r1, #3
 8007572:	0018      	movs	r0, r3
 8007574:	f7ff ff7c 	bl	8007470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007578:	4b05      	ldr	r3, [pc, #20]	; (8007590 <SysTick_Config+0x44>)
 800757a:	2200      	movs	r2, #0
 800757c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800757e:	4b04      	ldr	r3, [pc, #16]	; (8007590 <SysTick_Config+0x44>)
 8007580:	2207      	movs	r2, #7
 8007582:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007584:	2300      	movs	r3, #0
}
 8007586:	0018      	movs	r0, r3
 8007588:	46bd      	mov	sp, r7
 800758a:	b002      	add	sp, #8
 800758c:	bd80      	pop	{r7, pc}
 800758e:	46c0      	nop			; (mov r8, r8)
 8007590:	e000e010 	.word	0xe000e010

08007594 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	60b9      	str	r1, [r7, #8]
 800759c:	607a      	str	r2, [r7, #4]
 800759e:	210f      	movs	r1, #15
 80075a0:	187b      	adds	r3, r7, r1
 80075a2:	1c02      	adds	r2, r0, #0
 80075a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80075a6:	68ba      	ldr	r2, [r7, #8]
 80075a8:	187b      	adds	r3, r7, r1
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	b25b      	sxtb	r3, r3
 80075ae:	0011      	movs	r1, r2
 80075b0:	0018      	movs	r0, r3
 80075b2:	f7ff ff5d 	bl	8007470 <__NVIC_SetPriority>
}
 80075b6:	46c0      	nop			; (mov r8, r8)
 80075b8:	46bd      	mov	sp, r7
 80075ba:	b004      	add	sp, #16
 80075bc:	bd80      	pop	{r7, pc}

080075be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b082      	sub	sp, #8
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	0002      	movs	r2, r0
 80075c6:	1dfb      	adds	r3, r7, #7
 80075c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80075ca:	1dfb      	adds	r3, r7, #7
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	b25b      	sxtb	r3, r3
 80075d0:	0018      	movs	r0, r3
 80075d2:	f7ff ff33 	bl	800743c <__NVIC_EnableIRQ>
}
 80075d6:	46c0      	nop			; (mov r8, r8)
 80075d8:	46bd      	mov	sp, r7
 80075da:	b002      	add	sp, #8
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b082      	sub	sp, #8
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	0018      	movs	r0, r3
 80075ea:	f7ff ffaf 	bl	800754c <SysTick_Config>
 80075ee:	0003      	movs	r3, r0
}
 80075f0:	0018      	movs	r0, r3
 80075f2:	46bd      	mov	sp, r7
 80075f4:	b002      	add	sp, #8
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80075fc:	f7fc faae 	bl	8003b5c <HAL_SYSTICK_Callback>
}
 8007600:	46c0      	nop			; (mov r8, r8)
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
	...

08007608 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e077      	b.n	800770a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a3d      	ldr	r2, [pc, #244]	; (8007714 <HAL_DMA_Init+0x10c>)
 8007620:	4694      	mov	ip, r2
 8007622:	4463      	add	r3, ip
 8007624:	2114      	movs	r1, #20
 8007626:	0018      	movs	r0, r3
 8007628:	f7f8 fd86 	bl	8000138 <__udivsi3>
 800762c:	0003      	movs	r3, r0
 800762e:	009a      	lsls	r2, r3, #2
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2225      	movs	r2, #37	; 0x25
 8007638:	2102      	movs	r1, #2
 800763a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4934      	ldr	r1, [pc, #208]	; (8007718 <HAL_DMA_Init+0x110>)
 8007648:	400a      	ands	r2, r1
 800764a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6819      	ldr	r1, [r3, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	689a      	ldr	r2, [r3, #8]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	431a      	orrs	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	431a      	orrs	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	431a      	orrs	r2, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	430a      	orrs	r2, r1
 8007680:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	0018      	movs	r0, r3
 8007686:	f000 fa8d 	bl	8007ba4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	689a      	ldr	r2, [r3, #8]
 800768e:	2380      	movs	r3, #128	; 0x80
 8007690:	01db      	lsls	r3, r3, #7
 8007692:	429a      	cmp	r2, r3
 8007694:	d102      	bne.n	800769c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a4:	213f      	movs	r1, #63	; 0x3f
 80076a6:	400a      	ands	r2, r1
 80076a8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80076b2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d011      	beq.n	80076e0 <HAL_DMA_Init+0xd8>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	2b04      	cmp	r3, #4
 80076c2:	d80d      	bhi.n	80076e0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	0018      	movs	r0, r3
 80076c8:	f000 fa98 	bl	8007bfc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d0:	2200      	movs	r2, #0
 80076d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80076dc:	605a      	str	r2, [r3, #4]
 80076de:	e008      	b.n	80076f2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2225      	movs	r2, #37	; 0x25
 80076fc:	2101      	movs	r1, #1
 80076fe:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2224      	movs	r2, #36	; 0x24
 8007704:	2100      	movs	r1, #0
 8007706:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	0018      	movs	r0, r3
 800770c:	46bd      	mov	sp, r7
 800770e:	b002      	add	sp, #8
 8007710:	bd80      	pop	{r7, pc}
 8007712:	46c0      	nop			; (mov r8, r8)
 8007714:	bffdfff8 	.word	0xbffdfff8
 8007718:	ffff800f 	.word	0xffff800f

0800771c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
 8007728:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800772a:	2317      	movs	r3, #23
 800772c:	18fb      	adds	r3, r7, r3
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2224      	movs	r2, #36	; 0x24
 8007736:	5c9b      	ldrb	r3, [r3, r2]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d101      	bne.n	8007740 <HAL_DMA_Start_IT+0x24>
 800773c:	2302      	movs	r3, #2
 800773e:	e06f      	b.n	8007820 <HAL_DMA_Start_IT+0x104>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2224      	movs	r2, #36	; 0x24
 8007744:	2101      	movs	r1, #1
 8007746:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2225      	movs	r2, #37	; 0x25
 800774c:	5c9b      	ldrb	r3, [r3, r2]
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b01      	cmp	r3, #1
 8007752:	d157      	bne.n	8007804 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2225      	movs	r2, #37	; 0x25
 8007758:	2102      	movs	r1, #2
 800775a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2101      	movs	r1, #1
 800776e:	438a      	bics	r2, r1
 8007770:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 f9d3 	bl	8007b24 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007782:	2b00      	cmp	r3, #0
 8007784:	d008      	beq.n	8007798 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	210e      	movs	r1, #14
 8007792:	430a      	orrs	r2, r1
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	e00f      	b.n	80077b8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2104      	movs	r1, #4
 80077a4:	438a      	bics	r2, r1
 80077a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	210a      	movs	r1, #10
 80077b4:	430a      	orrs	r2, r1
 80077b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	2380      	movs	r3, #128	; 0x80
 80077c0:	025b      	lsls	r3, r3, #9
 80077c2:	4013      	ands	r3, r2
 80077c4:	d008      	beq.n	80077d8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d0:	2180      	movs	r1, #128	; 0x80
 80077d2:	0049      	lsls	r1, r1, #1
 80077d4:	430a      	orrs	r2, r1
 80077d6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d008      	beq.n	80077f2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ea:	2180      	movs	r1, #128	; 0x80
 80077ec:	0049      	lsls	r1, r1, #1
 80077ee:	430a      	orrs	r2, r1
 80077f0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2101      	movs	r1, #1
 80077fe:	430a      	orrs	r2, r1
 8007800:	601a      	str	r2, [r3, #0]
 8007802:	e00a      	b.n	800781a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2280      	movs	r2, #128	; 0x80
 8007808:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2224      	movs	r2, #36	; 0x24
 800780e:	2100      	movs	r1, #0
 8007810:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8007812:	2317      	movs	r3, #23
 8007814:	18fb      	adds	r3, r7, r3
 8007816:	2201      	movs	r2, #1
 8007818:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800781a:	2317      	movs	r3, #23
 800781c:	18fb      	adds	r3, r7, r3
 800781e:	781b      	ldrb	r3, [r3, #0]
}
 8007820:	0018      	movs	r0, r3
 8007822:	46bd      	mov	sp, r7
 8007824:	b006      	add	sp, #24
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d101      	bne.n	800783a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e050      	b.n	80078dc <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2225      	movs	r2, #37	; 0x25
 800783e:	5c9b      	ldrb	r3, [r3, r2]
 8007840:	b2db      	uxtb	r3, r3
 8007842:	2b02      	cmp	r3, #2
 8007844:	d008      	beq.n	8007858 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2204      	movs	r2, #4
 800784a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2224      	movs	r2, #36	; 0x24
 8007850:	2100      	movs	r1, #0
 8007852:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e041      	b.n	80078dc <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	210e      	movs	r1, #14
 8007864:	438a      	bics	r2, r1
 8007866:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007872:	491c      	ldr	r1, [pc, #112]	; (80078e4 <HAL_DMA_Abort+0xbc>)
 8007874:	400a      	ands	r2, r1
 8007876:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2101      	movs	r1, #1
 8007884:	438a      	bics	r2, r1
 8007886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8007888:	4b17      	ldr	r3, [pc, #92]	; (80078e8 <HAL_DMA_Abort+0xc0>)
 800788a:	6859      	ldr	r1, [r3, #4]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007890:	221c      	movs	r2, #28
 8007892:	4013      	ands	r3, r2
 8007894:	2201      	movs	r2, #1
 8007896:	409a      	lsls	r2, r3
 8007898:	4b13      	ldr	r3, [pc, #76]	; (80078e8 <HAL_DMA_Abort+0xc0>)
 800789a:	430a      	orrs	r2, r1
 800789c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80078a6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00c      	beq.n	80078ca <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ba:	490a      	ldr	r1, [pc, #40]	; (80078e4 <HAL_DMA_Abort+0xbc>)
 80078bc:	400a      	ands	r2, r1
 80078be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80078c8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2225      	movs	r2, #37	; 0x25
 80078ce:	2101      	movs	r1, #1
 80078d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2224      	movs	r2, #36	; 0x24
 80078d6:	2100      	movs	r1, #0
 80078d8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	0018      	movs	r0, r3
 80078de:	46bd      	mov	sp, r7
 80078e0:	b002      	add	sp, #8
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	fffffeff 	.word	0xfffffeff
 80078e8:	40020000 	.word	0x40020000

080078ec <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f4:	210f      	movs	r1, #15
 80078f6:	187b      	adds	r3, r7, r1
 80078f8:	2200      	movs	r2, #0
 80078fa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2225      	movs	r2, #37	; 0x25
 8007900:	5c9b      	ldrb	r3, [r3, r2]
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b02      	cmp	r3, #2
 8007906:	d006      	beq.n	8007916 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2204      	movs	r2, #4
 800790c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800790e:	187b      	adds	r3, r7, r1
 8007910:	2201      	movs	r2, #1
 8007912:	701a      	strb	r2, [r3, #0]
 8007914:	e049      	b.n	80079aa <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	210e      	movs	r1, #14
 8007922:	438a      	bics	r2, r1
 8007924:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2101      	movs	r1, #1
 8007932:	438a      	bics	r2, r1
 8007934:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007940:	491d      	ldr	r1, [pc, #116]	; (80079b8 <HAL_DMA_Abort_IT+0xcc>)
 8007942:	400a      	ands	r2, r1
 8007944:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8007946:	4b1d      	ldr	r3, [pc, #116]	; (80079bc <HAL_DMA_Abort_IT+0xd0>)
 8007948:	6859      	ldr	r1, [r3, #4]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	221c      	movs	r2, #28
 8007950:	4013      	ands	r3, r2
 8007952:	2201      	movs	r2, #1
 8007954:	409a      	lsls	r2, r3
 8007956:	4b19      	ldr	r3, [pc, #100]	; (80079bc <HAL_DMA_Abort_IT+0xd0>)
 8007958:	430a      	orrs	r2, r1
 800795a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007964:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00c      	beq.n	8007988 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007978:	490f      	ldr	r1, [pc, #60]	; (80079b8 <HAL_DMA_Abort_IT+0xcc>)
 800797a:	400a      	ands	r2, r1
 800797c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007986:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2225      	movs	r2, #37	; 0x25
 800798c:	2101      	movs	r1, #1
 800798e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2224      	movs	r2, #36	; 0x24
 8007994:	2100      	movs	r1, #0
 8007996:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799c:	2b00      	cmp	r3, #0
 800799e:	d004      	beq.n	80079aa <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	0010      	movs	r0, r2
 80079a8:	4798      	blx	r3
    }
  }
  return status;
 80079aa:	230f      	movs	r3, #15
 80079ac:	18fb      	adds	r3, r7, r3
 80079ae:	781b      	ldrb	r3, [r3, #0]
}
 80079b0:	0018      	movs	r0, r3
 80079b2:	46bd      	mov	sp, r7
 80079b4:	b004      	add	sp, #16
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	fffffeff 	.word	0xfffffeff
 80079bc:	40020000 	.word	0x40020000

080079c0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80079c8:	4b55      	ldr	r3, [pc, #340]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	221c      	movs	r2, #28
 80079dc:	4013      	ands	r3, r2
 80079de:	2204      	movs	r2, #4
 80079e0:	409a      	lsls	r2, r3
 80079e2:	0013      	movs	r3, r2
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	4013      	ands	r3, r2
 80079e8:	d027      	beq.n	8007a3a <HAL_DMA_IRQHandler+0x7a>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	2204      	movs	r2, #4
 80079ee:	4013      	ands	r3, r2
 80079f0:	d023      	beq.n	8007a3a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2220      	movs	r2, #32
 80079fa:	4013      	ands	r3, r2
 80079fc:	d107      	bne.n	8007a0e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2104      	movs	r1, #4
 8007a0a:	438a      	bics	r2, r1
 8007a0c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8007a0e:	4b44      	ldr	r3, [pc, #272]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007a10:	6859      	ldr	r1, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a16:	221c      	movs	r2, #28
 8007a18:	4013      	ands	r3, r2
 8007a1a:	2204      	movs	r2, #4
 8007a1c:	409a      	lsls	r2, r3
 8007a1e:	4b40      	ldr	r3, [pc, #256]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007a20:	430a      	orrs	r2, r1
 8007a22:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d100      	bne.n	8007a2e <HAL_DMA_IRQHandler+0x6e>
 8007a2c:	e073      	b.n	8007b16 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	0010      	movs	r0, r2
 8007a36:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8007a38:	e06d      	b.n	8007b16 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3e:	221c      	movs	r2, #28
 8007a40:	4013      	ands	r3, r2
 8007a42:	2202      	movs	r2, #2
 8007a44:	409a      	lsls	r2, r3
 8007a46:	0013      	movs	r3, r2
 8007a48:	68fa      	ldr	r2, [r7, #12]
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	d02e      	beq.n	8007aac <HAL_DMA_IRQHandler+0xec>
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2202      	movs	r2, #2
 8007a52:	4013      	ands	r3, r2
 8007a54:	d02a      	beq.n	8007aac <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2220      	movs	r2, #32
 8007a5e:	4013      	ands	r3, r2
 8007a60:	d10b      	bne.n	8007a7a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	210a      	movs	r1, #10
 8007a6e:	438a      	bics	r2, r1
 8007a70:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2225      	movs	r2, #37	; 0x25
 8007a76:	2101      	movs	r1, #1
 8007a78:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8007a7a:	4b29      	ldr	r3, [pc, #164]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007a7c:	6859      	ldr	r1, [r3, #4]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a82:	221c      	movs	r2, #28
 8007a84:	4013      	ands	r3, r2
 8007a86:	2202      	movs	r2, #2
 8007a88:	409a      	lsls	r2, r3
 8007a8a:	4b25      	ldr	r3, [pc, #148]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2224      	movs	r2, #36	; 0x24
 8007a94:	2100      	movs	r1, #0
 8007a96:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d03a      	beq.n	8007b16 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	0010      	movs	r0, r2
 8007aa8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8007aaa:	e034      	b.n	8007b16 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab0:	221c      	movs	r2, #28
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	2208      	movs	r2, #8
 8007ab6:	409a      	lsls	r2, r3
 8007ab8:	0013      	movs	r3, r2
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	4013      	ands	r3, r2
 8007abe:	d02b      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x158>
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	2208      	movs	r2, #8
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	d027      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	210e      	movs	r1, #14
 8007ad4:	438a      	bics	r2, r1
 8007ad6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007ad8:	4b11      	ldr	r3, [pc, #68]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007ada:	6859      	ldr	r1, [r3, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae0:	221c      	movs	r2, #28
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	409a      	lsls	r2, r3
 8007ae8:	4b0d      	ldr	r3, [pc, #52]	; (8007b20 <HAL_DMA_IRQHandler+0x160>)
 8007aea:	430a      	orrs	r2, r1
 8007aec:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2225      	movs	r2, #37	; 0x25
 8007af8:	2101      	movs	r1, #1
 8007afa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2224      	movs	r2, #36	; 0x24
 8007b00:	2100      	movs	r1, #0
 8007b02:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d005      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	0010      	movs	r0, r2
 8007b14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007b16:	46c0      	nop			; (mov r8, r8)
 8007b18:	46c0      	nop			; (mov r8, r8)
}
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	b004      	add	sp, #16
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	40020000 	.word	0x40020000

08007b24 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	607a      	str	r2, [r7, #4]
 8007b30:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007b3a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d004      	beq.n	8007b4e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007b4c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007b4e:	4b14      	ldr	r3, [pc, #80]	; (8007ba0 <DMA_SetConfig+0x7c>)
 8007b50:	6859      	ldr	r1, [r3, #4]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b56:	221c      	movs	r2, #28
 8007b58:	4013      	ands	r3, r2
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	409a      	lsls	r2, r3
 8007b5e:	4b10      	ldr	r3, [pc, #64]	; (8007ba0 <DMA_SetConfig+0x7c>)
 8007b60:	430a      	orrs	r2, r1
 8007b62:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	2b10      	cmp	r3, #16
 8007b72:	d108      	bne.n	8007b86 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007b84:	e007      	b.n	8007b96 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	60da      	str	r2, [r3, #12]
}
 8007b96:	46c0      	nop			; (mov r8, r8)
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	b004      	add	sp, #16
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	46c0      	nop			; (mov r8, r8)
 8007ba0:	40020000 	.word	0x40020000

08007ba4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb0:	089b      	lsrs	r3, r3, #2
 8007bb2:	4a10      	ldr	r2, [pc, #64]	; (8007bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8007bb4:	4694      	mov	ip, r2
 8007bb6:	4463      	add	r3, ip
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	001a      	movs	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	001a      	movs	r2, r3
 8007bc6:	23ff      	movs	r3, #255	; 0xff
 8007bc8:	4013      	ands	r3, r2
 8007bca:	3b08      	subs	r3, #8
 8007bcc:	2114      	movs	r1, #20
 8007bce:	0018      	movs	r0, r3
 8007bd0:	f7f8 fab2 	bl	8000138 <__udivsi3>
 8007bd4:	0003      	movs	r3, r0
 8007bd6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a07      	ldr	r2, [pc, #28]	; (8007bf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8007bdc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	221f      	movs	r2, #31
 8007be2:	4013      	ands	r3, r2
 8007be4:	2201      	movs	r2, #1
 8007be6:	409a      	lsls	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007bec:	46c0      	nop			; (mov r8, r8)
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	b004      	add	sp, #16
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	10008200 	.word	0x10008200
 8007bf8:	40020880 	.word	0x40020880

08007bfc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	223f      	movs	r2, #63	; 0x3f
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4a0a      	ldr	r2, [pc, #40]	; (8007c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007c12:	4694      	mov	ip, r2
 8007c14:	4463      	add	r3, ip
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	001a      	movs	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a07      	ldr	r2, [pc, #28]	; (8007c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007c22:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	2203      	movs	r2, #3
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	409a      	lsls	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	659a      	str	r2, [r3, #88]	; 0x58
}
 8007c34:	46c0      	nop			; (mov r8, r8)
 8007c36:	46bd      	mov	sp, r7
 8007c38:	b004      	add	sp, #16
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	1000823f 	.word	0x1000823f
 8007c40:	40020940 	.word	0x40020940

08007c44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c52:	e147      	b.n	8007ee4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2101      	movs	r1, #1
 8007c5a:	697a      	ldr	r2, [r7, #20]
 8007c5c:	4091      	lsls	r1, r2
 8007c5e:	000a      	movs	r2, r1
 8007c60:	4013      	ands	r3, r2
 8007c62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d100      	bne.n	8007c6c <HAL_GPIO_Init+0x28>
 8007c6a:	e138      	b.n	8007ede <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2203      	movs	r2, #3
 8007c72:	4013      	ands	r3, r2
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d005      	beq.n	8007c84 <HAL_GPIO_Init+0x40>
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	2203      	movs	r2, #3
 8007c7e:	4013      	ands	r3, r2
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d130      	bne.n	8007ce6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	005b      	lsls	r3, r3, #1
 8007c8e:	2203      	movs	r2, #3
 8007c90:	409a      	lsls	r2, r3
 8007c92:	0013      	movs	r3, r2
 8007c94:	43da      	mvns	r2, r3
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	4013      	ands	r3, r2
 8007c9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	68da      	ldr	r2, [r3, #12]
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	005b      	lsls	r3, r3, #1
 8007ca4:	409a      	lsls	r2, r3
 8007ca6:	0013      	movs	r3, r2
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007cba:	2201      	movs	r2, #1
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	409a      	lsls	r2, r3
 8007cc0:	0013      	movs	r3, r2
 8007cc2:	43da      	mvns	r2, r3
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	091b      	lsrs	r3, r3, #4
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	401a      	ands	r2, r3
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	409a      	lsls	r2, r3
 8007cd8:	0013      	movs	r3, r2
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	693a      	ldr	r2, [r7, #16]
 8007ce4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	2203      	movs	r2, #3
 8007cec:	4013      	ands	r3, r2
 8007cee:	2b03      	cmp	r3, #3
 8007cf0:	d017      	beq.n	8007d22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	005b      	lsls	r3, r3, #1
 8007cfc:	2203      	movs	r2, #3
 8007cfe:	409a      	lsls	r2, r3
 8007d00:	0013      	movs	r3, r2
 8007d02:	43da      	mvns	r2, r3
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	4013      	ands	r3, r2
 8007d08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	689a      	ldr	r2, [r3, #8]
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	409a      	lsls	r2, r3
 8007d14:	0013      	movs	r3, r2
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2203      	movs	r2, #3
 8007d28:	4013      	ands	r3, r2
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d123      	bne.n	8007d76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	08da      	lsrs	r2, r3, #3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	3208      	adds	r2, #8
 8007d36:	0092      	lsls	r2, r2, #2
 8007d38:	58d3      	ldr	r3, [r2, r3]
 8007d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	2207      	movs	r2, #7
 8007d40:	4013      	ands	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	220f      	movs	r2, #15
 8007d46:	409a      	lsls	r2, r3
 8007d48:	0013      	movs	r3, r2
 8007d4a:	43da      	mvns	r2, r3
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	691a      	ldr	r2, [r3, #16]
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	2107      	movs	r1, #7
 8007d5a:	400b      	ands	r3, r1
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	409a      	lsls	r2, r3
 8007d60:	0013      	movs	r3, r2
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	08da      	lsrs	r2, r3, #3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	3208      	adds	r2, #8
 8007d70:	0092      	lsls	r2, r2, #2
 8007d72:	6939      	ldr	r1, [r7, #16]
 8007d74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	005b      	lsls	r3, r3, #1
 8007d80:	2203      	movs	r2, #3
 8007d82:	409a      	lsls	r2, r3
 8007d84:	0013      	movs	r3, r2
 8007d86:	43da      	mvns	r2, r3
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	2203      	movs	r2, #3
 8007d94:	401a      	ands	r2, r3
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	409a      	lsls	r2, r3
 8007d9c:	0013      	movs	r3, r2
 8007d9e:	693a      	ldr	r2, [r7, #16]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	23c0      	movs	r3, #192	; 0xc0
 8007db0:	029b      	lsls	r3, r3, #10
 8007db2:	4013      	ands	r3, r2
 8007db4:	d100      	bne.n	8007db8 <HAL_GPIO_Init+0x174>
 8007db6:	e092      	b.n	8007ede <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8007db8:	4a50      	ldr	r2, [pc, #320]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	089b      	lsrs	r3, r3, #2
 8007dbe:	3318      	adds	r3, #24
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	589b      	ldr	r3, [r3, r2]
 8007dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	2203      	movs	r2, #3
 8007dca:	4013      	ands	r3, r2
 8007dcc:	00db      	lsls	r3, r3, #3
 8007dce:	220f      	movs	r2, #15
 8007dd0:	409a      	lsls	r2, r3
 8007dd2:	0013      	movs	r3, r2
 8007dd4:	43da      	mvns	r2, r3
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	4013      	ands	r3, r2
 8007dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	23a0      	movs	r3, #160	; 0xa0
 8007de0:	05db      	lsls	r3, r3, #23
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d013      	beq.n	8007e0e <HAL_GPIO_Init+0x1ca>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a45      	ldr	r2, [pc, #276]	; (8007f00 <HAL_GPIO_Init+0x2bc>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d00d      	beq.n	8007e0a <HAL_GPIO_Init+0x1c6>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a44      	ldr	r2, [pc, #272]	; (8007f04 <HAL_GPIO_Init+0x2c0>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d007      	beq.n	8007e06 <HAL_GPIO_Init+0x1c2>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a43      	ldr	r2, [pc, #268]	; (8007f08 <HAL_GPIO_Init+0x2c4>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d101      	bne.n	8007e02 <HAL_GPIO_Init+0x1be>
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e006      	b.n	8007e10 <HAL_GPIO_Init+0x1cc>
 8007e02:	2305      	movs	r3, #5
 8007e04:	e004      	b.n	8007e10 <HAL_GPIO_Init+0x1cc>
 8007e06:	2302      	movs	r3, #2
 8007e08:	e002      	b.n	8007e10 <HAL_GPIO_Init+0x1cc>
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e000      	b.n	8007e10 <HAL_GPIO_Init+0x1cc>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	2103      	movs	r1, #3
 8007e14:	400a      	ands	r2, r1
 8007e16:	00d2      	lsls	r2, r2, #3
 8007e18:	4093      	lsls	r3, r2
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007e20:	4936      	ldr	r1, [pc, #216]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	089b      	lsrs	r3, r3, #2
 8007e26:	3318      	adds	r3, #24
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e2e:	4b33      	ldr	r3, [pc, #204]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	43da      	mvns	r2, r3
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	685a      	ldr	r2, [r3, #4]
 8007e42:	2380      	movs	r3, #128	; 0x80
 8007e44:	035b      	lsls	r3, r3, #13
 8007e46:	4013      	ands	r3, r2
 8007e48:	d003      	beq.n	8007e52 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007e52:	4b2a      	ldr	r3, [pc, #168]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8007e58:	4b28      	ldr	r3, [pc, #160]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	43da      	mvns	r2, r3
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	4013      	ands	r3, r2
 8007e66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	2380      	movs	r3, #128	; 0x80
 8007e6e:	039b      	lsls	r3, r3, #14
 8007e70:	4013      	ands	r3, r2
 8007e72:	d003      	beq.n	8007e7c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007e7c:	4b1f      	ldr	r3, [pc, #124]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007e82:	4a1e      	ldr	r2, [pc, #120]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007e84:	2384      	movs	r3, #132	; 0x84
 8007e86:	58d3      	ldr	r3, [r2, r3]
 8007e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	43da      	mvns	r2, r3
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	4013      	ands	r3, r2
 8007e92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685a      	ldr	r2, [r3, #4]
 8007e98:	2380      	movs	r3, #128	; 0x80
 8007e9a:	029b      	lsls	r3, r3, #10
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007ea8:	4914      	ldr	r1, [pc, #80]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007eaa:	2284      	movs	r2, #132	; 0x84
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8007eb0:	4a12      	ldr	r2, [pc, #72]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007eb2:	2380      	movs	r3, #128	; 0x80
 8007eb4:	58d3      	ldr	r3, [r2, r3]
 8007eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	43da      	mvns	r2, r3
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	685a      	ldr	r2, [r3, #4]
 8007ec6:	2380      	movs	r3, #128	; 0x80
 8007ec8:	025b      	lsls	r3, r3, #9
 8007eca:	4013      	ands	r3, r2
 8007ecc:	d003      	beq.n	8007ed6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007ed6:	4909      	ldr	r1, [pc, #36]	; (8007efc <HAL_GPIO_Init+0x2b8>)
 8007ed8:	2280      	movs	r2, #128	; 0x80
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	40da      	lsrs	r2, r3
 8007eec:	1e13      	subs	r3, r2, #0
 8007eee:	d000      	beq.n	8007ef2 <HAL_GPIO_Init+0x2ae>
 8007ef0:	e6b0      	b.n	8007c54 <HAL_GPIO_Init+0x10>
  }
}
 8007ef2:	46c0      	nop			; (mov r8, r8)
 8007ef4:	46c0      	nop			; (mov r8, r8)
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	b006      	add	sp, #24
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40021800 	.word	0x40021800
 8007f00:	50000400 	.word	0x50000400
 8007f04:	50000800 	.word	0x50000800
 8007f08:	50000c00 	.word	0x50000c00

08007f0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	000a      	movs	r2, r1
 8007f16:	1cbb      	adds	r3, r7, #2
 8007f18:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	1cba      	adds	r2, r7, #2
 8007f20:	8812      	ldrh	r2, [r2, #0]
 8007f22:	4013      	ands	r3, r2
 8007f24:	d004      	beq.n	8007f30 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8007f26:	230f      	movs	r3, #15
 8007f28:	18fb      	adds	r3, r7, r3
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	701a      	strb	r2, [r3, #0]
 8007f2e:	e003      	b.n	8007f38 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f30:	230f      	movs	r3, #15
 8007f32:	18fb      	adds	r3, r7, r3
 8007f34:	2200      	movs	r2, #0
 8007f36:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8007f38:	230f      	movs	r3, #15
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	781b      	ldrb	r3, [r3, #0]
}
 8007f3e:	0018      	movs	r0, r3
 8007f40:	46bd      	mov	sp, r7
 8007f42:	b004      	add	sp, #16
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b082      	sub	sp, #8
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	0008      	movs	r0, r1
 8007f50:	0011      	movs	r1, r2
 8007f52:	1cbb      	adds	r3, r7, #2
 8007f54:	1c02      	adds	r2, r0, #0
 8007f56:	801a      	strh	r2, [r3, #0]
 8007f58:	1c7b      	adds	r3, r7, #1
 8007f5a:	1c0a      	adds	r2, r1, #0
 8007f5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f5e:	1c7b      	adds	r3, r7, #1
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d004      	beq.n	8007f70 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007f66:	1cbb      	adds	r3, r7, #2
 8007f68:	881a      	ldrh	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007f6e:	e003      	b.n	8007f78 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007f70:	1cbb      	adds	r3, r7, #2
 8007f72:	881a      	ldrh	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007f78:	46c0      	nop			; (mov r8, r8)
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	b002      	add	sp, #8
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d101      	bne.n	8007f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e082      	b.n	8008098 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2241      	movs	r2, #65	; 0x41
 8007f96:	5c9b      	ldrb	r3, [r3, r2]
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d107      	bne.n	8007fae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2240      	movs	r2, #64	; 0x40
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	0018      	movs	r0, r3
 8007faa:	f7fd fc5b 	bl	8005864 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2241      	movs	r2, #65	; 0x41
 8007fb2:	2124      	movs	r1, #36	; 0x24
 8007fb4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2101      	movs	r1, #1
 8007fc2:	438a      	bics	r2, r1
 8007fc4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4934      	ldr	r1, [pc, #208]	; (80080a0 <HAL_I2C_Init+0x120>)
 8007fd0:	400a      	ands	r2, r1
 8007fd2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	689a      	ldr	r2, [r3, #8]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4931      	ldr	r1, [pc, #196]	; (80080a4 <HAL_I2C_Init+0x124>)
 8007fe0:	400a      	ands	r2, r1
 8007fe2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d108      	bne.n	8007ffe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	689a      	ldr	r2, [r3, #8]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2180      	movs	r1, #128	; 0x80
 8007ff6:	0209      	lsls	r1, r1, #8
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	609a      	str	r2, [r3, #8]
 8007ffc:	e007      	b.n	800800e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	689a      	ldr	r2, [r3, #8]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2184      	movs	r1, #132	; 0x84
 8008008:	0209      	lsls	r1, r1, #8
 800800a:	430a      	orrs	r2, r1
 800800c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	68db      	ldr	r3, [r3, #12]
 8008012:	2b02      	cmp	r3, #2
 8008014:	d104      	bne.n	8008020 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2280      	movs	r2, #128	; 0x80
 800801c:	0112      	lsls	r2, r2, #4
 800801e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	685a      	ldr	r2, [r3, #4]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	491f      	ldr	r1, [pc, #124]	; (80080a8 <HAL_I2C_Init+0x128>)
 800802c:	430a      	orrs	r2, r1
 800802e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68da      	ldr	r2, [r3, #12]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	491a      	ldr	r1, [pc, #104]	; (80080a4 <HAL_I2C_Init+0x124>)
 800803c:	400a      	ands	r2, r1
 800803e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691a      	ldr	r2, [r3, #16]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	431a      	orrs	r2, r3
 800804a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	699b      	ldr	r3, [r3, #24]
 8008050:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	430a      	orrs	r2, r1
 8008058:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	69d9      	ldr	r1, [r3, #28]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a1a      	ldr	r2, [r3, #32]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	430a      	orrs	r2, r1
 8008068:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2101      	movs	r1, #1
 8008076:	430a      	orrs	r2, r1
 8008078:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2241      	movs	r2, #65	; 0x41
 8008084:	2120      	movs	r1, #32
 8008086:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2242      	movs	r2, #66	; 0x42
 8008092:	2100      	movs	r1, #0
 8008094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	0018      	movs	r0, r3
 800809a:	46bd      	mov	sp, r7
 800809c:	b002      	add	sp, #8
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	f0ffffff 	.word	0xf0ffffff
 80080a4:	ffff7fff 	.word	0xffff7fff
 80080a8:	02008000 	.word	0x02008000

080080ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80080ac:	b590      	push	{r4, r7, lr}
 80080ae:	b089      	sub	sp, #36	; 0x24
 80080b0:	af02      	add	r7, sp, #8
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	0008      	movs	r0, r1
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	0019      	movs	r1, r3
 80080ba:	230a      	movs	r3, #10
 80080bc:	18fb      	adds	r3, r7, r3
 80080be:	1c02      	adds	r2, r0, #0
 80080c0:	801a      	strh	r2, [r3, #0]
 80080c2:	2308      	movs	r3, #8
 80080c4:	18fb      	adds	r3, r7, r3
 80080c6:	1c0a      	adds	r2, r1, #0
 80080c8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2241      	movs	r2, #65	; 0x41
 80080ce:	5c9b      	ldrb	r3, [r3, r2]
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b20      	cmp	r3, #32
 80080d4:	d000      	beq.n	80080d8 <HAL_I2C_Master_Transmit+0x2c>
 80080d6:	e0e7      	b.n	80082a8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2240      	movs	r2, #64	; 0x40
 80080dc:	5c9b      	ldrb	r3, [r3, r2]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d101      	bne.n	80080e6 <HAL_I2C_Master_Transmit+0x3a>
 80080e2:	2302      	movs	r3, #2
 80080e4:	e0e1      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2240      	movs	r2, #64	; 0x40
 80080ea:	2101      	movs	r1, #1
 80080ec:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80080ee:	f7fd ffd7 	bl	80060a0 <HAL_GetTick>
 80080f2:	0003      	movs	r3, r0
 80080f4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80080f6:	2380      	movs	r3, #128	; 0x80
 80080f8:	0219      	lsls	r1, r3, #8
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	2319      	movs	r3, #25
 8008102:	2201      	movs	r2, #1
 8008104:	f000 fc24 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 8008108:	1e03      	subs	r3, r0, #0
 800810a:	d001      	beq.n	8008110 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	e0cc      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2241      	movs	r2, #65	; 0x41
 8008114:	2121      	movs	r1, #33	; 0x21
 8008116:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2242      	movs	r2, #66	; 0x42
 800811c:	2110      	movs	r1, #16
 800811e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2200      	movs	r2, #0
 8008124:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2208      	movs	r2, #8
 8008130:	18ba      	adds	r2, r7, r2
 8008132:	8812      	ldrh	r2, [r2, #0]
 8008134:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008140:	b29b      	uxth	r3, r3
 8008142:	2bff      	cmp	r3, #255	; 0xff
 8008144:	d911      	bls.n	800816a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	22ff      	movs	r2, #255	; 0xff
 800814a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008150:	b2da      	uxtb	r2, r3
 8008152:	2380      	movs	r3, #128	; 0x80
 8008154:	045c      	lsls	r4, r3, #17
 8008156:	230a      	movs	r3, #10
 8008158:	18fb      	adds	r3, r7, r3
 800815a:	8819      	ldrh	r1, [r3, #0]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	4b55      	ldr	r3, [pc, #340]	; (80082b4 <HAL_I2C_Master_Transmit+0x208>)
 8008160:	9300      	str	r3, [sp, #0]
 8008162:	0023      	movs	r3, r4
 8008164:	f000 fdae 	bl	8008cc4 <I2C_TransferConfig>
 8008168:	e075      	b.n	8008256 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008178:	b2da      	uxtb	r2, r3
 800817a:	2380      	movs	r3, #128	; 0x80
 800817c:	049c      	lsls	r4, r3, #18
 800817e:	230a      	movs	r3, #10
 8008180:	18fb      	adds	r3, r7, r3
 8008182:	8819      	ldrh	r1, [r3, #0]
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	4b4b      	ldr	r3, [pc, #300]	; (80082b4 <HAL_I2C_Master_Transmit+0x208>)
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	0023      	movs	r3, r4
 800818c:	f000 fd9a 	bl	8008cc4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008190:	e061      	b.n	8008256 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	0018      	movs	r0, r3
 800819a:	f000 fc18 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 800819e:	1e03      	subs	r3, r0, #0
 80081a0:	d001      	beq.n	80081a6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e081      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081aa:	781a      	ldrb	r2, [r3, #0]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b6:	1c5a      	adds	r2, r3, #1
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	3b01      	subs	r3, #1
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081ce:	3b01      	subs	r3, #1
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081da:	b29b      	uxth	r3, r3
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d03a      	beq.n	8008256 <HAL_I2C_Master_Transmit+0x1aa>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d136      	bne.n	8008256 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	0013      	movs	r3, r2
 80081f2:	2200      	movs	r2, #0
 80081f4:	2180      	movs	r1, #128	; 0x80
 80081f6:	f000 fbab 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 80081fa:	1e03      	subs	r3, r0, #0
 80081fc:	d001      	beq.n	8008202 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e053      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008206:	b29b      	uxth	r3, r3
 8008208:	2bff      	cmp	r3, #255	; 0xff
 800820a:	d911      	bls.n	8008230 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	22ff      	movs	r2, #255	; 0xff
 8008210:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008216:	b2da      	uxtb	r2, r3
 8008218:	2380      	movs	r3, #128	; 0x80
 800821a:	045c      	lsls	r4, r3, #17
 800821c:	230a      	movs	r3, #10
 800821e:	18fb      	adds	r3, r7, r3
 8008220:	8819      	ldrh	r1, [r3, #0]
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	2300      	movs	r3, #0
 8008226:	9300      	str	r3, [sp, #0]
 8008228:	0023      	movs	r3, r4
 800822a:	f000 fd4b 	bl	8008cc4 <I2C_TransferConfig>
 800822e:	e012      	b.n	8008256 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800823e:	b2da      	uxtb	r2, r3
 8008240:	2380      	movs	r3, #128	; 0x80
 8008242:	049c      	lsls	r4, r3, #18
 8008244:	230a      	movs	r3, #10
 8008246:	18fb      	adds	r3, r7, r3
 8008248:	8819      	ldrh	r1, [r3, #0]
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	2300      	movs	r3, #0
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	0023      	movs	r3, r4
 8008252:	f000 fd37 	bl	8008cc4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800825a:	b29b      	uxth	r3, r3
 800825c:	2b00      	cmp	r3, #0
 800825e:	d198      	bne.n	8008192 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	0018      	movs	r0, r3
 8008268:	f000 fbf0 	bl	8008a4c <I2C_WaitOnSTOPFlagUntilTimeout>
 800826c:	1e03      	subs	r3, r0, #0
 800826e:	d001      	beq.n	8008274 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	e01a      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2220      	movs	r2, #32
 800827a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	490c      	ldr	r1, [pc, #48]	; (80082b8 <HAL_I2C_Master_Transmit+0x20c>)
 8008288:	400a      	ands	r2, r1
 800828a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2241      	movs	r2, #65	; 0x41
 8008290:	2120      	movs	r1, #32
 8008292:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2242      	movs	r2, #66	; 0x42
 8008298:	2100      	movs	r1, #0
 800829a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2240      	movs	r2, #64	; 0x40
 80082a0:	2100      	movs	r1, #0
 80082a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80082a4:	2300      	movs	r3, #0
 80082a6:	e000      	b.n	80082aa <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80082a8:	2302      	movs	r3, #2
  }
}
 80082aa:	0018      	movs	r0, r3
 80082ac:	46bd      	mov	sp, r7
 80082ae:	b007      	add	sp, #28
 80082b0:	bd90      	pop	{r4, r7, pc}
 80082b2:	46c0      	nop			; (mov r8, r8)
 80082b4:	80002000 	.word	0x80002000
 80082b8:	fe00e800 	.word	0xfe00e800

080082bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082bc:	b590      	push	{r4, r7, lr}
 80082be:	b089      	sub	sp, #36	; 0x24
 80082c0:	af02      	add	r7, sp, #8
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	000c      	movs	r4, r1
 80082c6:	0010      	movs	r0, r2
 80082c8:	0019      	movs	r1, r3
 80082ca:	230a      	movs	r3, #10
 80082cc:	18fb      	adds	r3, r7, r3
 80082ce:	1c22      	adds	r2, r4, #0
 80082d0:	801a      	strh	r2, [r3, #0]
 80082d2:	2308      	movs	r3, #8
 80082d4:	18fb      	adds	r3, r7, r3
 80082d6:	1c02      	adds	r2, r0, #0
 80082d8:	801a      	strh	r2, [r3, #0]
 80082da:	1dbb      	adds	r3, r7, #6
 80082dc:	1c0a      	adds	r2, r1, #0
 80082de:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2241      	movs	r2, #65	; 0x41
 80082e4:	5c9b      	ldrb	r3, [r3, r2]
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b20      	cmp	r3, #32
 80082ea:	d000      	beq.n	80082ee <HAL_I2C_Mem_Write+0x32>
 80082ec:	e10c      	b.n	8008508 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80082ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d004      	beq.n	80082fe <HAL_I2C_Mem_Write+0x42>
 80082f4:	232c      	movs	r3, #44	; 0x2c
 80082f6:	18fb      	adds	r3, r7, r3
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d105      	bne.n	800830a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2280      	movs	r2, #128	; 0x80
 8008302:	0092      	lsls	r2, r2, #2
 8008304:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e0ff      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2240      	movs	r2, #64	; 0x40
 800830e:	5c9b      	ldrb	r3, [r3, r2]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d101      	bne.n	8008318 <HAL_I2C_Mem_Write+0x5c>
 8008314:	2302      	movs	r3, #2
 8008316:	e0f8      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2240      	movs	r2, #64	; 0x40
 800831c:	2101      	movs	r1, #1
 800831e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008320:	f7fd febe 	bl	80060a0 <HAL_GetTick>
 8008324:	0003      	movs	r3, r0
 8008326:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008328:	2380      	movs	r3, #128	; 0x80
 800832a:	0219      	lsls	r1, r3, #8
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	2319      	movs	r3, #25
 8008334:	2201      	movs	r2, #1
 8008336:	f000 fb0b 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 800833a:	1e03      	subs	r3, r0, #0
 800833c:	d001      	beq.n	8008342 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e0e3      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2241      	movs	r2, #65	; 0x41
 8008346:	2121      	movs	r1, #33	; 0x21
 8008348:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2242      	movs	r2, #66	; 0x42
 800834e:	2140      	movs	r1, #64	; 0x40
 8008350:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800835c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	222c      	movs	r2, #44	; 0x2c
 8008362:	18ba      	adds	r2, r7, r2
 8008364:	8812      	ldrh	r2, [r2, #0]
 8008366:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800836e:	1dbb      	adds	r3, r7, #6
 8008370:	881c      	ldrh	r4, [r3, #0]
 8008372:	2308      	movs	r3, #8
 8008374:	18fb      	adds	r3, r7, r3
 8008376:	881a      	ldrh	r2, [r3, #0]
 8008378:	230a      	movs	r3, #10
 800837a:	18fb      	adds	r3, r7, r3
 800837c:	8819      	ldrh	r1, [r3, #0]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	9301      	str	r3, [sp, #4]
 8008384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008386:	9300      	str	r3, [sp, #0]
 8008388:	0023      	movs	r3, r4
 800838a:	f000 f9f9 	bl	8008780 <I2C_RequestMemoryWrite>
 800838e:	1e03      	subs	r3, r0, #0
 8008390:	d005      	beq.n	800839e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2240      	movs	r2, #64	; 0x40
 8008396:	2100      	movs	r1, #0
 8008398:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e0b5      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	2bff      	cmp	r3, #255	; 0xff
 80083a6:	d911      	bls.n	80083cc <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	22ff      	movs	r2, #255	; 0xff
 80083ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	2380      	movs	r3, #128	; 0x80
 80083b6:	045c      	lsls	r4, r3, #17
 80083b8:	230a      	movs	r3, #10
 80083ba:	18fb      	adds	r3, r7, r3
 80083bc:	8819      	ldrh	r1, [r3, #0]
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	2300      	movs	r3, #0
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	0023      	movs	r3, r4
 80083c6:	f000 fc7d 	bl	8008cc4 <I2C_TransferConfig>
 80083ca:	e012      	b.n	80083f2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083da:	b2da      	uxtb	r2, r3
 80083dc:	2380      	movs	r3, #128	; 0x80
 80083de:	049c      	lsls	r4, r3, #18
 80083e0:	230a      	movs	r3, #10
 80083e2:	18fb      	adds	r3, r7, r3
 80083e4:	8819      	ldrh	r1, [r3, #0]
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	2300      	movs	r3, #0
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	0023      	movs	r3, r4
 80083ee:	f000 fc69 	bl	8008cc4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	0018      	movs	r0, r3
 80083fa:	f000 fae8 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 80083fe:	1e03      	subs	r3, r0, #0
 8008400:	d001      	beq.n	8008406 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	e081      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800840a:	781a      	ldrb	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008416:	1c5a      	adds	r2, r3, #1
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008420:	b29b      	uxth	r3, r3
 8008422:	3b01      	subs	r3, #1
 8008424:	b29a      	uxth	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800842e:	3b01      	subs	r3, #1
 8008430:	b29a      	uxth	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800843a:	b29b      	uxth	r3, r3
 800843c:	2b00      	cmp	r3, #0
 800843e:	d03a      	beq.n	80084b6 <HAL_I2C_Mem_Write+0x1fa>
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008444:	2b00      	cmp	r3, #0
 8008446:	d136      	bne.n	80084b6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800844a:	68f8      	ldr	r0, [r7, #12]
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	0013      	movs	r3, r2
 8008452:	2200      	movs	r2, #0
 8008454:	2180      	movs	r1, #128	; 0x80
 8008456:	f000 fa7b 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 800845a:	1e03      	subs	r3, r0, #0
 800845c:	d001      	beq.n	8008462 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e053      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008466:	b29b      	uxth	r3, r3
 8008468:	2bff      	cmp	r3, #255	; 0xff
 800846a:	d911      	bls.n	8008490 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	22ff      	movs	r2, #255	; 0xff
 8008470:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008476:	b2da      	uxtb	r2, r3
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	045c      	lsls	r4, r3, #17
 800847c:	230a      	movs	r3, #10
 800847e:	18fb      	adds	r3, r7, r3
 8008480:	8819      	ldrh	r1, [r3, #0]
 8008482:	68f8      	ldr	r0, [r7, #12]
 8008484:	2300      	movs	r3, #0
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	0023      	movs	r3, r4
 800848a:	f000 fc1b 	bl	8008cc4 <I2C_TransferConfig>
 800848e:	e012      	b.n	80084b6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008494:	b29a      	uxth	r2, r3
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800849e:	b2da      	uxtb	r2, r3
 80084a0:	2380      	movs	r3, #128	; 0x80
 80084a2:	049c      	lsls	r4, r3, #18
 80084a4:	230a      	movs	r3, #10
 80084a6:	18fb      	adds	r3, r7, r3
 80084a8:	8819      	ldrh	r1, [r3, #0]
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	2300      	movs	r3, #0
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	0023      	movs	r3, r4
 80084b2:	f000 fc07 	bl	8008cc4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d198      	bne.n	80083f2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	0018      	movs	r0, r3
 80084c8:	f000 fac0 	bl	8008a4c <I2C_WaitOnSTOPFlagUntilTimeout>
 80084cc:	1e03      	subs	r3, r0, #0
 80084ce:	d001      	beq.n	80084d4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e01a      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2220      	movs	r2, #32
 80084da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	490b      	ldr	r1, [pc, #44]	; (8008514 <HAL_I2C_Mem_Write+0x258>)
 80084e8:	400a      	ands	r2, r1
 80084ea:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2241      	movs	r2, #65	; 0x41
 80084f0:	2120      	movs	r1, #32
 80084f2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2242      	movs	r2, #66	; 0x42
 80084f8:	2100      	movs	r1, #0
 80084fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2240      	movs	r2, #64	; 0x40
 8008500:	2100      	movs	r1, #0
 8008502:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008504:	2300      	movs	r3, #0
 8008506:	e000      	b.n	800850a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8008508:	2302      	movs	r3, #2
  }
}
 800850a:	0018      	movs	r0, r3
 800850c:	46bd      	mov	sp, r7
 800850e:	b007      	add	sp, #28
 8008510:	bd90      	pop	{r4, r7, pc}
 8008512:	46c0      	nop			; (mov r8, r8)
 8008514:	fe00e800 	.word	0xfe00e800

08008518 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008518:	b590      	push	{r4, r7, lr}
 800851a:	b089      	sub	sp, #36	; 0x24
 800851c:	af02      	add	r7, sp, #8
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	000c      	movs	r4, r1
 8008522:	0010      	movs	r0, r2
 8008524:	0019      	movs	r1, r3
 8008526:	230a      	movs	r3, #10
 8008528:	18fb      	adds	r3, r7, r3
 800852a:	1c22      	adds	r2, r4, #0
 800852c:	801a      	strh	r2, [r3, #0]
 800852e:	2308      	movs	r3, #8
 8008530:	18fb      	adds	r3, r7, r3
 8008532:	1c02      	adds	r2, r0, #0
 8008534:	801a      	strh	r2, [r3, #0]
 8008536:	1dbb      	adds	r3, r7, #6
 8008538:	1c0a      	adds	r2, r1, #0
 800853a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2241      	movs	r2, #65	; 0x41
 8008540:	5c9b      	ldrb	r3, [r3, r2]
 8008542:	b2db      	uxtb	r3, r3
 8008544:	2b20      	cmp	r3, #32
 8008546:	d000      	beq.n	800854a <HAL_I2C_Mem_Read+0x32>
 8008548:	e110      	b.n	800876c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800854a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854c:	2b00      	cmp	r3, #0
 800854e:	d004      	beq.n	800855a <HAL_I2C_Mem_Read+0x42>
 8008550:	232c      	movs	r3, #44	; 0x2c
 8008552:	18fb      	adds	r3, r7, r3
 8008554:	881b      	ldrh	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d105      	bne.n	8008566 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2280      	movs	r2, #128	; 0x80
 800855e:	0092      	lsls	r2, r2, #2
 8008560:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e103      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2240      	movs	r2, #64	; 0x40
 800856a:	5c9b      	ldrb	r3, [r3, r2]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_I2C_Mem_Read+0x5c>
 8008570:	2302      	movs	r3, #2
 8008572:	e0fc      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2240      	movs	r2, #64	; 0x40
 8008578:	2101      	movs	r1, #1
 800857a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800857c:	f7fd fd90 	bl	80060a0 <HAL_GetTick>
 8008580:	0003      	movs	r3, r0
 8008582:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008584:	2380      	movs	r3, #128	; 0x80
 8008586:	0219      	lsls	r1, r3, #8
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	9300      	str	r3, [sp, #0]
 800858e:	2319      	movs	r3, #25
 8008590:	2201      	movs	r2, #1
 8008592:	f000 f9dd 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 8008596:	1e03      	subs	r3, r0, #0
 8008598:	d001      	beq.n	800859e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e0e7      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2241      	movs	r2, #65	; 0x41
 80085a2:	2122      	movs	r1, #34	; 0x22
 80085a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2242      	movs	r2, #66	; 0x42
 80085aa:	2140      	movs	r1, #64	; 0x40
 80085ac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	222c      	movs	r2, #44	; 0x2c
 80085be:	18ba      	adds	r2, r7, r2
 80085c0:	8812      	ldrh	r2, [r2, #0]
 80085c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80085ca:	1dbb      	adds	r3, r7, #6
 80085cc:	881c      	ldrh	r4, [r3, #0]
 80085ce:	2308      	movs	r3, #8
 80085d0:	18fb      	adds	r3, r7, r3
 80085d2:	881a      	ldrh	r2, [r3, #0]
 80085d4:	230a      	movs	r3, #10
 80085d6:	18fb      	adds	r3, r7, r3
 80085d8:	8819      	ldrh	r1, [r3, #0]
 80085da:	68f8      	ldr	r0, [r7, #12]
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	0023      	movs	r3, r4
 80085e6:	f000 f92f 	bl	8008848 <I2C_RequestMemoryRead>
 80085ea:	1e03      	subs	r3, r0, #0
 80085ec:	d005      	beq.n	80085fa <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2240      	movs	r2, #64	; 0x40
 80085f2:	2100      	movs	r1, #0
 80085f4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e0b9      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085fe:	b29b      	uxth	r3, r3
 8008600:	2bff      	cmp	r3, #255	; 0xff
 8008602:	d911      	bls.n	8008628 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	22ff      	movs	r2, #255	; 0xff
 8008608:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800860e:	b2da      	uxtb	r2, r3
 8008610:	2380      	movs	r3, #128	; 0x80
 8008612:	045c      	lsls	r4, r3, #17
 8008614:	230a      	movs	r3, #10
 8008616:	18fb      	adds	r3, r7, r3
 8008618:	8819      	ldrh	r1, [r3, #0]
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	4b56      	ldr	r3, [pc, #344]	; (8008778 <HAL_I2C_Mem_Read+0x260>)
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	0023      	movs	r3, r4
 8008622:	f000 fb4f 	bl	8008cc4 <I2C_TransferConfig>
 8008626:	e012      	b.n	800864e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862c:	b29a      	uxth	r2, r3
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008636:	b2da      	uxtb	r2, r3
 8008638:	2380      	movs	r3, #128	; 0x80
 800863a:	049c      	lsls	r4, r3, #18
 800863c:	230a      	movs	r3, #10
 800863e:	18fb      	adds	r3, r7, r3
 8008640:	8819      	ldrh	r1, [r3, #0]
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	4b4c      	ldr	r3, [pc, #304]	; (8008778 <HAL_I2C_Mem_Read+0x260>)
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	0023      	movs	r3, r4
 800864a:	f000 fb3b 	bl	8008cc4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800864e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	0013      	movs	r3, r2
 8008658:	2200      	movs	r2, #0
 800865a:	2104      	movs	r1, #4
 800865c:	f000 f978 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 8008660:	1e03      	subs	r3, r0, #0
 8008662:	d001      	beq.n	8008668 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e082      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008672:	b2d2      	uxtb	r2, r2
 8008674:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800867a:	1c5a      	adds	r2, r3, #1
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008684:	3b01      	subs	r3, #1
 8008686:	b29a      	uxth	r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008690:	b29b      	uxth	r3, r3
 8008692:	3b01      	subs	r3, #1
 8008694:	b29a      	uxth	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800869e:	b29b      	uxth	r3, r3
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d03a      	beq.n	800871a <HAL_I2C_Mem_Read+0x202>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d136      	bne.n	800871a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80086ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	0013      	movs	r3, r2
 80086b6:	2200      	movs	r2, #0
 80086b8:	2180      	movs	r1, #128	; 0x80
 80086ba:	f000 f949 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 80086be:	1e03      	subs	r3, r0, #0
 80086c0:	d001      	beq.n	80086c6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e053      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	2bff      	cmp	r3, #255	; 0xff
 80086ce:	d911      	bls.n	80086f4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	22ff      	movs	r2, #255	; 0xff
 80086d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086da:	b2da      	uxtb	r2, r3
 80086dc:	2380      	movs	r3, #128	; 0x80
 80086de:	045c      	lsls	r4, r3, #17
 80086e0:	230a      	movs	r3, #10
 80086e2:	18fb      	adds	r3, r7, r3
 80086e4:	8819      	ldrh	r1, [r3, #0]
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	2300      	movs	r3, #0
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	0023      	movs	r3, r4
 80086ee:	f000 fae9 	bl	8008cc4 <I2C_TransferConfig>
 80086f2:	e012      	b.n	800871a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008702:	b2da      	uxtb	r2, r3
 8008704:	2380      	movs	r3, #128	; 0x80
 8008706:	049c      	lsls	r4, r3, #18
 8008708:	230a      	movs	r3, #10
 800870a:	18fb      	adds	r3, r7, r3
 800870c:	8819      	ldrh	r1, [r3, #0]
 800870e:	68f8      	ldr	r0, [r7, #12]
 8008710:	2300      	movs	r3, #0
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	0023      	movs	r3, r4
 8008716:	f000 fad5 	bl	8008cc4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800871e:	b29b      	uxth	r3, r3
 8008720:	2b00      	cmp	r3, #0
 8008722:	d194      	bne.n	800864e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	0018      	movs	r0, r3
 800872c:	f000 f98e 	bl	8008a4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008730:	1e03      	subs	r3, r0, #0
 8008732:	d001      	beq.n	8008738 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e01a      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2220      	movs	r2, #32
 800873e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	490c      	ldr	r1, [pc, #48]	; (800877c <HAL_I2C_Mem_Read+0x264>)
 800874c:	400a      	ands	r2, r1
 800874e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2241      	movs	r2, #65	; 0x41
 8008754:	2120      	movs	r1, #32
 8008756:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2242      	movs	r2, #66	; 0x42
 800875c:	2100      	movs	r1, #0
 800875e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2240      	movs	r2, #64	; 0x40
 8008764:	2100      	movs	r1, #0
 8008766:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008768:	2300      	movs	r3, #0
 800876a:	e000      	b.n	800876e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800876c:	2302      	movs	r3, #2
  }
}
 800876e:	0018      	movs	r0, r3
 8008770:	46bd      	mov	sp, r7
 8008772:	b007      	add	sp, #28
 8008774:	bd90      	pop	{r4, r7, pc}
 8008776:	46c0      	nop			; (mov r8, r8)
 8008778:	80002400 	.word	0x80002400
 800877c:	fe00e800 	.word	0xfe00e800

08008780 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008780:	b5b0      	push	{r4, r5, r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af02      	add	r7, sp, #8
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	000c      	movs	r4, r1
 800878a:	0010      	movs	r0, r2
 800878c:	0019      	movs	r1, r3
 800878e:	250a      	movs	r5, #10
 8008790:	197b      	adds	r3, r7, r5
 8008792:	1c22      	adds	r2, r4, #0
 8008794:	801a      	strh	r2, [r3, #0]
 8008796:	2308      	movs	r3, #8
 8008798:	18fb      	adds	r3, r7, r3
 800879a:	1c02      	adds	r2, r0, #0
 800879c:	801a      	strh	r2, [r3, #0]
 800879e:	1dbb      	adds	r3, r7, #6
 80087a0:	1c0a      	adds	r2, r1, #0
 80087a2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80087a4:	1dbb      	adds	r3, r7, #6
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	2380      	movs	r3, #128	; 0x80
 80087ac:	045c      	lsls	r4, r3, #17
 80087ae:	197b      	adds	r3, r7, r5
 80087b0:	8819      	ldrh	r1, [r3, #0]
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	4b23      	ldr	r3, [pc, #140]	; (8008844 <I2C_RequestMemoryWrite+0xc4>)
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	0023      	movs	r3, r4
 80087ba:	f000 fa83 	bl	8008cc4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087c0:	6a39      	ldr	r1, [r7, #32]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	0018      	movs	r0, r3
 80087c6:	f000 f902 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 80087ca:	1e03      	subs	r3, r0, #0
 80087cc:	d001      	beq.n	80087d2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e033      	b.n	800883a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80087d2:	1dbb      	adds	r3, r7, #6
 80087d4:	881b      	ldrh	r3, [r3, #0]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d107      	bne.n	80087ea <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80087da:	2308      	movs	r3, #8
 80087dc:	18fb      	adds	r3, r7, r3
 80087de:	881b      	ldrh	r3, [r3, #0]
 80087e0:	b2da      	uxtb	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	629a      	str	r2, [r3, #40]	; 0x28
 80087e8:	e019      	b.n	800881e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80087ea:	2308      	movs	r3, #8
 80087ec:	18fb      	adds	r3, r7, r3
 80087ee:	881b      	ldrh	r3, [r3, #0]
 80087f0:	0a1b      	lsrs	r3, r3, #8
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	b2da      	uxtb	r2, r3
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087fe:	6a39      	ldr	r1, [r7, #32]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	0018      	movs	r0, r3
 8008804:	f000 f8e3 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 8008808:	1e03      	subs	r3, r0, #0
 800880a:	d001      	beq.n	8008810 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e014      	b.n	800883a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008810:	2308      	movs	r3, #8
 8008812:	18fb      	adds	r3, r7, r3
 8008814:	881b      	ldrh	r3, [r3, #0]
 8008816:	b2da      	uxtb	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800881e:	6a3a      	ldr	r2, [r7, #32]
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008824:	9300      	str	r3, [sp, #0]
 8008826:	0013      	movs	r3, r2
 8008828:	2200      	movs	r2, #0
 800882a:	2180      	movs	r1, #128	; 0x80
 800882c:	f000 f890 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 8008830:	1e03      	subs	r3, r0, #0
 8008832:	d001      	beq.n	8008838 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e000      	b.n	800883a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	0018      	movs	r0, r3
 800883c:	46bd      	mov	sp, r7
 800883e:	b004      	add	sp, #16
 8008840:	bdb0      	pop	{r4, r5, r7, pc}
 8008842:	46c0      	nop			; (mov r8, r8)
 8008844:	80002000 	.word	0x80002000

08008848 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008848:	b5b0      	push	{r4, r5, r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af02      	add	r7, sp, #8
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	000c      	movs	r4, r1
 8008852:	0010      	movs	r0, r2
 8008854:	0019      	movs	r1, r3
 8008856:	250a      	movs	r5, #10
 8008858:	197b      	adds	r3, r7, r5
 800885a:	1c22      	adds	r2, r4, #0
 800885c:	801a      	strh	r2, [r3, #0]
 800885e:	2308      	movs	r3, #8
 8008860:	18fb      	adds	r3, r7, r3
 8008862:	1c02      	adds	r2, r0, #0
 8008864:	801a      	strh	r2, [r3, #0]
 8008866:	1dbb      	adds	r3, r7, #6
 8008868:	1c0a      	adds	r2, r1, #0
 800886a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800886c:	1dbb      	adds	r3, r7, #6
 800886e:	881b      	ldrh	r3, [r3, #0]
 8008870:	b2da      	uxtb	r2, r3
 8008872:	197b      	adds	r3, r7, r5
 8008874:	8819      	ldrh	r1, [r3, #0]
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	4b23      	ldr	r3, [pc, #140]	; (8008908 <I2C_RequestMemoryRead+0xc0>)
 800887a:	9300      	str	r3, [sp, #0]
 800887c:	2300      	movs	r3, #0
 800887e:	f000 fa21 	bl	8008cc4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008884:	6a39      	ldr	r1, [r7, #32]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	0018      	movs	r0, r3
 800888a:	f000 f8a0 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 800888e:	1e03      	subs	r3, r0, #0
 8008890:	d001      	beq.n	8008896 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e033      	b.n	80088fe <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008896:	1dbb      	adds	r3, r7, #6
 8008898:	881b      	ldrh	r3, [r3, #0]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d107      	bne.n	80088ae <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800889e:	2308      	movs	r3, #8
 80088a0:	18fb      	adds	r3, r7, r3
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	629a      	str	r2, [r3, #40]	; 0x28
 80088ac:	e019      	b.n	80088e2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80088ae:	2308      	movs	r3, #8
 80088b0:	18fb      	adds	r3, r7, r3
 80088b2:	881b      	ldrh	r3, [r3, #0]
 80088b4:	0a1b      	lsrs	r3, r3, #8
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80088c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088c2:	6a39      	ldr	r1, [r7, #32]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	0018      	movs	r0, r3
 80088c8:	f000 f881 	bl	80089ce <I2C_WaitOnTXISFlagUntilTimeout>
 80088cc:	1e03      	subs	r3, r0, #0
 80088ce:	d001      	beq.n	80088d4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e014      	b.n	80088fe <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80088d4:	2308      	movs	r3, #8
 80088d6:	18fb      	adds	r3, r7, r3
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	b2da      	uxtb	r2, r3
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80088e2:	6a3a      	ldr	r2, [r7, #32]
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	0013      	movs	r3, r2
 80088ec:	2200      	movs	r2, #0
 80088ee:	2140      	movs	r1, #64	; 0x40
 80088f0:	f000 f82e 	bl	8008950 <I2C_WaitOnFlagUntilTimeout>
 80088f4:	1e03      	subs	r3, r0, #0
 80088f6:	d001      	beq.n	80088fc <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e000      	b.n	80088fe <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80088fc:	2300      	movs	r3, #0
}
 80088fe:	0018      	movs	r0, r3
 8008900:	46bd      	mov	sp, r7
 8008902:	b004      	add	sp, #16
 8008904:	bdb0      	pop	{r4, r5, r7, pc}
 8008906:	46c0      	nop			; (mov r8, r8)
 8008908:	80002000 	.word	0x80002000

0800890c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	2202      	movs	r2, #2
 800891c:	4013      	ands	r3, r2
 800891e:	2b02      	cmp	r3, #2
 8008920:	d103      	bne.n	800892a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2200      	movs	r2, #0
 8008928:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	699b      	ldr	r3, [r3, #24]
 8008930:	2201      	movs	r2, #1
 8008932:	4013      	ands	r3, r2
 8008934:	2b01      	cmp	r3, #1
 8008936:	d007      	beq.n	8008948 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	699a      	ldr	r2, [r3, #24]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2101      	movs	r1, #1
 8008944:	430a      	orrs	r2, r1
 8008946:	619a      	str	r2, [r3, #24]
  }
}
 8008948:	46c0      	nop			; (mov r8, r8)
 800894a:	46bd      	mov	sp, r7
 800894c:	b002      	add	sp, #8
 800894e:	bd80      	pop	{r7, pc}

08008950 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	603b      	str	r3, [r7, #0]
 800895c:	1dfb      	adds	r3, r7, #7
 800895e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008960:	e021      	b.n	80089a6 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	3301      	adds	r3, #1
 8008966:	d01e      	beq.n	80089a6 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008968:	f7fd fb9a 	bl	80060a0 <HAL_GetTick>
 800896c:	0002      	movs	r2, r0
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	429a      	cmp	r2, r3
 8008976:	d302      	bcc.n	800897e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d113      	bne.n	80089a6 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008982:	2220      	movs	r2, #32
 8008984:	431a      	orrs	r2, r3
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2241      	movs	r2, #65	; 0x41
 800898e:	2120      	movs	r1, #32
 8008990:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2242      	movs	r2, #66	; 0x42
 8008996:	2100      	movs	r1, #0
 8008998:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2240      	movs	r2, #64	; 0x40
 800899e:	2100      	movs	r1, #0
 80089a0:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e00f      	b.n	80089c6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	4013      	ands	r3, r2
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	425a      	negs	r2, r3
 80089b6:	4153      	adcs	r3, r2
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	001a      	movs	r2, r3
 80089bc:	1dfb      	adds	r3, r7, #7
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d0ce      	beq.n	8008962 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	0018      	movs	r0, r3
 80089c8:	46bd      	mov	sp, r7
 80089ca:	b004      	add	sp, #16
 80089cc:	bd80      	pop	{r7, pc}

080089ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b084      	sub	sp, #16
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	60f8      	str	r0, [r7, #12]
 80089d6:	60b9      	str	r1, [r7, #8]
 80089d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80089da:	e02b      	b.n	8008a34 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	68b9      	ldr	r1, [r7, #8]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	0018      	movs	r0, r3
 80089e4:	f000 f86e 	bl	8008ac4 <I2C_IsErrorOccurred>
 80089e8:	1e03      	subs	r3, r0, #0
 80089ea:	d001      	beq.n	80089f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e029      	b.n	8008a44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	3301      	adds	r3, #1
 80089f4:	d01e      	beq.n	8008a34 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089f6:	f7fd fb53 	bl	80060a0 <HAL_GetTick>
 80089fa:	0002      	movs	r2, r0
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d302      	bcc.n	8008a0c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d113      	bne.n	8008a34 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a10:	2220      	movs	r2, #32
 8008a12:	431a      	orrs	r2, r3
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2241      	movs	r2, #65	; 0x41
 8008a1c:	2120      	movs	r1, #32
 8008a1e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2242      	movs	r2, #66	; 0x42
 8008a24:	2100      	movs	r1, #0
 8008a26:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2240      	movs	r2, #64	; 0x40
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e007      	b.n	8008a44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	699b      	ldr	r3, [r3, #24]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d1cc      	bne.n	80089dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	0018      	movs	r0, r3
 8008a46:	46bd      	mov	sp, r7
 8008a48:	b004      	add	sp, #16
 8008a4a:	bd80      	pop	{r7, pc}

08008a4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a58:	e028      	b.n	8008aac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	68b9      	ldr	r1, [r7, #8]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	0018      	movs	r0, r3
 8008a62:	f000 f82f 	bl	8008ac4 <I2C_IsErrorOccurred>
 8008a66:	1e03      	subs	r3, r0, #0
 8008a68:	d001      	beq.n	8008a6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e026      	b.n	8008abc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a6e:	f7fd fb17 	bl	80060a0 <HAL_GetTick>
 8008a72:	0002      	movs	r2, r0
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	1ad3      	subs	r3, r2, r3
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d302      	bcc.n	8008a84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d113      	bne.n	8008aac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a88:	2220      	movs	r2, #32
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2241      	movs	r2, #65	; 0x41
 8008a94:	2120      	movs	r1, #32
 8008a96:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2242      	movs	r2, #66	; 0x42
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2240      	movs	r2, #64	; 0x40
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e007      	b.n	8008abc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	2220      	movs	r2, #32
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	2b20      	cmp	r3, #32
 8008ab8:	d1cf      	bne.n	8008a5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	0018      	movs	r0, r3
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	b004      	add	sp, #16
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ac4:	b590      	push	{r4, r7, lr}
 8008ac6:	b08b      	sub	sp, #44	; 0x2c
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ad0:	2327      	movs	r3, #39	; 0x27
 8008ad2:	18fb      	adds	r3, r7, r3
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	699b      	ldr	r3, [r3, #24]
 8008ade:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	2210      	movs	r2, #16
 8008aec:	4013      	ands	r3, r2
 8008aee:	d100      	bne.n	8008af2 <I2C_IsErrorOccurred+0x2e>
 8008af0:	e082      	b.n	8008bf8 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2210      	movs	r2, #16
 8008af8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008afa:	e060      	b.n	8008bbe <I2C_IsErrorOccurred+0xfa>
 8008afc:	2427      	movs	r4, #39	; 0x27
 8008afe:	193b      	adds	r3, r7, r4
 8008b00:	193a      	adds	r2, r7, r4
 8008b02:	7812      	ldrb	r2, [r2, #0]
 8008b04:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	d058      	beq.n	8008bbe <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008b0c:	f7fd fac8 	bl	80060a0 <HAL_GetTick>
 8008b10:	0002      	movs	r2, r0
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	1ad3      	subs	r3, r2, r3
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d306      	bcc.n	8008b2a <I2C_IsErrorOccurred+0x66>
 8008b1c:	193b      	adds	r3, r7, r4
 8008b1e:	193a      	adds	r2, r7, r4
 8008b20:	7812      	ldrb	r2, [r2, #0]
 8008b22:	701a      	strb	r2, [r3, #0]
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d149      	bne.n	8008bbe <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	685a      	ldr	r2, [r3, #4]
 8008b30:	2380      	movs	r3, #128	; 0x80
 8008b32:	01db      	lsls	r3, r3, #7
 8008b34:	4013      	ands	r3, r2
 8008b36:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008b38:	2013      	movs	r0, #19
 8008b3a:	183b      	adds	r3, r7, r0
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	2142      	movs	r1, #66	; 0x42
 8008b40:	5c52      	ldrb	r2, [r2, r1]
 8008b42:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	699a      	ldr	r2, [r3, #24]
 8008b4a:	2380      	movs	r3, #128	; 0x80
 8008b4c:	021b      	lsls	r3, r3, #8
 8008b4e:	401a      	ands	r2, r3
 8008b50:	2380      	movs	r3, #128	; 0x80
 8008b52:	021b      	lsls	r3, r3, #8
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d126      	bne.n	8008ba6 <I2C_IsErrorOccurred+0xe2>
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	2380      	movs	r3, #128	; 0x80
 8008b5c:	01db      	lsls	r3, r3, #7
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d021      	beq.n	8008ba6 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8008b62:	183b      	adds	r3, r7, r0
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b20      	cmp	r3, #32
 8008b68:	d01d      	beq.n	8008ba6 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	685a      	ldr	r2, [r3, #4]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2180      	movs	r1, #128	; 0x80
 8008b76:	01c9      	lsls	r1, r1, #7
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008b7c:	f7fd fa90 	bl	80060a0 <HAL_GetTick>
 8008b80:	0003      	movs	r3, r0
 8008b82:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008b84:	e00f      	b.n	8008ba6 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008b86:	f7fd fa8b 	bl	80060a0 <HAL_GetTick>
 8008b8a:	0002      	movs	r2, r0
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	1ad3      	subs	r3, r2, r3
 8008b90:	2b19      	cmp	r3, #25
 8008b92:	d908      	bls.n	8008ba6 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8008b94:	6a3b      	ldr	r3, [r7, #32]
 8008b96:	2220      	movs	r2, #32
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008b9c:	2327      	movs	r3, #39	; 0x27
 8008b9e:	18fb      	adds	r3, r7, r3
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	701a      	strb	r2, [r3, #0]

              break;
 8008ba4:	e00b      	b.n	8008bbe <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	2220      	movs	r2, #32
 8008bae:	4013      	ands	r3, r2
 8008bb0:	2127      	movs	r1, #39	; 0x27
 8008bb2:	187a      	adds	r2, r7, r1
 8008bb4:	1879      	adds	r1, r7, r1
 8008bb6:	7809      	ldrb	r1, [r1, #0]
 8008bb8:	7011      	strb	r1, [r2, #0]
 8008bba:	2b20      	cmp	r3, #32
 8008bbc:	d1e3      	bne.n	8008b86 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	699b      	ldr	r3, [r3, #24]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d004      	beq.n	8008bd6 <I2C_IsErrorOccurred+0x112>
 8008bcc:	2327      	movs	r3, #39	; 0x27
 8008bce:	18fb      	adds	r3, r7, r3
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d092      	beq.n	8008afc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008bd6:	2327      	movs	r3, #39	; 0x27
 8008bd8:	18fb      	adds	r3, r7, r3
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d103      	bne.n	8008be8 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2220      	movs	r2, #32
 8008be6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	2204      	movs	r2, #4
 8008bec:	4313      	orrs	r3, r2
 8008bee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008bf0:	2327      	movs	r3, #39	; 0x27
 8008bf2:	18fb      	adds	r3, r7, r3
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	699b      	ldr	r3, [r3, #24]
 8008bfe:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008c00:	69ba      	ldr	r2, [r7, #24]
 8008c02:	2380      	movs	r3, #128	; 0x80
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	4013      	ands	r3, r2
 8008c08:	d00c      	beq.n	8008c24 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008c0a:	6a3b      	ldr	r3, [r7, #32]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2280      	movs	r2, #128	; 0x80
 8008c18:	0052      	lsls	r2, r2, #1
 8008c1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008c1c:	2327      	movs	r3, #39	; 0x27
 8008c1e:	18fb      	adds	r3, r7, r3
 8008c20:	2201      	movs	r2, #1
 8008c22:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	2380      	movs	r3, #128	; 0x80
 8008c28:	00db      	lsls	r3, r3, #3
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	d00c      	beq.n	8008c48 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008c2e:	6a3b      	ldr	r3, [r7, #32]
 8008c30:	2208      	movs	r2, #8
 8008c32:	4313      	orrs	r3, r2
 8008c34:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2280      	movs	r2, #128	; 0x80
 8008c3c:	00d2      	lsls	r2, r2, #3
 8008c3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008c40:	2327      	movs	r3, #39	; 0x27
 8008c42:	18fb      	adds	r3, r7, r3
 8008c44:	2201      	movs	r2, #1
 8008c46:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008c48:	69ba      	ldr	r2, [r7, #24]
 8008c4a:	2380      	movs	r3, #128	; 0x80
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4013      	ands	r3, r2
 8008c50:	d00c      	beq.n	8008c6c <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	2202      	movs	r2, #2
 8008c56:	4313      	orrs	r3, r2
 8008c58:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2280      	movs	r2, #128	; 0x80
 8008c60:	0092      	lsls	r2, r2, #2
 8008c62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008c64:	2327      	movs	r3, #39	; 0x27
 8008c66:	18fb      	adds	r3, r7, r3
 8008c68:	2201      	movs	r2, #1
 8008c6a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8008c6c:	2327      	movs	r3, #39	; 0x27
 8008c6e:	18fb      	adds	r3, r7, r3
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d01d      	beq.n	8008cb2 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	0018      	movs	r0, r3
 8008c7a:	f7ff fe47 	bl	800890c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	685a      	ldr	r2, [r3, #4]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	490d      	ldr	r1, [pc, #52]	; (8008cc0 <I2C_IsErrorOccurred+0x1fc>)
 8008c8a:	400a      	ands	r2, r1
 8008c8c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	431a      	orrs	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2241      	movs	r2, #65	; 0x41
 8008c9e:	2120      	movs	r1, #32
 8008ca0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2242      	movs	r2, #66	; 0x42
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2240      	movs	r2, #64	; 0x40
 8008cae:	2100      	movs	r1, #0
 8008cb0:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8008cb2:	2327      	movs	r3, #39	; 0x27
 8008cb4:	18fb      	adds	r3, r7, r3
 8008cb6:	781b      	ldrb	r3, [r3, #0]
}
 8008cb8:	0018      	movs	r0, r3
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	b00b      	add	sp, #44	; 0x2c
 8008cbe:	bd90      	pop	{r4, r7, pc}
 8008cc0:	fe00e800 	.word	0xfe00e800

08008cc4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008cc4:	b590      	push	{r4, r7, lr}
 8008cc6:	b087      	sub	sp, #28
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	0008      	movs	r0, r1
 8008cce:	0011      	movs	r1, r2
 8008cd0:	607b      	str	r3, [r7, #4]
 8008cd2:	240a      	movs	r4, #10
 8008cd4:	193b      	adds	r3, r7, r4
 8008cd6:	1c02      	adds	r2, r0, #0
 8008cd8:	801a      	strh	r2, [r3, #0]
 8008cda:	2009      	movs	r0, #9
 8008cdc:	183b      	adds	r3, r7, r0
 8008cde:	1c0a      	adds	r2, r1, #0
 8008ce0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008ce2:	193b      	adds	r3, r7, r4
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	059b      	lsls	r3, r3, #22
 8008ce8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008cea:	183b      	adds	r3, r7, r0
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	0419      	lsls	r1, r3, #16
 8008cf0:	23ff      	movs	r3, #255	; 0xff
 8008cf2:	041b      	lsls	r3, r3, #16
 8008cf4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008cf6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	005b      	lsls	r3, r3, #1
 8008d02:	085b      	lsrs	r3, r3, #1
 8008d04:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d0e:	0d51      	lsrs	r1, r2, #21
 8008d10:	2280      	movs	r2, #128	; 0x80
 8008d12:	00d2      	lsls	r2, r2, #3
 8008d14:	400a      	ands	r2, r1
 8008d16:	4907      	ldr	r1, [pc, #28]	; (8008d34 <I2C_TransferConfig+0x70>)
 8008d18:	430a      	orrs	r2, r1
 8008d1a:	43d2      	mvns	r2, r2
 8008d1c:	401a      	ands	r2, r3
 8008d1e:	0011      	movs	r1, r2
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	697a      	ldr	r2, [r7, #20]
 8008d26:	430a      	orrs	r2, r1
 8008d28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	b007      	add	sp, #28
 8008d30:	bd90      	pop	{r4, r7, pc}
 8008d32:	46c0      	nop			; (mov r8, r8)
 8008d34:	03ff63ff 	.word	0x03ff63ff

08008d38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2241      	movs	r2, #65	; 0x41
 8008d46:	5c9b      	ldrb	r3, [r3, r2]
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b20      	cmp	r3, #32
 8008d4c:	d138      	bne.n	8008dc0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2240      	movs	r2, #64	; 0x40
 8008d52:	5c9b      	ldrb	r3, [r3, r2]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d101      	bne.n	8008d5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008d58:	2302      	movs	r3, #2
 8008d5a:	e032      	b.n	8008dc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2240      	movs	r2, #64	; 0x40
 8008d60:	2101      	movs	r1, #1
 8008d62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2241      	movs	r2, #65	; 0x41
 8008d68:	2124      	movs	r1, #36	; 0x24
 8008d6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2101      	movs	r1, #1
 8008d78:	438a      	bics	r2, r1
 8008d7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4911      	ldr	r1, [pc, #68]	; (8008dcc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8008d88:	400a      	ands	r2, r1
 8008d8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	6819      	ldr	r1, [r3, #0]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	2101      	movs	r1, #1
 8008da8:	430a      	orrs	r2, r1
 8008daa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2241      	movs	r2, #65	; 0x41
 8008db0:	2120      	movs	r1, #32
 8008db2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2240      	movs	r2, #64	; 0x40
 8008db8:	2100      	movs	r1, #0
 8008dba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	e000      	b.n	8008dc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008dc0:	2302      	movs	r3, #2
  }
}
 8008dc2:	0018      	movs	r0, r3
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	b002      	add	sp, #8
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	46c0      	nop			; (mov r8, r8)
 8008dcc:	ffffefff 	.word	0xffffefff

08008dd0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2241      	movs	r2, #65	; 0x41
 8008dde:	5c9b      	ldrb	r3, [r3, r2]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b20      	cmp	r3, #32
 8008de4:	d139      	bne.n	8008e5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2240      	movs	r2, #64	; 0x40
 8008dea:	5c9b      	ldrb	r3, [r3, r2]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d101      	bne.n	8008df4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008df0:	2302      	movs	r3, #2
 8008df2:	e033      	b.n	8008e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2240      	movs	r2, #64	; 0x40
 8008df8:	2101      	movs	r1, #1
 8008dfa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2241      	movs	r2, #65	; 0x41
 8008e00:	2124      	movs	r1, #36	; 0x24
 8008e02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2101      	movs	r1, #1
 8008e10:	438a      	bics	r2, r1
 8008e12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4a11      	ldr	r2, [pc, #68]	; (8008e64 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8008e20:	4013      	ands	r3, r2
 8008e22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	021b      	lsls	r3, r3, #8
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2101      	movs	r1, #1
 8008e42:	430a      	orrs	r2, r1
 8008e44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2241      	movs	r2, #65	; 0x41
 8008e4a:	2120      	movs	r1, #32
 8008e4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2240      	movs	r2, #64	; 0x40
 8008e52:	2100      	movs	r1, #0
 8008e54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	e000      	b.n	8008e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008e5a:	2302      	movs	r3, #2
  }
}
 8008e5c:	0018      	movs	r0, r3
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	b004      	add	sp, #16
 8008e62:	bd80      	pop	{r7, pc}
 8008e64:	fffff0ff 	.word	0xfffff0ff

08008e68 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d101      	bne.n	8008e7a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e03d      	b.n	8008ef6 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a20      	ldr	r2, [pc, #128]	; (8008f00 <HAL_IWDG_Init+0x98>)
 8008e80:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a1f      	ldr	r2, [pc, #124]	; (8008f04 <HAL_IWDG_Init+0x9c>)
 8008e88:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	6852      	ldr	r2, [r2, #4]
 8008e92:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6892      	ldr	r2, [r2, #8]
 8008e9c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8008e9e:	f7fd f8ff 	bl	80060a0 <HAL_GetTick>
 8008ea2:	0003      	movs	r3, r0
 8008ea4:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008ea6:	e00e      	b.n	8008ec6 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8008ea8:	f7fd f8fa 	bl	80060a0 <HAL_GetTick>
 8008eac:	0002      	movs	r2, r0
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	2b31      	cmp	r3, #49	; 0x31
 8008eb4:	d907      	bls.n	8008ec6 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	2207      	movs	r2, #7
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	d001      	beq.n	8008ec6 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	e017      	b.n	8008ef6 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	2207      	movs	r2, #7
 8008ece:	4013      	ands	r3, r2
 8008ed0:	d1ea      	bne.n	8008ea8 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	691a      	ldr	r2, [r3, #16]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d005      	beq.n	8008eec <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	68d2      	ldr	r2, [r2, #12]
 8008ee8:	611a      	str	r2, [r3, #16]
 8008eea:	e003      	b.n	8008ef4 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a05      	ldr	r2, [pc, #20]	; (8008f08 <HAL_IWDG_Init+0xa0>)
 8008ef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	0018      	movs	r0, r3
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	b004      	add	sp, #16
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	46c0      	nop			; (mov r8, r8)
 8008f00:	0000cccc 	.word	0x0000cccc
 8008f04:	00005555 	.word	0x00005555
 8008f08:	0000aaaa 	.word	0x0000aaaa

08008f0c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b082      	sub	sp, #8
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a03      	ldr	r2, [pc, #12]	; (8008f28 <HAL_IWDG_Refresh+0x1c>)
 8008f1a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	0018      	movs	r0, r3
 8008f20:	46bd      	mov	sp, r7
 8008f22:	b002      	add	sp, #8
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	46c0      	nop			; (mov r8, r8)
 8008f28:	0000aaaa 	.word	0x0000aaaa

08008f2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008f34:	4b19      	ldr	r3, [pc, #100]	; (8008f9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a19      	ldr	r2, [pc, #100]	; (8008fa0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	0019      	movs	r1, r3
 8008f3e:	4b17      	ldr	r3, [pc, #92]	; (8008f9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	430a      	orrs	r2, r1
 8008f44:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	2380      	movs	r3, #128	; 0x80
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d11f      	bne.n	8008f90 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008f50:	4b14      	ldr	r3, [pc, #80]	; (8008fa4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	0013      	movs	r3, r2
 8008f56:	005b      	lsls	r3, r3, #1
 8008f58:	189b      	adds	r3, r3, r2
 8008f5a:	005b      	lsls	r3, r3, #1
 8008f5c:	4912      	ldr	r1, [pc, #72]	; (8008fa8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8008f5e:	0018      	movs	r0, r3
 8008f60:	f7f7 f8ea 	bl	8000138 <__udivsi3>
 8008f64:	0003      	movs	r3, r0
 8008f66:	3301      	adds	r3, #1
 8008f68:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f6a:	e008      	b.n	8008f7e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d003      	beq.n	8008f7a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	3b01      	subs	r3, #1
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	e001      	b.n	8008f7e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e009      	b.n	8008f92 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f7e:	4b07      	ldr	r3, [pc, #28]	; (8008f9c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008f80:	695a      	ldr	r2, [r3, #20]
 8008f82:	2380      	movs	r3, #128	; 0x80
 8008f84:	00db      	lsls	r3, r3, #3
 8008f86:	401a      	ands	r2, r3
 8008f88:	2380      	movs	r3, #128	; 0x80
 8008f8a:	00db      	lsls	r3, r3, #3
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d0ed      	beq.n	8008f6c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	0018      	movs	r0, r3
 8008f94:	46bd      	mov	sp, r7
 8008f96:	b004      	add	sp, #16
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	46c0      	nop			; (mov r8, r8)
 8008f9c:	40007000 	.word	0x40007000
 8008fa0:	fffff9ff 	.word	0xfffff9ff
 8008fa4:	20000004 	.word	0x20000004
 8008fa8:	000f4240 	.word	0x000f4240

08008fac <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8008fb0:	4b03      	ldr	r3, [pc, #12]	; (8008fc0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	23e0      	movs	r3, #224	; 0xe0
 8008fb6:	01db      	lsls	r3, r3, #7
 8008fb8:	4013      	ands	r3, r2
}
 8008fba:	0018      	movs	r0, r3
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}
 8008fc0:	40021000 	.word	0x40021000

08008fc4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b088      	sub	sp, #32
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d101      	bne.n	8008fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e2f3      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	4013      	ands	r3, r2
 8008fde:	d100      	bne.n	8008fe2 <HAL_RCC_OscConfig+0x1e>
 8008fe0:	e07c      	b.n	80090dc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008fe2:	4bc3      	ldr	r3, [pc, #780]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	2238      	movs	r2, #56	; 0x38
 8008fe8:	4013      	ands	r3, r2
 8008fea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008fec:	4bc0      	ldr	r3, [pc, #768]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	2203      	movs	r2, #3
 8008ff2:	4013      	ands	r3, r2
 8008ff4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	2b10      	cmp	r3, #16
 8008ffa:	d102      	bne.n	8009002 <HAL_RCC_OscConfig+0x3e>
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	2b03      	cmp	r3, #3
 8009000:	d002      	beq.n	8009008 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	2b08      	cmp	r3, #8
 8009006:	d10b      	bne.n	8009020 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009008:	4bb9      	ldr	r3, [pc, #740]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	2380      	movs	r3, #128	; 0x80
 800900e:	029b      	lsls	r3, r3, #10
 8009010:	4013      	ands	r3, r2
 8009012:	d062      	beq.n	80090da <HAL_RCC_OscConfig+0x116>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d15e      	bne.n	80090da <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e2ce      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	2380      	movs	r3, #128	; 0x80
 8009026:	025b      	lsls	r3, r3, #9
 8009028:	429a      	cmp	r2, r3
 800902a:	d107      	bne.n	800903c <HAL_RCC_OscConfig+0x78>
 800902c:	4bb0      	ldr	r3, [pc, #704]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	4baf      	ldr	r3, [pc, #700]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009032:	2180      	movs	r1, #128	; 0x80
 8009034:	0249      	lsls	r1, r1, #9
 8009036:	430a      	orrs	r2, r1
 8009038:	601a      	str	r2, [r3, #0]
 800903a:	e020      	b.n	800907e <HAL_RCC_OscConfig+0xba>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	23a0      	movs	r3, #160	; 0xa0
 8009042:	02db      	lsls	r3, r3, #11
 8009044:	429a      	cmp	r2, r3
 8009046:	d10e      	bne.n	8009066 <HAL_RCC_OscConfig+0xa2>
 8009048:	4ba9      	ldr	r3, [pc, #676]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	4ba8      	ldr	r3, [pc, #672]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800904e:	2180      	movs	r1, #128	; 0x80
 8009050:	02c9      	lsls	r1, r1, #11
 8009052:	430a      	orrs	r2, r1
 8009054:	601a      	str	r2, [r3, #0]
 8009056:	4ba6      	ldr	r3, [pc, #664]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	4ba5      	ldr	r3, [pc, #660]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800905c:	2180      	movs	r1, #128	; 0x80
 800905e:	0249      	lsls	r1, r1, #9
 8009060:	430a      	orrs	r2, r1
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	e00b      	b.n	800907e <HAL_RCC_OscConfig+0xba>
 8009066:	4ba2      	ldr	r3, [pc, #648]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	4ba1      	ldr	r3, [pc, #644]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800906c:	49a1      	ldr	r1, [pc, #644]	; (80092f4 <HAL_RCC_OscConfig+0x330>)
 800906e:	400a      	ands	r2, r1
 8009070:	601a      	str	r2, [r3, #0]
 8009072:	4b9f      	ldr	r3, [pc, #636]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	4b9e      	ldr	r3, [pc, #632]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009078:	499f      	ldr	r1, [pc, #636]	; (80092f8 <HAL_RCC_OscConfig+0x334>)
 800907a:	400a      	ands	r2, r1
 800907c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d014      	beq.n	80090b0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009086:	f7fd f80b 	bl	80060a0 <HAL_GetTick>
 800908a:	0003      	movs	r3, r0
 800908c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800908e:	e008      	b.n	80090a2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009090:	f7fd f806 	bl	80060a0 <HAL_GetTick>
 8009094:	0002      	movs	r2, r0
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	2b64      	cmp	r3, #100	; 0x64
 800909c:	d901      	bls.n	80090a2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e28d      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80090a2:	4b93      	ldr	r3, [pc, #588]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	2380      	movs	r3, #128	; 0x80
 80090a8:	029b      	lsls	r3, r3, #10
 80090aa:	4013      	ands	r3, r2
 80090ac:	d0f0      	beq.n	8009090 <HAL_RCC_OscConfig+0xcc>
 80090ae:	e015      	b.n	80090dc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b0:	f7fc fff6 	bl	80060a0 <HAL_GetTick>
 80090b4:	0003      	movs	r3, r0
 80090b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80090b8:	e008      	b.n	80090cc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090ba:	f7fc fff1 	bl	80060a0 <HAL_GetTick>
 80090be:	0002      	movs	r2, r0
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	2b64      	cmp	r3, #100	; 0x64
 80090c6:	d901      	bls.n	80090cc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80090c8:	2303      	movs	r3, #3
 80090ca:	e278      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80090cc:	4b88      	ldr	r3, [pc, #544]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	2380      	movs	r3, #128	; 0x80
 80090d2:	029b      	lsls	r3, r3, #10
 80090d4:	4013      	ands	r3, r2
 80090d6:	d1f0      	bne.n	80090ba <HAL_RCC_OscConfig+0xf6>
 80090d8:	e000      	b.n	80090dc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090da:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2202      	movs	r2, #2
 80090e2:	4013      	ands	r3, r2
 80090e4:	d100      	bne.n	80090e8 <HAL_RCC_OscConfig+0x124>
 80090e6:	e099      	b.n	800921c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80090e8:	4b81      	ldr	r3, [pc, #516]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	2238      	movs	r2, #56	; 0x38
 80090ee:	4013      	ands	r3, r2
 80090f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80090f2:	4b7f      	ldr	r3, [pc, #508]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	2203      	movs	r2, #3
 80090f8:	4013      	ands	r3, r2
 80090fa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	2b10      	cmp	r3, #16
 8009100:	d102      	bne.n	8009108 <HAL_RCC_OscConfig+0x144>
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2b02      	cmp	r3, #2
 8009106:	d002      	beq.n	800910e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d135      	bne.n	800917a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800910e:	4b78      	ldr	r3, [pc, #480]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	2380      	movs	r3, #128	; 0x80
 8009114:	00db      	lsls	r3, r3, #3
 8009116:	4013      	ands	r3, r2
 8009118:	d005      	beq.n	8009126 <HAL_RCC_OscConfig+0x162>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e24b      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009126:	4b72      	ldr	r3, [pc, #456]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	4a74      	ldr	r2, [pc, #464]	; (80092fc <HAL_RCC_OscConfig+0x338>)
 800912c:	4013      	ands	r3, r2
 800912e:	0019      	movs	r1, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	695b      	ldr	r3, [r3, #20]
 8009134:	021a      	lsls	r2, r3, #8
 8009136:	4b6e      	ldr	r3, [pc, #440]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009138:	430a      	orrs	r2, r1
 800913a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d112      	bne.n	8009168 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009142:	4b6b      	ldr	r3, [pc, #428]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a6e      	ldr	r2, [pc, #440]	; (8009300 <HAL_RCC_OscConfig+0x33c>)
 8009148:	4013      	ands	r3, r2
 800914a:	0019      	movs	r1, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	691a      	ldr	r2, [r3, #16]
 8009150:	4b67      	ldr	r3, [pc, #412]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009152:	430a      	orrs	r2, r1
 8009154:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009156:	4b66      	ldr	r3, [pc, #408]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	0adb      	lsrs	r3, r3, #11
 800915c:	2207      	movs	r2, #7
 800915e:	4013      	ands	r3, r2
 8009160:	4a68      	ldr	r2, [pc, #416]	; (8009304 <HAL_RCC_OscConfig+0x340>)
 8009162:	40da      	lsrs	r2, r3
 8009164:	4b68      	ldr	r3, [pc, #416]	; (8009308 <HAL_RCC_OscConfig+0x344>)
 8009166:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009168:	4b68      	ldr	r3, [pc, #416]	; (800930c <HAL_RCC_OscConfig+0x348>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	0018      	movs	r0, r3
 800916e:	f7fc ff3b 	bl	8005fe8 <HAL_InitTick>
 8009172:	1e03      	subs	r3, r0, #0
 8009174:	d051      	beq.n	800921a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e221      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d030      	beq.n	80091e4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009182:	4b5b      	ldr	r3, [pc, #364]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a5e      	ldr	r2, [pc, #376]	; (8009300 <HAL_RCC_OscConfig+0x33c>)
 8009188:	4013      	ands	r3, r2
 800918a:	0019      	movs	r1, r3
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	691a      	ldr	r2, [r3, #16]
 8009190:	4b57      	ldr	r3, [pc, #348]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009192:	430a      	orrs	r2, r1
 8009194:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009196:	4b56      	ldr	r3, [pc, #344]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	4b55      	ldr	r3, [pc, #340]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800919c:	2180      	movs	r1, #128	; 0x80
 800919e:	0049      	lsls	r1, r1, #1
 80091a0:	430a      	orrs	r2, r1
 80091a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091a4:	f7fc ff7c 	bl	80060a0 <HAL_GetTick>
 80091a8:	0003      	movs	r3, r0
 80091aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80091ac:	e008      	b.n	80091c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091ae:	f7fc ff77 	bl	80060a0 <HAL_GetTick>
 80091b2:	0002      	movs	r2, r0
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	2b02      	cmp	r3, #2
 80091ba:	d901      	bls.n	80091c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80091bc:	2303      	movs	r3, #3
 80091be:	e1fe      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80091c0:	4b4b      	ldr	r3, [pc, #300]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	2380      	movs	r3, #128	; 0x80
 80091c6:	00db      	lsls	r3, r3, #3
 80091c8:	4013      	ands	r3, r2
 80091ca:	d0f0      	beq.n	80091ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091cc:	4b48      	ldr	r3, [pc, #288]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	4a4a      	ldr	r2, [pc, #296]	; (80092fc <HAL_RCC_OscConfig+0x338>)
 80091d2:	4013      	ands	r3, r2
 80091d4:	0019      	movs	r1, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	695b      	ldr	r3, [r3, #20]
 80091da:	021a      	lsls	r2, r3, #8
 80091dc:	4b44      	ldr	r3, [pc, #272]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80091de:	430a      	orrs	r2, r1
 80091e0:	605a      	str	r2, [r3, #4]
 80091e2:	e01b      	b.n	800921c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80091e4:	4b42      	ldr	r3, [pc, #264]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	4b41      	ldr	r3, [pc, #260]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80091ea:	4949      	ldr	r1, [pc, #292]	; (8009310 <HAL_RCC_OscConfig+0x34c>)
 80091ec:	400a      	ands	r2, r1
 80091ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091f0:	f7fc ff56 	bl	80060a0 <HAL_GetTick>
 80091f4:	0003      	movs	r3, r0
 80091f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80091f8:	e008      	b.n	800920c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091fa:	f7fc ff51 	bl	80060a0 <HAL_GetTick>
 80091fe:	0002      	movs	r2, r0
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	1ad3      	subs	r3, r2, r3
 8009204:	2b02      	cmp	r3, #2
 8009206:	d901      	bls.n	800920c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009208:	2303      	movs	r3, #3
 800920a:	e1d8      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800920c:	4b38      	ldr	r3, [pc, #224]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	2380      	movs	r3, #128	; 0x80
 8009212:	00db      	lsls	r3, r3, #3
 8009214:	4013      	ands	r3, r2
 8009216:	d1f0      	bne.n	80091fa <HAL_RCC_OscConfig+0x236>
 8009218:	e000      	b.n	800921c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800921a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	2208      	movs	r2, #8
 8009222:	4013      	ands	r3, r2
 8009224:	d047      	beq.n	80092b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009226:	4b32      	ldr	r3, [pc, #200]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	2238      	movs	r2, #56	; 0x38
 800922c:	4013      	ands	r3, r2
 800922e:	2b18      	cmp	r3, #24
 8009230:	d10a      	bne.n	8009248 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009232:	4b2f      	ldr	r3, [pc, #188]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009236:	2202      	movs	r2, #2
 8009238:	4013      	ands	r3, r2
 800923a:	d03c      	beq.n	80092b6 <HAL_RCC_OscConfig+0x2f2>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	699b      	ldr	r3, [r3, #24]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d138      	bne.n	80092b6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8009244:	2301      	movs	r3, #1
 8009246:	e1ba      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d019      	beq.n	8009284 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009250:	4b27      	ldr	r3, [pc, #156]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009252:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009254:	4b26      	ldr	r3, [pc, #152]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009256:	2101      	movs	r1, #1
 8009258:	430a      	orrs	r2, r1
 800925a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800925c:	f7fc ff20 	bl	80060a0 <HAL_GetTick>
 8009260:	0003      	movs	r3, r0
 8009262:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009264:	e008      	b.n	8009278 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009266:	f7fc ff1b 	bl	80060a0 <HAL_GetTick>
 800926a:	0002      	movs	r2, r0
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	1ad3      	subs	r3, r2, r3
 8009270:	2b02      	cmp	r3, #2
 8009272:	d901      	bls.n	8009278 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8009274:	2303      	movs	r3, #3
 8009276:	e1a2      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009278:	4b1d      	ldr	r3, [pc, #116]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800927a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800927c:	2202      	movs	r2, #2
 800927e:	4013      	ands	r3, r2
 8009280:	d0f1      	beq.n	8009266 <HAL_RCC_OscConfig+0x2a2>
 8009282:	e018      	b.n	80092b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009284:	4b1a      	ldr	r3, [pc, #104]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 8009286:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009288:	4b19      	ldr	r3, [pc, #100]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 800928a:	2101      	movs	r1, #1
 800928c:	438a      	bics	r2, r1
 800928e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009290:	f7fc ff06 	bl	80060a0 <HAL_GetTick>
 8009294:	0003      	movs	r3, r0
 8009296:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009298:	e008      	b.n	80092ac <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800929a:	f7fc ff01 	bl	80060a0 <HAL_GetTick>
 800929e:	0002      	movs	r2, r0
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	1ad3      	subs	r3, r2, r3
 80092a4:	2b02      	cmp	r3, #2
 80092a6:	d901      	bls.n	80092ac <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80092a8:	2303      	movs	r3, #3
 80092aa:	e188      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80092ac:	4b10      	ldr	r3, [pc, #64]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80092ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092b0:	2202      	movs	r2, #2
 80092b2:	4013      	ands	r3, r2
 80092b4:	d1f1      	bne.n	800929a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	2204      	movs	r2, #4
 80092bc:	4013      	ands	r3, r2
 80092be:	d100      	bne.n	80092c2 <HAL_RCC_OscConfig+0x2fe>
 80092c0:	e0c6      	b.n	8009450 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092c2:	231f      	movs	r3, #31
 80092c4:	18fb      	adds	r3, r7, r3
 80092c6:	2200      	movs	r2, #0
 80092c8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80092ca:	4b09      	ldr	r3, [pc, #36]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	2238      	movs	r2, #56	; 0x38
 80092d0:	4013      	ands	r3, r2
 80092d2:	2b20      	cmp	r3, #32
 80092d4:	d11e      	bne.n	8009314 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80092d6:	4b06      	ldr	r3, [pc, #24]	; (80092f0 <HAL_RCC_OscConfig+0x32c>)
 80092d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092da:	2202      	movs	r2, #2
 80092dc:	4013      	ands	r3, r2
 80092de:	d100      	bne.n	80092e2 <HAL_RCC_OscConfig+0x31e>
 80092e0:	e0b6      	b.n	8009450 <HAL_RCC_OscConfig+0x48c>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d000      	beq.n	80092ec <HAL_RCC_OscConfig+0x328>
 80092ea:	e0b1      	b.n	8009450 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e166      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
 80092f0:	40021000 	.word	0x40021000
 80092f4:	fffeffff 	.word	0xfffeffff
 80092f8:	fffbffff 	.word	0xfffbffff
 80092fc:	ffff80ff 	.word	0xffff80ff
 8009300:	ffffc7ff 	.word	0xffffc7ff
 8009304:	00f42400 	.word	0x00f42400
 8009308:	20000004 	.word	0x20000004
 800930c:	20000008 	.word	0x20000008
 8009310:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009314:	4bac      	ldr	r3, [pc, #688]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009316:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009318:	2380      	movs	r3, #128	; 0x80
 800931a:	055b      	lsls	r3, r3, #21
 800931c:	4013      	ands	r3, r2
 800931e:	d101      	bne.n	8009324 <HAL_RCC_OscConfig+0x360>
 8009320:	2301      	movs	r3, #1
 8009322:	e000      	b.n	8009326 <HAL_RCC_OscConfig+0x362>
 8009324:	2300      	movs	r3, #0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d011      	beq.n	800934e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800932a:	4ba7      	ldr	r3, [pc, #668]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800932c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800932e:	4ba6      	ldr	r3, [pc, #664]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009330:	2180      	movs	r1, #128	; 0x80
 8009332:	0549      	lsls	r1, r1, #21
 8009334:	430a      	orrs	r2, r1
 8009336:	63da      	str	r2, [r3, #60]	; 0x3c
 8009338:	4ba3      	ldr	r3, [pc, #652]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800933a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800933c:	2380      	movs	r3, #128	; 0x80
 800933e:	055b      	lsls	r3, r3, #21
 8009340:	4013      	ands	r3, r2
 8009342:	60fb      	str	r3, [r7, #12]
 8009344:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009346:	231f      	movs	r3, #31
 8009348:	18fb      	adds	r3, r7, r3
 800934a:	2201      	movs	r2, #1
 800934c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800934e:	4b9f      	ldr	r3, [pc, #636]	; (80095cc <HAL_RCC_OscConfig+0x608>)
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	2380      	movs	r3, #128	; 0x80
 8009354:	005b      	lsls	r3, r3, #1
 8009356:	4013      	ands	r3, r2
 8009358:	d11a      	bne.n	8009390 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800935a:	4b9c      	ldr	r3, [pc, #624]	; (80095cc <HAL_RCC_OscConfig+0x608>)
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	4b9b      	ldr	r3, [pc, #620]	; (80095cc <HAL_RCC_OscConfig+0x608>)
 8009360:	2180      	movs	r1, #128	; 0x80
 8009362:	0049      	lsls	r1, r1, #1
 8009364:	430a      	orrs	r2, r1
 8009366:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009368:	f7fc fe9a 	bl	80060a0 <HAL_GetTick>
 800936c:	0003      	movs	r3, r0
 800936e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009370:	e008      	b.n	8009384 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009372:	f7fc fe95 	bl	80060a0 <HAL_GetTick>
 8009376:	0002      	movs	r2, r0
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	2b02      	cmp	r3, #2
 800937e:	d901      	bls.n	8009384 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8009380:	2303      	movs	r3, #3
 8009382:	e11c      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009384:	4b91      	ldr	r3, [pc, #580]	; (80095cc <HAL_RCC_OscConfig+0x608>)
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	2380      	movs	r3, #128	; 0x80
 800938a:	005b      	lsls	r3, r3, #1
 800938c:	4013      	ands	r3, r2
 800938e:	d0f0      	beq.n	8009372 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d106      	bne.n	80093a6 <HAL_RCC_OscConfig+0x3e2>
 8009398:	4b8b      	ldr	r3, [pc, #556]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800939a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800939c:	4b8a      	ldr	r3, [pc, #552]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800939e:	2101      	movs	r1, #1
 80093a0:	430a      	orrs	r2, r1
 80093a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80093a4:	e01c      	b.n	80093e0 <HAL_RCC_OscConfig+0x41c>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	2b05      	cmp	r3, #5
 80093ac:	d10c      	bne.n	80093c8 <HAL_RCC_OscConfig+0x404>
 80093ae:	4b86      	ldr	r3, [pc, #536]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093b2:	4b85      	ldr	r3, [pc, #532]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093b4:	2104      	movs	r1, #4
 80093b6:	430a      	orrs	r2, r1
 80093b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80093ba:	4b83      	ldr	r3, [pc, #524]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093be:	4b82      	ldr	r3, [pc, #520]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093c0:	2101      	movs	r1, #1
 80093c2:	430a      	orrs	r2, r1
 80093c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80093c6:	e00b      	b.n	80093e0 <HAL_RCC_OscConfig+0x41c>
 80093c8:	4b7f      	ldr	r3, [pc, #508]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093cc:	4b7e      	ldr	r3, [pc, #504]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093ce:	2101      	movs	r1, #1
 80093d0:	438a      	bics	r2, r1
 80093d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80093d4:	4b7c      	ldr	r3, [pc, #496]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093d8:	4b7b      	ldr	r3, [pc, #492]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80093da:	2104      	movs	r1, #4
 80093dc:	438a      	bics	r2, r1
 80093de:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d014      	beq.n	8009412 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093e8:	f7fc fe5a 	bl	80060a0 <HAL_GetTick>
 80093ec:	0003      	movs	r3, r0
 80093ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093f0:	e009      	b.n	8009406 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093f2:	f7fc fe55 	bl	80060a0 <HAL_GetTick>
 80093f6:	0002      	movs	r2, r0
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	4a74      	ldr	r2, [pc, #464]	; (80095d0 <HAL_RCC_OscConfig+0x60c>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d901      	bls.n	8009406 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8009402:	2303      	movs	r3, #3
 8009404:	e0db      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009406:	4b70      	ldr	r3, [pc, #448]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800940a:	2202      	movs	r2, #2
 800940c:	4013      	ands	r3, r2
 800940e:	d0f0      	beq.n	80093f2 <HAL_RCC_OscConfig+0x42e>
 8009410:	e013      	b.n	800943a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009412:	f7fc fe45 	bl	80060a0 <HAL_GetTick>
 8009416:	0003      	movs	r3, r0
 8009418:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800941a:	e009      	b.n	8009430 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800941c:	f7fc fe40 	bl	80060a0 <HAL_GetTick>
 8009420:	0002      	movs	r2, r0
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	4a6a      	ldr	r2, [pc, #424]	; (80095d0 <HAL_RCC_OscConfig+0x60c>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d901      	bls.n	8009430 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800942c:	2303      	movs	r3, #3
 800942e:	e0c6      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009430:	4b65      	ldr	r3, [pc, #404]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009434:	2202      	movs	r2, #2
 8009436:	4013      	ands	r3, r2
 8009438:	d1f0      	bne.n	800941c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800943a:	231f      	movs	r3, #31
 800943c:	18fb      	adds	r3, r7, r3
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	2b01      	cmp	r3, #1
 8009442:	d105      	bne.n	8009450 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009444:	4b60      	ldr	r3, [pc, #384]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009446:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009448:	4b5f      	ldr	r3, [pc, #380]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800944a:	4962      	ldr	r1, [pc, #392]	; (80095d4 <HAL_RCC_OscConfig+0x610>)
 800944c:	400a      	ands	r2, r1
 800944e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	69db      	ldr	r3, [r3, #28]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d100      	bne.n	800945a <HAL_RCC_OscConfig+0x496>
 8009458:	e0b0      	b.n	80095bc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800945a:	4b5b      	ldr	r3, [pc, #364]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	2238      	movs	r2, #56	; 0x38
 8009460:	4013      	ands	r3, r2
 8009462:	2b10      	cmp	r3, #16
 8009464:	d100      	bne.n	8009468 <HAL_RCC_OscConfig+0x4a4>
 8009466:	e078      	b.n	800955a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	69db      	ldr	r3, [r3, #28]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d153      	bne.n	8009518 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009470:	4b55      	ldr	r3, [pc, #340]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	4b54      	ldr	r3, [pc, #336]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009476:	4958      	ldr	r1, [pc, #352]	; (80095d8 <HAL_RCC_OscConfig+0x614>)
 8009478:	400a      	ands	r2, r1
 800947a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800947c:	f7fc fe10 	bl	80060a0 <HAL_GetTick>
 8009480:	0003      	movs	r3, r0
 8009482:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009484:	e008      	b.n	8009498 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009486:	f7fc fe0b 	bl	80060a0 <HAL_GetTick>
 800948a:	0002      	movs	r2, r0
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	2b02      	cmp	r3, #2
 8009492:	d901      	bls.n	8009498 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8009494:	2303      	movs	r3, #3
 8009496:	e092      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009498:	4b4b      	ldr	r3, [pc, #300]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	2380      	movs	r3, #128	; 0x80
 800949e:	049b      	lsls	r3, r3, #18
 80094a0:	4013      	ands	r3, r2
 80094a2:	d1f0      	bne.n	8009486 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80094a4:	4b48      	ldr	r3, [pc, #288]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	4a4c      	ldr	r2, [pc, #304]	; (80095dc <HAL_RCC_OscConfig+0x618>)
 80094aa:	4013      	ands	r3, r2
 80094ac:	0019      	movs	r1, r3
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a1a      	ldr	r2, [r3, #32]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b6:	431a      	orrs	r2, r3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094bc:	021b      	lsls	r3, r3, #8
 80094be:	431a      	orrs	r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c4:	431a      	orrs	r2, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ca:	431a      	orrs	r2, r3
 80094cc:	4b3e      	ldr	r3, [pc, #248]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094ce:	430a      	orrs	r2, r1
 80094d0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094d2:	4b3d      	ldr	r3, [pc, #244]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	4b3c      	ldr	r3, [pc, #240]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094d8:	2180      	movs	r1, #128	; 0x80
 80094da:	0449      	lsls	r1, r1, #17
 80094dc:	430a      	orrs	r2, r1
 80094de:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80094e0:	4b39      	ldr	r3, [pc, #228]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094e2:	68da      	ldr	r2, [r3, #12]
 80094e4:	4b38      	ldr	r3, [pc, #224]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 80094e6:	2180      	movs	r1, #128	; 0x80
 80094e8:	0549      	lsls	r1, r1, #21
 80094ea:	430a      	orrs	r2, r1
 80094ec:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094ee:	f7fc fdd7 	bl	80060a0 <HAL_GetTick>
 80094f2:	0003      	movs	r3, r0
 80094f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094f6:	e008      	b.n	800950a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094f8:	f7fc fdd2 	bl	80060a0 <HAL_GetTick>
 80094fc:	0002      	movs	r2, r0
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	1ad3      	subs	r3, r2, r3
 8009502:	2b02      	cmp	r3, #2
 8009504:	d901      	bls.n	800950a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e059      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800950a:	4b2f      	ldr	r3, [pc, #188]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	2380      	movs	r3, #128	; 0x80
 8009510:	049b      	lsls	r3, r3, #18
 8009512:	4013      	ands	r3, r2
 8009514:	d0f0      	beq.n	80094f8 <HAL_RCC_OscConfig+0x534>
 8009516:	e051      	b.n	80095bc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009518:	4b2b      	ldr	r3, [pc, #172]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	4b2a      	ldr	r3, [pc, #168]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800951e:	492e      	ldr	r1, [pc, #184]	; (80095d8 <HAL_RCC_OscConfig+0x614>)
 8009520:	400a      	ands	r2, r1
 8009522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009524:	f7fc fdbc 	bl	80060a0 <HAL_GetTick>
 8009528:	0003      	movs	r3, r0
 800952a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800952c:	e008      	b.n	8009540 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800952e:	f7fc fdb7 	bl	80060a0 <HAL_GetTick>
 8009532:	0002      	movs	r2, r0
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	1ad3      	subs	r3, r2, r3
 8009538:	2b02      	cmp	r3, #2
 800953a:	d901      	bls.n	8009540 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800953c:	2303      	movs	r3, #3
 800953e:	e03e      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009540:	4b21      	ldr	r3, [pc, #132]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	2380      	movs	r3, #128	; 0x80
 8009546:	049b      	lsls	r3, r3, #18
 8009548:	4013      	ands	r3, r2
 800954a:	d1f0      	bne.n	800952e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800954c:	4b1e      	ldr	r3, [pc, #120]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 800954e:	68da      	ldr	r2, [r3, #12]
 8009550:	4b1d      	ldr	r3, [pc, #116]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009552:	4923      	ldr	r1, [pc, #140]	; (80095e0 <HAL_RCC_OscConfig+0x61c>)
 8009554:	400a      	ands	r2, r1
 8009556:	60da      	str	r2, [r3, #12]
 8009558:	e030      	b.n	80095bc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	69db      	ldr	r3, [r3, #28]
 800955e:	2b01      	cmp	r3, #1
 8009560:	d101      	bne.n	8009566 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	e02b      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009566:	4b18      	ldr	r3, [pc, #96]	; (80095c8 <HAL_RCC_OscConfig+0x604>)
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2203      	movs	r2, #3
 8009570:	401a      	ands	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6a1b      	ldr	r3, [r3, #32]
 8009576:	429a      	cmp	r2, r3
 8009578:	d11e      	bne.n	80095b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2270      	movs	r2, #112	; 0x70
 800957e:	401a      	ands	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009584:	429a      	cmp	r2, r3
 8009586:	d117      	bne.n	80095b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009588:	697a      	ldr	r2, [r7, #20]
 800958a:	23fe      	movs	r3, #254	; 0xfe
 800958c:	01db      	lsls	r3, r3, #7
 800958e:	401a      	ands	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009594:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009596:	429a      	cmp	r2, r3
 8009598:	d10e      	bne.n	80095b8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	23f8      	movs	r3, #248	; 0xf8
 800959e:	039b      	lsls	r3, r3, #14
 80095a0:	401a      	ands	r2, r3
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d106      	bne.n	80095b8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	0f5b      	lsrs	r3, r3, #29
 80095ae:	075a      	lsls	r2, r3, #29
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d001      	beq.n	80095bc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e000      	b.n	80095be <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80095bc:	2300      	movs	r3, #0
}
 80095be:	0018      	movs	r0, r3
 80095c0:	46bd      	mov	sp, r7
 80095c2:	b008      	add	sp, #32
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	46c0      	nop			; (mov r8, r8)
 80095c8:	40021000 	.word	0x40021000
 80095cc:	40007000 	.word	0x40007000
 80095d0:	00001388 	.word	0x00001388
 80095d4:	efffffff 	.word	0xefffffff
 80095d8:	feffffff 	.word	0xfeffffff
 80095dc:	1fc1808c 	.word	0x1fc1808c
 80095e0:	effefffc 	.word	0xeffefffc

080095e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d101      	bne.n	80095f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e0e9      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80095f8:	4b76      	ldr	r3, [pc, #472]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2207      	movs	r2, #7
 80095fe:	4013      	ands	r3, r2
 8009600:	683a      	ldr	r2, [r7, #0]
 8009602:	429a      	cmp	r2, r3
 8009604:	d91e      	bls.n	8009644 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009606:	4b73      	ldr	r3, [pc, #460]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2207      	movs	r2, #7
 800960c:	4393      	bics	r3, r2
 800960e:	0019      	movs	r1, r3
 8009610:	4b70      	ldr	r3, [pc, #448]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	430a      	orrs	r2, r1
 8009616:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009618:	f7fc fd42 	bl	80060a0 <HAL_GetTick>
 800961c:	0003      	movs	r3, r0
 800961e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009620:	e009      	b.n	8009636 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009622:	f7fc fd3d 	bl	80060a0 <HAL_GetTick>
 8009626:	0002      	movs	r2, r0
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	4a6a      	ldr	r2, [pc, #424]	; (80097d8 <HAL_RCC_ClockConfig+0x1f4>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d901      	bls.n	8009636 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8009632:	2303      	movs	r3, #3
 8009634:	e0ca      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009636:	4b67      	ldr	r3, [pc, #412]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2207      	movs	r2, #7
 800963c:	4013      	ands	r3, r2
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d1ee      	bne.n	8009622 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	2202      	movs	r2, #2
 800964a:	4013      	ands	r3, r2
 800964c:	d015      	beq.n	800967a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2204      	movs	r2, #4
 8009654:	4013      	ands	r3, r2
 8009656:	d006      	beq.n	8009666 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009658:	4b60      	ldr	r3, [pc, #384]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 800965a:	689a      	ldr	r2, [r3, #8]
 800965c:	4b5f      	ldr	r3, [pc, #380]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 800965e:	21e0      	movs	r1, #224	; 0xe0
 8009660:	01c9      	lsls	r1, r1, #7
 8009662:	430a      	orrs	r2, r1
 8009664:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009666:	4b5d      	ldr	r3, [pc, #372]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	4a5d      	ldr	r2, [pc, #372]	; (80097e0 <HAL_RCC_ClockConfig+0x1fc>)
 800966c:	4013      	ands	r3, r2
 800966e:	0019      	movs	r1, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	689a      	ldr	r2, [r3, #8]
 8009674:	4b59      	ldr	r3, [pc, #356]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 8009676:	430a      	orrs	r2, r1
 8009678:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	2201      	movs	r2, #1
 8009680:	4013      	ands	r3, r2
 8009682:	d057      	beq.n	8009734 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	2b01      	cmp	r3, #1
 800968a:	d107      	bne.n	800969c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800968c:	4b53      	ldr	r3, [pc, #332]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	2380      	movs	r3, #128	; 0x80
 8009692:	029b      	lsls	r3, r3, #10
 8009694:	4013      	ands	r3, r2
 8009696:	d12b      	bne.n	80096f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e097      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d107      	bne.n	80096b4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80096a4:	4b4d      	ldr	r3, [pc, #308]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	2380      	movs	r3, #128	; 0x80
 80096aa:	049b      	lsls	r3, r3, #18
 80096ac:	4013      	ands	r3, r2
 80096ae:	d11f      	bne.n	80096f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80096b0:	2301      	movs	r3, #1
 80096b2:	e08b      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d107      	bne.n	80096cc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096bc:	4b47      	ldr	r3, [pc, #284]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80096be:	681a      	ldr	r2, [r3, #0]
 80096c0:	2380      	movs	r3, #128	; 0x80
 80096c2:	00db      	lsls	r3, r3, #3
 80096c4:	4013      	ands	r3, r2
 80096c6:	d113      	bne.n	80096f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e07f      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d106      	bne.n	80096e2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096d4:	4b41      	ldr	r3, [pc, #260]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80096d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096d8:	2202      	movs	r2, #2
 80096da:	4013      	ands	r3, r2
 80096dc:	d108      	bne.n	80096f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e074      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096e2:	4b3e      	ldr	r3, [pc, #248]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80096e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096e6:	2202      	movs	r2, #2
 80096e8:	4013      	ands	r3, r2
 80096ea:	d101      	bne.n	80096f0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e06d      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80096f0:	4b3a      	ldr	r3, [pc, #232]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	2207      	movs	r2, #7
 80096f6:	4393      	bics	r3, r2
 80096f8:	0019      	movs	r1, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	4b37      	ldr	r3, [pc, #220]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 8009700:	430a      	orrs	r2, r1
 8009702:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009704:	f7fc fccc 	bl	80060a0 <HAL_GetTick>
 8009708:	0003      	movs	r3, r0
 800970a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800970c:	e009      	b.n	8009722 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800970e:	f7fc fcc7 	bl	80060a0 <HAL_GetTick>
 8009712:	0002      	movs	r2, r0
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	4a2f      	ldr	r2, [pc, #188]	; (80097d8 <HAL_RCC_ClockConfig+0x1f4>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d901      	bls.n	8009722 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800971e:	2303      	movs	r3, #3
 8009720:	e054      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009722:	4b2e      	ldr	r3, [pc, #184]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	2238      	movs	r2, #56	; 0x38
 8009728:	401a      	ands	r2, r3
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	00db      	lsls	r3, r3, #3
 8009730:	429a      	cmp	r2, r3
 8009732:	d1ec      	bne.n	800970e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009734:	4b27      	ldr	r3, [pc, #156]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	2207      	movs	r2, #7
 800973a:	4013      	ands	r3, r2
 800973c:	683a      	ldr	r2, [r7, #0]
 800973e:	429a      	cmp	r2, r3
 8009740:	d21e      	bcs.n	8009780 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009742:	4b24      	ldr	r3, [pc, #144]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2207      	movs	r2, #7
 8009748:	4393      	bics	r3, r2
 800974a:	0019      	movs	r1, r3
 800974c:	4b21      	ldr	r3, [pc, #132]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 800974e:	683a      	ldr	r2, [r7, #0]
 8009750:	430a      	orrs	r2, r1
 8009752:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009754:	f7fc fca4 	bl	80060a0 <HAL_GetTick>
 8009758:	0003      	movs	r3, r0
 800975a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800975c:	e009      	b.n	8009772 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800975e:	f7fc fc9f 	bl	80060a0 <HAL_GetTick>
 8009762:	0002      	movs	r2, r0
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	4a1b      	ldr	r2, [pc, #108]	; (80097d8 <HAL_RCC_ClockConfig+0x1f4>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d901      	bls.n	8009772 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800976e:	2303      	movs	r3, #3
 8009770:	e02c      	b.n	80097cc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009772:	4b18      	ldr	r3, [pc, #96]	; (80097d4 <HAL_RCC_ClockConfig+0x1f0>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2207      	movs	r2, #7
 8009778:	4013      	ands	r3, r2
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	429a      	cmp	r2, r3
 800977e:	d1ee      	bne.n	800975e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2204      	movs	r2, #4
 8009786:	4013      	ands	r3, r2
 8009788:	d009      	beq.n	800979e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800978a:	4b14      	ldr	r3, [pc, #80]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	4a15      	ldr	r2, [pc, #84]	; (80097e4 <HAL_RCC_ClockConfig+0x200>)
 8009790:	4013      	ands	r3, r2
 8009792:	0019      	movs	r1, r3
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	68da      	ldr	r2, [r3, #12]
 8009798:	4b10      	ldr	r3, [pc, #64]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 800979a:	430a      	orrs	r2, r1
 800979c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800979e:	f000 f829 	bl	80097f4 <HAL_RCC_GetSysClockFreq>
 80097a2:	0001      	movs	r1, r0
 80097a4:	4b0d      	ldr	r3, [pc, #52]	; (80097dc <HAL_RCC_ClockConfig+0x1f8>)
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	0a1b      	lsrs	r3, r3, #8
 80097aa:	220f      	movs	r2, #15
 80097ac:	401a      	ands	r2, r3
 80097ae:	4b0e      	ldr	r3, [pc, #56]	; (80097e8 <HAL_RCC_ClockConfig+0x204>)
 80097b0:	0092      	lsls	r2, r2, #2
 80097b2:	58d3      	ldr	r3, [r2, r3]
 80097b4:	221f      	movs	r2, #31
 80097b6:	4013      	ands	r3, r2
 80097b8:	000a      	movs	r2, r1
 80097ba:	40da      	lsrs	r2, r3
 80097bc:	4b0b      	ldr	r3, [pc, #44]	; (80097ec <HAL_RCC_ClockConfig+0x208>)
 80097be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80097c0:	4b0b      	ldr	r3, [pc, #44]	; (80097f0 <HAL_RCC_ClockConfig+0x20c>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	0018      	movs	r0, r3
 80097c6:	f7fc fc0f 	bl	8005fe8 <HAL_InitTick>
 80097ca:	0003      	movs	r3, r0
}
 80097cc:	0018      	movs	r0, r3
 80097ce:	46bd      	mov	sp, r7
 80097d0:	b004      	add	sp, #16
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	40022000 	.word	0x40022000
 80097d8:	00001388 	.word	0x00001388
 80097dc:	40021000 	.word	0x40021000
 80097e0:	fffff0ff 	.word	0xfffff0ff
 80097e4:	ffff8fff 	.word	0xffff8fff
 80097e8:	0800f234 	.word	0x0800f234
 80097ec:	20000004 	.word	0x20000004
 80097f0:	20000008 	.word	0x20000008

080097f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80097fa:	4b3c      	ldr	r3, [pc, #240]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	2238      	movs	r2, #56	; 0x38
 8009800:	4013      	ands	r3, r2
 8009802:	d10f      	bne.n	8009824 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8009804:	4b39      	ldr	r3, [pc, #228]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	0adb      	lsrs	r3, r3, #11
 800980a:	2207      	movs	r2, #7
 800980c:	4013      	ands	r3, r2
 800980e:	2201      	movs	r2, #1
 8009810:	409a      	lsls	r2, r3
 8009812:	0013      	movs	r3, r2
 8009814:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8009816:	6839      	ldr	r1, [r7, #0]
 8009818:	4835      	ldr	r0, [pc, #212]	; (80098f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800981a:	f7f6 fc8d 	bl	8000138 <__udivsi3>
 800981e:	0003      	movs	r3, r0
 8009820:	613b      	str	r3, [r7, #16]
 8009822:	e05d      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009824:	4b31      	ldr	r3, [pc, #196]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	2238      	movs	r2, #56	; 0x38
 800982a:	4013      	ands	r3, r2
 800982c:	2b08      	cmp	r3, #8
 800982e:	d102      	bne.n	8009836 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009830:	4b30      	ldr	r3, [pc, #192]	; (80098f4 <HAL_RCC_GetSysClockFreq+0x100>)
 8009832:	613b      	str	r3, [r7, #16]
 8009834:	e054      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009836:	4b2d      	ldr	r3, [pc, #180]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	2238      	movs	r2, #56	; 0x38
 800983c:	4013      	ands	r3, r2
 800983e:	2b10      	cmp	r3, #16
 8009840:	d138      	bne.n	80098b4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8009842:	4b2a      	ldr	r3, [pc, #168]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	2203      	movs	r2, #3
 8009848:	4013      	ands	r3, r2
 800984a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800984c:	4b27      	ldr	r3, [pc, #156]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	091b      	lsrs	r3, r3, #4
 8009852:	2207      	movs	r2, #7
 8009854:	4013      	ands	r3, r2
 8009856:	3301      	adds	r3, #1
 8009858:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2b03      	cmp	r3, #3
 800985e:	d10d      	bne.n	800987c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009860:	68b9      	ldr	r1, [r7, #8]
 8009862:	4824      	ldr	r0, [pc, #144]	; (80098f4 <HAL_RCC_GetSysClockFreq+0x100>)
 8009864:	f7f6 fc68 	bl	8000138 <__udivsi3>
 8009868:	0003      	movs	r3, r0
 800986a:	0019      	movs	r1, r3
 800986c:	4b1f      	ldr	r3, [pc, #124]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	0a1b      	lsrs	r3, r3, #8
 8009872:	227f      	movs	r2, #127	; 0x7f
 8009874:	4013      	ands	r3, r2
 8009876:	434b      	muls	r3, r1
 8009878:	617b      	str	r3, [r7, #20]
        break;
 800987a:	e00d      	b.n	8009898 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800987c:	68b9      	ldr	r1, [r7, #8]
 800987e:	481c      	ldr	r0, [pc, #112]	; (80098f0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8009880:	f7f6 fc5a 	bl	8000138 <__udivsi3>
 8009884:	0003      	movs	r3, r0
 8009886:	0019      	movs	r1, r3
 8009888:	4b18      	ldr	r3, [pc, #96]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	0a1b      	lsrs	r3, r3, #8
 800988e:	227f      	movs	r2, #127	; 0x7f
 8009890:	4013      	ands	r3, r2
 8009892:	434b      	muls	r3, r1
 8009894:	617b      	str	r3, [r7, #20]
        break;
 8009896:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8009898:	4b14      	ldr	r3, [pc, #80]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800989a:	68db      	ldr	r3, [r3, #12]
 800989c:	0f5b      	lsrs	r3, r3, #29
 800989e:	2207      	movs	r2, #7
 80098a0:	4013      	ands	r3, r2
 80098a2:	3301      	adds	r3, #1
 80098a4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	6978      	ldr	r0, [r7, #20]
 80098aa:	f7f6 fc45 	bl	8000138 <__udivsi3>
 80098ae:	0003      	movs	r3, r0
 80098b0:	613b      	str	r3, [r7, #16]
 80098b2:	e015      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80098b4:	4b0d      	ldr	r3, [pc, #52]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	2238      	movs	r2, #56	; 0x38
 80098ba:	4013      	ands	r3, r2
 80098bc:	2b20      	cmp	r3, #32
 80098be:	d103      	bne.n	80098c8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80098c0:	2380      	movs	r3, #128	; 0x80
 80098c2:	021b      	lsls	r3, r3, #8
 80098c4:	613b      	str	r3, [r7, #16]
 80098c6:	e00b      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80098c8:	4b08      	ldr	r3, [pc, #32]	; (80098ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	2238      	movs	r2, #56	; 0x38
 80098ce:	4013      	ands	r3, r2
 80098d0:	2b18      	cmp	r3, #24
 80098d2:	d103      	bne.n	80098dc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80098d4:	23fa      	movs	r3, #250	; 0xfa
 80098d6:	01db      	lsls	r3, r3, #7
 80098d8:	613b      	str	r3, [r7, #16]
 80098da:	e001      	b.n	80098e0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80098dc:	2300      	movs	r3, #0
 80098de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80098e0:	693b      	ldr	r3, [r7, #16]
}
 80098e2:	0018      	movs	r0, r3
 80098e4:	46bd      	mov	sp, r7
 80098e6:	b006      	add	sp, #24
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	46c0      	nop			; (mov r8, r8)
 80098ec:	40021000 	.word	0x40021000
 80098f0:	00f42400 	.word	0x00f42400
 80098f4:	007a1200 	.word	0x007a1200

080098f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80098fc:	4b02      	ldr	r3, [pc, #8]	; (8009908 <HAL_RCC_GetHCLKFreq+0x10>)
 80098fe:	681b      	ldr	r3, [r3, #0]
}
 8009900:	0018      	movs	r0, r3
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	46c0      	nop			; (mov r8, r8)
 8009908:	20000004 	.word	0x20000004

0800990c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800990c:	b5b0      	push	{r4, r5, r7, lr}
 800990e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009910:	f7ff fff2 	bl	80098f8 <HAL_RCC_GetHCLKFreq>
 8009914:	0004      	movs	r4, r0
 8009916:	f7ff fb49 	bl	8008fac <LL_RCC_GetAPB1Prescaler>
 800991a:	0003      	movs	r3, r0
 800991c:	0b1a      	lsrs	r2, r3, #12
 800991e:	4b05      	ldr	r3, [pc, #20]	; (8009934 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009920:	0092      	lsls	r2, r2, #2
 8009922:	58d3      	ldr	r3, [r2, r3]
 8009924:	221f      	movs	r2, #31
 8009926:	4013      	ands	r3, r2
 8009928:	40dc      	lsrs	r4, r3
 800992a:	0023      	movs	r3, r4
}
 800992c:	0018      	movs	r0, r3
 800992e:	46bd      	mov	sp, r7
 8009930:	bdb0      	pop	{r4, r5, r7, pc}
 8009932:	46c0      	nop			; (mov r8, r8)
 8009934:	0800f274 	.word	0x0800f274

08009938 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b086      	sub	sp, #24
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8009940:	2313      	movs	r3, #19
 8009942:	18fb      	adds	r3, r7, r3
 8009944:	2200      	movs	r2, #0
 8009946:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009948:	2312      	movs	r3, #18
 800994a:	18fb      	adds	r3, r7, r3
 800994c:	2200      	movs	r2, #0
 800994e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	2380      	movs	r3, #128	; 0x80
 8009956:	029b      	lsls	r3, r3, #10
 8009958:	4013      	ands	r3, r2
 800995a:	d100      	bne.n	800995e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800995c:	e0a3      	b.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800995e:	2011      	movs	r0, #17
 8009960:	183b      	adds	r3, r7, r0
 8009962:	2200      	movs	r2, #0
 8009964:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009966:	4b86      	ldr	r3, [pc, #536]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800996a:	2380      	movs	r3, #128	; 0x80
 800996c:	055b      	lsls	r3, r3, #21
 800996e:	4013      	ands	r3, r2
 8009970:	d110      	bne.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009972:	4b83      	ldr	r3, [pc, #524]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009974:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009976:	4b82      	ldr	r3, [pc, #520]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009978:	2180      	movs	r1, #128	; 0x80
 800997a:	0549      	lsls	r1, r1, #21
 800997c:	430a      	orrs	r2, r1
 800997e:	63da      	str	r2, [r3, #60]	; 0x3c
 8009980:	4b7f      	ldr	r3, [pc, #508]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009982:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009984:	2380      	movs	r3, #128	; 0x80
 8009986:	055b      	lsls	r3, r3, #21
 8009988:	4013      	ands	r3, r2
 800998a:	60bb      	str	r3, [r7, #8]
 800998c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800998e:	183b      	adds	r3, r7, r0
 8009990:	2201      	movs	r2, #1
 8009992:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009994:	4b7b      	ldr	r3, [pc, #492]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	4b7a      	ldr	r3, [pc, #488]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800999a:	2180      	movs	r1, #128	; 0x80
 800999c:	0049      	lsls	r1, r1, #1
 800999e:	430a      	orrs	r2, r1
 80099a0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099a2:	f7fc fb7d 	bl	80060a0 <HAL_GetTick>
 80099a6:	0003      	movs	r3, r0
 80099a8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099aa:	e00b      	b.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099ac:	f7fc fb78 	bl	80060a0 <HAL_GetTick>
 80099b0:	0002      	movs	r2, r0
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	1ad3      	subs	r3, r2, r3
 80099b6:	2b02      	cmp	r3, #2
 80099b8:	d904      	bls.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80099ba:	2313      	movs	r3, #19
 80099bc:	18fb      	adds	r3, r7, r3
 80099be:	2203      	movs	r2, #3
 80099c0:	701a      	strb	r2, [r3, #0]
        break;
 80099c2:	e005      	b.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099c4:	4b6f      	ldr	r3, [pc, #444]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	2380      	movs	r3, #128	; 0x80
 80099ca:	005b      	lsls	r3, r3, #1
 80099cc:	4013      	ands	r3, r2
 80099ce:	d0ed      	beq.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80099d0:	2313      	movs	r3, #19
 80099d2:	18fb      	adds	r3, r7, r3
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d154      	bne.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80099da:	4b69      	ldr	r3, [pc, #420]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80099dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80099de:	23c0      	movs	r3, #192	; 0xc0
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4013      	ands	r3, r2
 80099e4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d019      	beq.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	699b      	ldr	r3, [r3, #24]
 80099f0:	697a      	ldr	r2, [r7, #20]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d014      	beq.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80099f6:	4b62      	ldr	r3, [pc, #392]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80099f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099fa:	4a63      	ldr	r2, [pc, #396]	; (8009b88 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80099fc:	4013      	ands	r3, r2
 80099fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a00:	4b5f      	ldr	r3, [pc, #380]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009a04:	4b5e      	ldr	r3, [pc, #376]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a06:	2180      	movs	r1, #128	; 0x80
 8009a08:	0249      	lsls	r1, r1, #9
 8009a0a:	430a      	orrs	r2, r1
 8009a0c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a0e:	4b5c      	ldr	r3, [pc, #368]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009a12:	4b5b      	ldr	r3, [pc, #364]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a14:	495d      	ldr	r1, [pc, #372]	; (8009b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009a16:	400a      	ands	r2, r1
 8009a18:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a1a:	4b59      	ldr	r3, [pc, #356]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a1c:	697a      	ldr	r2, [r7, #20]
 8009a1e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	2201      	movs	r2, #1
 8009a24:	4013      	ands	r3, r2
 8009a26:	d016      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a28:	f7fc fb3a 	bl	80060a0 <HAL_GetTick>
 8009a2c:	0003      	movs	r3, r0
 8009a2e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a30:	e00c      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a32:	f7fc fb35 	bl	80060a0 <HAL_GetTick>
 8009a36:	0002      	movs	r2, r0
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	4a54      	ldr	r2, [pc, #336]	; (8009b90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d904      	bls.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8009a42:	2313      	movs	r3, #19
 8009a44:	18fb      	adds	r3, r7, r3
 8009a46:	2203      	movs	r2, #3
 8009a48:	701a      	strb	r2, [r3, #0]
            break;
 8009a4a:	e004      	b.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a4c:	4b4c      	ldr	r3, [pc, #304]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a50:	2202      	movs	r2, #2
 8009a52:	4013      	ands	r3, r2
 8009a54:	d0ed      	beq.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8009a56:	2313      	movs	r3, #19
 8009a58:	18fb      	adds	r3, r7, r3
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d10a      	bne.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a60:	4b47      	ldr	r3, [pc, #284]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a64:	4a48      	ldr	r2, [pc, #288]	; (8009b88 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009a66:	4013      	ands	r3, r2
 8009a68:	0019      	movs	r1, r3
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	699a      	ldr	r2, [r3, #24]
 8009a6e:	4b44      	ldr	r3, [pc, #272]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a70:	430a      	orrs	r2, r1
 8009a72:	65da      	str	r2, [r3, #92]	; 0x5c
 8009a74:	e00c      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009a76:	2312      	movs	r3, #18
 8009a78:	18fb      	adds	r3, r7, r3
 8009a7a:	2213      	movs	r2, #19
 8009a7c:	18ba      	adds	r2, r7, r2
 8009a7e:	7812      	ldrb	r2, [r2, #0]
 8009a80:	701a      	strb	r2, [r3, #0]
 8009a82:	e005      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a84:	2312      	movs	r3, #18
 8009a86:	18fb      	adds	r3, r7, r3
 8009a88:	2213      	movs	r2, #19
 8009a8a:	18ba      	adds	r2, r7, r2
 8009a8c:	7812      	ldrb	r2, [r2, #0]
 8009a8e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a90:	2311      	movs	r3, #17
 8009a92:	18fb      	adds	r3, r7, r3
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d105      	bne.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a9a:	4b39      	ldr	r3, [pc, #228]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009a9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a9e:	4b38      	ldr	r3, [pc, #224]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009aa0:	493c      	ldr	r1, [pc, #240]	; (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009aa2:	400a      	ands	r2, r1
 8009aa4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	4013      	ands	r3, r2
 8009aae:	d009      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009ab0:	4b33      	ldr	r3, [pc, #204]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ab4:	2203      	movs	r2, #3
 8009ab6:	4393      	bics	r3, r2
 8009ab8:	0019      	movs	r1, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	685a      	ldr	r2, [r3, #4]
 8009abe:	4b30      	ldr	r3, [pc, #192]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009ac0:	430a      	orrs	r2, r1
 8009ac2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2202      	movs	r2, #2
 8009aca:	4013      	ands	r3, r2
 8009acc:	d009      	beq.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009ace:	4b2c      	ldr	r3, [pc, #176]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ad2:	220c      	movs	r2, #12
 8009ad4:	4393      	bics	r3, r2
 8009ad6:	0019      	movs	r1, r3
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	689a      	ldr	r2, [r3, #8]
 8009adc:	4b28      	ldr	r3, [pc, #160]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2220      	movs	r2, #32
 8009ae8:	4013      	ands	r3, r2
 8009aea:	d009      	beq.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009aec:	4b24      	ldr	r3, [pc, #144]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af0:	4a29      	ldr	r2, [pc, #164]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009af2:	4013      	ands	r3, r2
 8009af4:	0019      	movs	r1, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	68da      	ldr	r2, [r3, #12]
 8009afa:	4b21      	ldr	r3, [pc, #132]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009afc:	430a      	orrs	r2, r1
 8009afe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	2380      	movs	r3, #128	; 0x80
 8009b06:	01db      	lsls	r3, r3, #7
 8009b08:	4013      	ands	r3, r2
 8009b0a:	d015      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b0c:	4b1c      	ldr	r3, [pc, #112]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	0899      	lsrs	r1, r3, #2
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	695a      	ldr	r2, [r3, #20]
 8009b18:	4b19      	ldr	r3, [pc, #100]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b1a:	430a      	orrs	r2, r1
 8009b1c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	695a      	ldr	r2, [r3, #20]
 8009b22:	2380      	movs	r3, #128	; 0x80
 8009b24:	05db      	lsls	r3, r3, #23
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d106      	bne.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009b2a:	4b15      	ldr	r3, [pc, #84]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b2c:	68da      	ldr	r2, [r3, #12]
 8009b2e:	4b14      	ldr	r3, [pc, #80]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b30:	2180      	movs	r1, #128	; 0x80
 8009b32:	0249      	lsls	r1, r1, #9
 8009b34:	430a      	orrs	r2, r1
 8009b36:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	2380      	movs	r3, #128	; 0x80
 8009b3e:	011b      	lsls	r3, r3, #4
 8009b40:	4013      	ands	r3, r2
 8009b42:	d016      	beq.n	8009b72 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8009b44:	4b0e      	ldr	r3, [pc, #56]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b48:	4a14      	ldr	r2, [pc, #80]	; (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009b4a:	4013      	ands	r3, r2
 8009b4c:	0019      	movs	r1, r3
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	691a      	ldr	r2, [r3, #16]
 8009b52:	4b0b      	ldr	r3, [pc, #44]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b54:	430a      	orrs	r2, r1
 8009b56:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	691a      	ldr	r2, [r3, #16]
 8009b5c:	2380      	movs	r3, #128	; 0x80
 8009b5e:	01db      	lsls	r3, r3, #7
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d106      	bne.n	8009b72 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009b64:	4b06      	ldr	r3, [pc, #24]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b66:	68da      	ldr	r2, [r3, #12]
 8009b68:	4b05      	ldr	r3, [pc, #20]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8009b6a:	2180      	movs	r1, #128	; 0x80
 8009b6c:	0249      	lsls	r1, r1, #9
 8009b6e:	430a      	orrs	r2, r1
 8009b70:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8009b72:	2312      	movs	r3, #18
 8009b74:	18fb      	adds	r3, r7, r3
 8009b76:	781b      	ldrb	r3, [r3, #0]
}
 8009b78:	0018      	movs	r0, r3
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	b006      	add	sp, #24
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	40021000 	.word	0x40021000
 8009b84:	40007000 	.word	0x40007000
 8009b88:	fffffcff 	.word	0xfffffcff
 8009b8c:	fffeffff 	.word	0xfffeffff
 8009b90:	00001388 	.word	0x00001388
 8009b94:	efffffff 	.word	0xefffffff
 8009b98:	ffffcfff 	.word	0xffffcfff
 8009b9c:	ffff3fff 	.word	0xffff3fff

08009ba0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d101      	bne.n	8009bb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e04a      	b.n	8009c48 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	223d      	movs	r2, #61	; 0x3d
 8009bb6:	5c9b      	ldrb	r3, [r3, r2]
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d107      	bne.n	8009bce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	223c      	movs	r2, #60	; 0x3c
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	0018      	movs	r0, r3
 8009bca:	f7fb fe97 	bl	80058fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	223d      	movs	r2, #61	; 0x3d
 8009bd2:	2102      	movs	r1, #2
 8009bd4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	3304      	adds	r3, #4
 8009bde:	0019      	movs	r1, r3
 8009be0:	0010      	movs	r0, r2
 8009be2:	f000 fc41 	bl	800a468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2248      	movs	r2, #72	; 0x48
 8009bea:	2101      	movs	r1, #1
 8009bec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	223e      	movs	r2, #62	; 0x3e
 8009bf2:	2101      	movs	r1, #1
 8009bf4:	5499      	strb	r1, [r3, r2]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	223f      	movs	r2, #63	; 0x3f
 8009bfa:	2101      	movs	r1, #1
 8009bfc:	5499      	strb	r1, [r3, r2]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2240      	movs	r2, #64	; 0x40
 8009c02:	2101      	movs	r1, #1
 8009c04:	5499      	strb	r1, [r3, r2]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2241      	movs	r2, #65	; 0x41
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	5499      	strb	r1, [r3, r2]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2242      	movs	r2, #66	; 0x42
 8009c12:	2101      	movs	r1, #1
 8009c14:	5499      	strb	r1, [r3, r2]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2243      	movs	r2, #67	; 0x43
 8009c1a:	2101      	movs	r1, #1
 8009c1c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2244      	movs	r2, #68	; 0x44
 8009c22:	2101      	movs	r1, #1
 8009c24:	5499      	strb	r1, [r3, r2]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2245      	movs	r2, #69	; 0x45
 8009c2a:	2101      	movs	r1, #1
 8009c2c:	5499      	strb	r1, [r3, r2]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2246      	movs	r2, #70	; 0x46
 8009c32:	2101      	movs	r1, #1
 8009c34:	5499      	strb	r1, [r3, r2]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2247      	movs	r2, #71	; 0x47
 8009c3a:	2101      	movs	r1, #1
 8009c3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	223d      	movs	r2, #61	; 0x3d
 8009c42:	2101      	movs	r1, #1
 8009c44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	0018      	movs	r0, r3
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	b002      	add	sp, #8
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	223d      	movs	r2, #61	; 0x3d
 8009c5c:	5c9b      	ldrb	r3, [r3, r2]
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d001      	beq.n	8009c68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c64:	2301      	movs	r3, #1
 8009c66:	e03c      	b.n	8009ce2 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	223d      	movs	r2, #61	; 0x3d
 8009c6c:	2102      	movs	r1, #2
 8009c6e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	68da      	ldr	r2, [r3, #12]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2101      	movs	r1, #1
 8009c7c:	430a      	orrs	r2, r1
 8009c7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a19      	ldr	r2, [pc, #100]	; (8009cec <HAL_TIM_Base_Start_IT+0x9c>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d009      	beq.n	8009c9e <HAL_TIM_Base_Start_IT+0x4e>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a18      	ldr	r2, [pc, #96]	; (8009cf0 <HAL_TIM_Base_Start_IT+0xa0>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d004      	beq.n	8009c9e <HAL_TIM_Base_Start_IT+0x4e>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a16      	ldr	r2, [pc, #88]	; (8009cf4 <HAL_TIM_Base_Start_IT+0xa4>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d116      	bne.n	8009ccc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	4a14      	ldr	r2, [pc, #80]	; (8009cf8 <HAL_TIM_Base_Start_IT+0xa8>)
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2b06      	cmp	r3, #6
 8009cae:	d016      	beq.n	8009cde <HAL_TIM_Base_Start_IT+0x8e>
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	2380      	movs	r3, #128	; 0x80
 8009cb4:	025b      	lsls	r3, r3, #9
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d011      	beq.n	8009cde <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2101      	movs	r1, #1
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cca:	e008      	b.n	8009cde <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2101      	movs	r1, #1
 8009cd8:	430a      	orrs	r2, r1
 8009cda:	601a      	str	r2, [r3, #0]
 8009cdc:	e000      	b.n	8009ce0 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cde:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009ce0:	2300      	movs	r3, #0
}
 8009ce2:	0018      	movs	r0, r3
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	b004      	add	sp, #16
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	46c0      	nop			; (mov r8, r8)
 8009cec:	40012c00 	.word	0x40012c00
 8009cf0:	40000400 	.word	0x40000400
 8009cf4:	40014000 	.word	0x40014000
 8009cf8:	00010007 	.word	0x00010007

08009cfc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68da      	ldr	r2, [r3, #12]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2101      	movs	r1, #1
 8009d10:	438a      	bics	r2, r1
 8009d12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	6a1b      	ldr	r3, [r3, #32]
 8009d1a:	4a0d      	ldr	r2, [pc, #52]	; (8009d50 <HAL_TIM_Base_Stop_IT+0x54>)
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	d10d      	bne.n	8009d3c <HAL_TIM_Base_Stop_IT+0x40>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	4a0b      	ldr	r2, [pc, #44]	; (8009d54 <HAL_TIM_Base_Stop_IT+0x58>)
 8009d28:	4013      	ands	r3, r2
 8009d2a:	d107      	bne.n	8009d3c <HAL_TIM_Base_Stop_IT+0x40>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2101      	movs	r1, #1
 8009d38:	438a      	bics	r2, r1
 8009d3a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	223d      	movs	r2, #61	; 0x3d
 8009d40:	2101      	movs	r1, #1
 8009d42:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8009d44:	2300      	movs	r3, #0
}
 8009d46:	0018      	movs	r0, r3
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	b002      	add	sp, #8
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	46c0      	nop			; (mov r8, r8)
 8009d50:	00001111 	.word	0x00001111
 8009d54:	00000444 	.word	0x00000444

08009d58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d101      	bne.n	8009d6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e04a      	b.n	8009e00 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	223d      	movs	r2, #61	; 0x3d
 8009d6e:	5c9b      	ldrb	r3, [r3, r2]
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d107      	bne.n	8009d86 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	223c      	movs	r2, #60	; 0x3c
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	0018      	movs	r0, r3
 8009d82:	f000 f841 	bl	8009e08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	223d      	movs	r2, #61	; 0x3d
 8009d8a:	2102      	movs	r1, #2
 8009d8c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	3304      	adds	r3, #4
 8009d96:	0019      	movs	r1, r3
 8009d98:	0010      	movs	r0, r2
 8009d9a:	f000 fb65 	bl	800a468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2248      	movs	r2, #72	; 0x48
 8009da2:	2101      	movs	r1, #1
 8009da4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	223e      	movs	r2, #62	; 0x3e
 8009daa:	2101      	movs	r1, #1
 8009dac:	5499      	strb	r1, [r3, r2]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	223f      	movs	r2, #63	; 0x3f
 8009db2:	2101      	movs	r1, #1
 8009db4:	5499      	strb	r1, [r3, r2]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2240      	movs	r2, #64	; 0x40
 8009dba:	2101      	movs	r1, #1
 8009dbc:	5499      	strb	r1, [r3, r2]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2241      	movs	r2, #65	; 0x41
 8009dc2:	2101      	movs	r1, #1
 8009dc4:	5499      	strb	r1, [r3, r2]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2242      	movs	r2, #66	; 0x42
 8009dca:	2101      	movs	r1, #1
 8009dcc:	5499      	strb	r1, [r3, r2]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2243      	movs	r2, #67	; 0x43
 8009dd2:	2101      	movs	r1, #1
 8009dd4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2244      	movs	r2, #68	; 0x44
 8009dda:	2101      	movs	r1, #1
 8009ddc:	5499      	strb	r1, [r3, r2]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2245      	movs	r2, #69	; 0x45
 8009de2:	2101      	movs	r1, #1
 8009de4:	5499      	strb	r1, [r3, r2]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2246      	movs	r2, #70	; 0x46
 8009dea:	2101      	movs	r1, #1
 8009dec:	5499      	strb	r1, [r3, r2]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2247      	movs	r2, #71	; 0x47
 8009df2:	2101      	movs	r1, #1
 8009df4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	223d      	movs	r2, #61	; 0x3d
 8009dfa:	2101      	movs	r1, #1
 8009dfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	0018      	movs	r0, r3
 8009e02:	46bd      	mov	sp, r7
 8009e04:	b002      	add	sp, #8
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e10:	46c0      	nop			; (mov r8, r8)
 8009e12:	46bd      	mov	sp, r7
 8009e14:	b002      	add	sp, #8
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b082      	sub	sp, #8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	2202      	movs	r2, #2
 8009e28:	4013      	ands	r3, r2
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d124      	bne.n	8009e78 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	2202      	movs	r2, #2
 8009e36:	4013      	ands	r3, r2
 8009e38:	2b02      	cmp	r3, #2
 8009e3a:	d11d      	bne.n	8009e78 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2203      	movs	r2, #3
 8009e42:	4252      	negs	r2, r2
 8009e44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	2203      	movs	r2, #3
 8009e54:	4013      	ands	r3, r2
 8009e56:	d004      	beq.n	8009e62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	0018      	movs	r0, r3
 8009e5c:	f000 faec 	bl	800a438 <HAL_TIM_IC_CaptureCallback>
 8009e60:	e007      	b.n	8009e72 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	0018      	movs	r0, r3
 8009e66:	f000 fadf 	bl	800a428 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	0018      	movs	r0, r3
 8009e6e:	f000 faeb 	bl	800a448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2200      	movs	r2, #0
 8009e76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	691b      	ldr	r3, [r3, #16]
 8009e7e:	2204      	movs	r2, #4
 8009e80:	4013      	ands	r3, r2
 8009e82:	2b04      	cmp	r3, #4
 8009e84:	d125      	bne.n	8009ed2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	2204      	movs	r2, #4
 8009e8e:	4013      	ands	r3, r2
 8009e90:	2b04      	cmp	r3, #4
 8009e92:	d11e      	bne.n	8009ed2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2205      	movs	r2, #5
 8009e9a:	4252      	negs	r2, r2
 8009e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	699a      	ldr	r2, [r3, #24]
 8009eaa:	23c0      	movs	r3, #192	; 0xc0
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	4013      	ands	r3, r2
 8009eb0:	d004      	beq.n	8009ebc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	f000 fabf 	bl	800a438 <HAL_TIM_IC_CaptureCallback>
 8009eba:	e007      	b.n	8009ecc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	0018      	movs	r0, r3
 8009ec0:	f000 fab2 	bl	800a428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	0018      	movs	r0, r3
 8009ec8:	f000 fabe 	bl	800a448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	691b      	ldr	r3, [r3, #16]
 8009ed8:	2208      	movs	r2, #8
 8009eda:	4013      	ands	r3, r2
 8009edc:	2b08      	cmp	r3, #8
 8009ede:	d124      	bne.n	8009f2a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	2208      	movs	r2, #8
 8009ee8:	4013      	ands	r3, r2
 8009eea:	2b08      	cmp	r3, #8
 8009eec:	d11d      	bne.n	8009f2a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2209      	movs	r2, #9
 8009ef4:	4252      	negs	r2, r2
 8009ef6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2204      	movs	r2, #4
 8009efc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	69db      	ldr	r3, [r3, #28]
 8009f04:	2203      	movs	r2, #3
 8009f06:	4013      	ands	r3, r2
 8009f08:	d004      	beq.n	8009f14 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	0018      	movs	r0, r3
 8009f0e:	f000 fa93 	bl	800a438 <HAL_TIM_IC_CaptureCallback>
 8009f12:	e007      	b.n	8009f24 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	0018      	movs	r0, r3
 8009f18:	f000 fa86 	bl	800a428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	0018      	movs	r0, r3
 8009f20:	f000 fa92 	bl	800a448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	691b      	ldr	r3, [r3, #16]
 8009f30:	2210      	movs	r2, #16
 8009f32:	4013      	ands	r3, r2
 8009f34:	2b10      	cmp	r3, #16
 8009f36:	d125      	bne.n	8009f84 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68db      	ldr	r3, [r3, #12]
 8009f3e:	2210      	movs	r2, #16
 8009f40:	4013      	ands	r3, r2
 8009f42:	2b10      	cmp	r3, #16
 8009f44:	d11e      	bne.n	8009f84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2211      	movs	r2, #17
 8009f4c:	4252      	negs	r2, r2
 8009f4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2208      	movs	r2, #8
 8009f54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	69da      	ldr	r2, [r3, #28]
 8009f5c:	23c0      	movs	r3, #192	; 0xc0
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	4013      	ands	r3, r2
 8009f62:	d004      	beq.n	8009f6e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	0018      	movs	r0, r3
 8009f68:	f000 fa66 	bl	800a438 <HAL_TIM_IC_CaptureCallback>
 8009f6c:	e007      	b.n	8009f7e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	0018      	movs	r0, r3
 8009f72:	f000 fa59 	bl	800a428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	0018      	movs	r0, r3
 8009f7a:	f000 fa65 	bl	800a448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	691b      	ldr	r3, [r3, #16]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d10f      	bne.n	8009fb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d108      	bne.n	8009fb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2202      	movs	r2, #2
 8009fa6:	4252      	negs	r2, r2
 8009fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	0018      	movs	r0, r3
 8009fae:	f7f9 fdb1 	bl	8003b14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	691b      	ldr	r3, [r3, #16]
 8009fb8:	2280      	movs	r2, #128	; 0x80
 8009fba:	4013      	ands	r3, r2
 8009fbc:	2b80      	cmp	r3, #128	; 0x80
 8009fbe:	d10f      	bne.n	8009fe0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68db      	ldr	r3, [r3, #12]
 8009fc6:	2280      	movs	r2, #128	; 0x80
 8009fc8:	4013      	ands	r3, r2
 8009fca:	2b80      	cmp	r3, #128	; 0x80
 8009fcc:	d108      	bne.n	8009fe0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2281      	movs	r2, #129	; 0x81
 8009fd4:	4252      	negs	r2, r2
 8009fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	0018      	movs	r0, r3
 8009fdc:	f000 fe8a 	bl	800acf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	691a      	ldr	r2, [r3, #16]
 8009fe6:	2380      	movs	r3, #128	; 0x80
 8009fe8:	005b      	lsls	r3, r3, #1
 8009fea:	401a      	ands	r2, r3
 8009fec:	2380      	movs	r3, #128	; 0x80
 8009fee:	005b      	lsls	r3, r3, #1
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d10e      	bne.n	800a012 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68db      	ldr	r3, [r3, #12]
 8009ffa:	2280      	movs	r2, #128	; 0x80
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	2b80      	cmp	r3, #128	; 0x80
 800a000:	d107      	bne.n	800a012 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4a1c      	ldr	r2, [pc, #112]	; (800a078 <HAL_TIM_IRQHandler+0x260>)
 800a008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	0018      	movs	r0, r3
 800a00e:	f000 fe79 	bl	800ad04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	691b      	ldr	r3, [r3, #16]
 800a018:	2240      	movs	r2, #64	; 0x40
 800a01a:	4013      	ands	r3, r2
 800a01c:	2b40      	cmp	r3, #64	; 0x40
 800a01e:	d10f      	bne.n	800a040 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	2240      	movs	r2, #64	; 0x40
 800a028:	4013      	ands	r3, r2
 800a02a:	2b40      	cmp	r3, #64	; 0x40
 800a02c:	d108      	bne.n	800a040 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2241      	movs	r2, #65	; 0x41
 800a034:	4252      	negs	r2, r2
 800a036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	0018      	movs	r0, r3
 800a03c:	f000 fa0c 	bl	800a458 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	2220      	movs	r2, #32
 800a048:	4013      	ands	r3, r2
 800a04a:	2b20      	cmp	r3, #32
 800a04c:	d10f      	bne.n	800a06e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	2220      	movs	r2, #32
 800a056:	4013      	ands	r3, r2
 800a058:	2b20      	cmp	r3, #32
 800a05a:	d108      	bne.n	800a06e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2221      	movs	r2, #33	; 0x21
 800a062:	4252      	negs	r2, r2
 800a064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	0018      	movs	r0, r3
 800a06a:	f000 fe3b 	bl	800ace4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a06e:	46c0      	nop			; (mov r8, r8)
 800a070:	46bd      	mov	sp, r7
 800a072:	b002      	add	sp, #8
 800a074:	bd80      	pop	{r7, pc}
 800a076:	46c0      	nop			; (mov r8, r8)
 800a078:	fffffeff 	.word	0xfffffeff

0800a07c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b086      	sub	sp, #24
 800a080:	af00      	add	r7, sp, #0
 800a082:	60f8      	str	r0, [r7, #12]
 800a084:	60b9      	str	r1, [r7, #8]
 800a086:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a088:	2317      	movs	r3, #23
 800a08a:	18fb      	adds	r3, r7, r3
 800a08c:	2200      	movs	r2, #0
 800a08e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	223c      	movs	r2, #60	; 0x3c
 800a094:	5c9b      	ldrb	r3, [r3, r2]
 800a096:	2b01      	cmp	r3, #1
 800a098:	d101      	bne.n	800a09e <HAL_TIM_PWM_ConfigChannel+0x22>
 800a09a:	2302      	movs	r3, #2
 800a09c:	e0e5      	b.n	800a26a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	223c      	movs	r2, #60	; 0x3c
 800a0a2:	2101      	movs	r1, #1
 800a0a4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2b14      	cmp	r3, #20
 800a0aa:	d900      	bls.n	800a0ae <HAL_TIM_PWM_ConfigChannel+0x32>
 800a0ac:	e0d1      	b.n	800a252 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	009a      	lsls	r2, r3, #2
 800a0b2:	4b70      	ldr	r3, [pc, #448]	; (800a274 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a0b4:	18d3      	adds	r3, r2, r3
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	0011      	movs	r1, r2
 800a0c2:	0018      	movs	r0, r3
 800a0c4:	f000 fa46 	bl	800a554 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	699a      	ldr	r2, [r3, #24]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	2108      	movs	r1, #8
 800a0d4:	430a      	orrs	r2, r1
 800a0d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	699a      	ldr	r2, [r3, #24]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2104      	movs	r1, #4
 800a0e4:	438a      	bics	r2, r1
 800a0e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	6999      	ldr	r1, [r3, #24]
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	691a      	ldr	r2, [r3, #16]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	619a      	str	r2, [r3, #24]
      break;
 800a0fa:	e0af      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	0011      	movs	r1, r2
 800a104:	0018      	movs	r0, r3
 800a106:	f000 faaf 	bl	800a668 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	699a      	ldr	r2, [r3, #24]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2180      	movs	r1, #128	; 0x80
 800a116:	0109      	lsls	r1, r1, #4
 800a118:	430a      	orrs	r2, r1
 800a11a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	699a      	ldr	r2, [r3, #24]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4954      	ldr	r1, [pc, #336]	; (800a278 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a128:	400a      	ands	r2, r1
 800a12a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	6999      	ldr	r1, [r3, #24]
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	021a      	lsls	r2, r3, #8
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	430a      	orrs	r2, r1
 800a13e:	619a      	str	r2, [r3, #24]
      break;
 800a140:	e08c      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	68ba      	ldr	r2, [r7, #8]
 800a148:	0011      	movs	r1, r2
 800a14a:	0018      	movs	r0, r3
 800a14c:	f000 fb10 	bl	800a770 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	69da      	ldr	r2, [r3, #28]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2108      	movs	r1, #8
 800a15c:	430a      	orrs	r2, r1
 800a15e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	69da      	ldr	r2, [r3, #28]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2104      	movs	r1, #4
 800a16c:	438a      	bics	r2, r1
 800a16e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	69d9      	ldr	r1, [r3, #28]
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	691a      	ldr	r2, [r3, #16]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	430a      	orrs	r2, r1
 800a180:	61da      	str	r2, [r3, #28]
      break;
 800a182:	e06b      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	0011      	movs	r1, r2
 800a18c:	0018      	movs	r0, r3
 800a18e:	f000 fb77 	bl	800a880 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	69da      	ldr	r2, [r3, #28]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2180      	movs	r1, #128	; 0x80
 800a19e:	0109      	lsls	r1, r1, #4
 800a1a0:	430a      	orrs	r2, r1
 800a1a2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	69da      	ldr	r2, [r3, #28]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4932      	ldr	r1, [pc, #200]	; (800a278 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a1b0:	400a      	ands	r2, r1
 800a1b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	69d9      	ldr	r1, [r3, #28]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	691b      	ldr	r3, [r3, #16]
 800a1be:	021a      	lsls	r2, r3, #8
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	430a      	orrs	r2, r1
 800a1c6:	61da      	str	r2, [r3, #28]
      break;
 800a1c8:	e048      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68ba      	ldr	r2, [r7, #8]
 800a1d0:	0011      	movs	r1, r2
 800a1d2:	0018      	movs	r0, r3
 800a1d4:	f000 fbbe 	bl	800a954 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2108      	movs	r1, #8
 800a1e4:	430a      	orrs	r2, r1
 800a1e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2104      	movs	r1, #4
 800a1f4:	438a      	bics	r2, r1
 800a1f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	691a      	ldr	r2, [r3, #16]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	430a      	orrs	r2, r1
 800a208:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a20a:	e027      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	68ba      	ldr	r2, [r7, #8]
 800a212:	0011      	movs	r1, r2
 800a214:	0018      	movs	r0, r3
 800a216:	f000 fbfd 	bl	800aa14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2180      	movs	r1, #128	; 0x80
 800a226:	0109      	lsls	r1, r1, #4
 800a228:	430a      	orrs	r2, r1
 800a22a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4910      	ldr	r1, [pc, #64]	; (800a278 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a238:	400a      	ands	r2, r1
 800a23a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	021a      	lsls	r2, r3, #8
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	430a      	orrs	r2, r1
 800a24e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a250:	e004      	b.n	800a25c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a252:	2317      	movs	r3, #23
 800a254:	18fb      	adds	r3, r7, r3
 800a256:	2201      	movs	r2, #1
 800a258:	701a      	strb	r2, [r3, #0]
      break;
 800a25a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	223c      	movs	r2, #60	; 0x3c
 800a260:	2100      	movs	r1, #0
 800a262:	5499      	strb	r1, [r3, r2]

  return status;
 800a264:	2317      	movs	r3, #23
 800a266:	18fb      	adds	r3, r7, r3
 800a268:	781b      	ldrb	r3, [r3, #0]
}
 800a26a:	0018      	movs	r0, r3
 800a26c:	46bd      	mov	sp, r7
 800a26e:	b006      	add	sp, #24
 800a270:	bd80      	pop	{r7, pc}
 800a272:	46c0      	nop			; (mov r8, r8)
 800a274:	0800f294 	.word	0x0800f294
 800a278:	fffffbff 	.word	0xfffffbff

0800a27c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a286:	230f      	movs	r3, #15
 800a288:	18fb      	adds	r3, r7, r3
 800a28a:	2200      	movs	r2, #0
 800a28c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	223c      	movs	r2, #60	; 0x3c
 800a292:	5c9b      	ldrb	r3, [r3, r2]
 800a294:	2b01      	cmp	r3, #1
 800a296:	d101      	bne.n	800a29c <HAL_TIM_ConfigClockSource+0x20>
 800a298:	2302      	movs	r3, #2
 800a29a:	e0bc      	b.n	800a416 <HAL_TIM_ConfigClockSource+0x19a>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	223c      	movs	r2, #60	; 0x3c
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	223d      	movs	r2, #61	; 0x3d
 800a2a8:	2102      	movs	r1, #2
 800a2aa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	4a5a      	ldr	r2, [pc, #360]	; (800a420 <HAL_TIM_ConfigClockSource+0x1a4>)
 800a2b8:	4013      	ands	r3, r2
 800a2ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	4a59      	ldr	r2, [pc, #356]	; (800a424 <HAL_TIM_ConfigClockSource+0x1a8>)
 800a2c0:	4013      	ands	r3, r2
 800a2c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	68ba      	ldr	r2, [r7, #8]
 800a2ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2280      	movs	r2, #128	; 0x80
 800a2d2:	0192      	lsls	r2, r2, #6
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d040      	beq.n	800a35a <HAL_TIM_ConfigClockSource+0xde>
 800a2d8:	2280      	movs	r2, #128	; 0x80
 800a2da:	0192      	lsls	r2, r2, #6
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d900      	bls.n	800a2e2 <HAL_TIM_ConfigClockSource+0x66>
 800a2e0:	e088      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a2e2:	2280      	movs	r2, #128	; 0x80
 800a2e4:	0152      	lsls	r2, r2, #5
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d100      	bne.n	800a2ec <HAL_TIM_ConfigClockSource+0x70>
 800a2ea:	e088      	b.n	800a3fe <HAL_TIM_ConfigClockSource+0x182>
 800a2ec:	2280      	movs	r2, #128	; 0x80
 800a2ee:	0152      	lsls	r2, r2, #5
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d900      	bls.n	800a2f6 <HAL_TIM_ConfigClockSource+0x7a>
 800a2f4:	e07e      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a2f6:	2b70      	cmp	r3, #112	; 0x70
 800a2f8:	d018      	beq.n	800a32c <HAL_TIM_ConfigClockSource+0xb0>
 800a2fa:	d900      	bls.n	800a2fe <HAL_TIM_ConfigClockSource+0x82>
 800a2fc:	e07a      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a2fe:	2b60      	cmp	r3, #96	; 0x60
 800a300:	d04f      	beq.n	800a3a2 <HAL_TIM_ConfigClockSource+0x126>
 800a302:	d900      	bls.n	800a306 <HAL_TIM_ConfigClockSource+0x8a>
 800a304:	e076      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a306:	2b50      	cmp	r3, #80	; 0x50
 800a308:	d03b      	beq.n	800a382 <HAL_TIM_ConfigClockSource+0x106>
 800a30a:	d900      	bls.n	800a30e <HAL_TIM_ConfigClockSource+0x92>
 800a30c:	e072      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a30e:	2b40      	cmp	r3, #64	; 0x40
 800a310:	d057      	beq.n	800a3c2 <HAL_TIM_ConfigClockSource+0x146>
 800a312:	d900      	bls.n	800a316 <HAL_TIM_ConfigClockSource+0x9a>
 800a314:	e06e      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a316:	2b30      	cmp	r3, #48	; 0x30
 800a318:	d063      	beq.n	800a3e2 <HAL_TIM_ConfigClockSource+0x166>
 800a31a:	d86b      	bhi.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a31c:	2b20      	cmp	r3, #32
 800a31e:	d060      	beq.n	800a3e2 <HAL_TIM_ConfigClockSource+0x166>
 800a320:	d868      	bhi.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
 800a322:	2b00      	cmp	r3, #0
 800a324:	d05d      	beq.n	800a3e2 <HAL_TIM_ConfigClockSource+0x166>
 800a326:	2b10      	cmp	r3, #16
 800a328:	d05b      	beq.n	800a3e2 <HAL_TIM_ConfigClockSource+0x166>
 800a32a:	e063      	b.n	800a3f4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6818      	ldr	r0, [r3, #0]
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	6899      	ldr	r1, [r3, #8]
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	f000 fc4a 	bl	800abd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	2277      	movs	r2, #119	; 0x77
 800a34c:	4313      	orrs	r3, r2
 800a34e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	68ba      	ldr	r2, [r7, #8]
 800a356:	609a      	str	r2, [r3, #8]
      break;
 800a358:	e052      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6818      	ldr	r0, [r3, #0]
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	6899      	ldr	r1, [r3, #8]
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	685a      	ldr	r2, [r3, #4]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	f000 fc33 	bl	800abd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	689a      	ldr	r2, [r3, #8]
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2180      	movs	r1, #128	; 0x80
 800a37a:	01c9      	lsls	r1, r1, #7
 800a37c:	430a      	orrs	r2, r1
 800a37e:	609a      	str	r2, [r3, #8]
      break;
 800a380:	e03e      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6818      	ldr	r0, [r3, #0]
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	6859      	ldr	r1, [r3, #4]
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	001a      	movs	r2, r3
 800a390:	f000 fba4 	bl	800aadc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2150      	movs	r1, #80	; 0x50
 800a39a:	0018      	movs	r0, r3
 800a39c:	f000 fbfe 	bl	800ab9c <TIM_ITRx_SetConfig>
      break;
 800a3a0:	e02e      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6818      	ldr	r0, [r3, #0]
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	6859      	ldr	r1, [r3, #4]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	001a      	movs	r2, r3
 800a3b0:	f000 fbc2 	bl	800ab38 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2160      	movs	r1, #96	; 0x60
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	f000 fbee 	bl	800ab9c <TIM_ITRx_SetConfig>
      break;
 800a3c0:	e01e      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	6859      	ldr	r1, [r3, #4]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	001a      	movs	r2, r3
 800a3d0:	f000 fb84 	bl	800aadc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	2140      	movs	r1, #64	; 0x40
 800a3da:	0018      	movs	r0, r3
 800a3dc:	f000 fbde 	bl	800ab9c <TIM_ITRx_SetConfig>
      break;
 800a3e0:	e00e      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	0019      	movs	r1, r3
 800a3ec:	0010      	movs	r0, r2
 800a3ee:	f000 fbd5 	bl	800ab9c <TIM_ITRx_SetConfig>
      break;
 800a3f2:	e005      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800a3f4:	230f      	movs	r3, #15
 800a3f6:	18fb      	adds	r3, r7, r3
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	701a      	strb	r2, [r3, #0]
      break;
 800a3fc:	e000      	b.n	800a400 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800a3fe:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	223d      	movs	r2, #61	; 0x3d
 800a404:	2101      	movs	r1, #1
 800a406:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	223c      	movs	r2, #60	; 0x3c
 800a40c:	2100      	movs	r1, #0
 800a40e:	5499      	strb	r1, [r3, r2]

  return status;
 800a410:	230f      	movs	r3, #15
 800a412:	18fb      	adds	r3, r7, r3
 800a414:	781b      	ldrb	r3, [r3, #0]
}
 800a416:	0018      	movs	r0, r3
 800a418:	46bd      	mov	sp, r7
 800a41a:	b004      	add	sp, #16
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	46c0      	nop			; (mov r8, r8)
 800a420:	ffceff88 	.word	0xffceff88
 800a424:	ffff00ff 	.word	0xffff00ff

0800a428 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a430:	46c0      	nop			; (mov r8, r8)
 800a432:	46bd      	mov	sp, r7
 800a434:	b002      	add	sp, #8
 800a436:	bd80      	pop	{r7, pc}

0800a438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a440:	46c0      	nop			; (mov r8, r8)
 800a442:	46bd      	mov	sp, r7
 800a444:	b002      	add	sp, #8
 800a446:	bd80      	pop	{r7, pc}

0800a448 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a450:	46c0      	nop			; (mov r8, r8)
 800a452:	46bd      	mov	sp, r7
 800a454:	b002      	add	sp, #8
 800a456:	bd80      	pop	{r7, pc}

0800a458 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a460:	46c0      	nop			; (mov r8, r8)
 800a462:	46bd      	mov	sp, r7
 800a464:	b002      	add	sp, #8
 800a466:	bd80      	pop	{r7, pc}

0800a468 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a2f      	ldr	r2, [pc, #188]	; (800a538 <TIM_Base_SetConfig+0xd0>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d003      	beq.n	800a488 <TIM_Base_SetConfig+0x20>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a2e      	ldr	r2, [pc, #184]	; (800a53c <TIM_Base_SetConfig+0xd4>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d108      	bne.n	800a49a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2270      	movs	r2, #112	; 0x70
 800a48c:	4393      	bics	r3, r2
 800a48e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	68fa      	ldr	r2, [r7, #12]
 800a496:	4313      	orrs	r3, r2
 800a498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a26      	ldr	r2, [pc, #152]	; (800a538 <TIM_Base_SetConfig+0xd0>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d013      	beq.n	800a4ca <TIM_Base_SetConfig+0x62>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	4a25      	ldr	r2, [pc, #148]	; (800a53c <TIM_Base_SetConfig+0xd4>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d00f      	beq.n	800a4ca <TIM_Base_SetConfig+0x62>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	4a24      	ldr	r2, [pc, #144]	; (800a540 <TIM_Base_SetConfig+0xd8>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d00b      	beq.n	800a4ca <TIM_Base_SetConfig+0x62>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a23      	ldr	r2, [pc, #140]	; (800a544 <TIM_Base_SetConfig+0xdc>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d007      	beq.n	800a4ca <TIM_Base_SetConfig+0x62>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	4a22      	ldr	r2, [pc, #136]	; (800a548 <TIM_Base_SetConfig+0xe0>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d003      	beq.n	800a4ca <TIM_Base_SetConfig+0x62>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	4a21      	ldr	r2, [pc, #132]	; (800a54c <TIM_Base_SetConfig+0xe4>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d108      	bne.n	800a4dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	4a20      	ldr	r2, [pc, #128]	; (800a550 <TIM_Base_SetConfig+0xe8>)
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2280      	movs	r2, #128	; 0x80
 800a4e0:	4393      	bics	r3, r2
 800a4e2:	001a      	movs	r2, r3
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	695b      	ldr	r3, [r3, #20]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	689a      	ldr	r2, [r3, #8]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a0c      	ldr	r2, [pc, #48]	; (800a538 <TIM_Base_SetConfig+0xd0>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d00b      	beq.n	800a522 <TIM_Base_SetConfig+0xba>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a0d      	ldr	r2, [pc, #52]	; (800a544 <TIM_Base_SetConfig+0xdc>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d007      	beq.n	800a522 <TIM_Base_SetConfig+0xba>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a0c      	ldr	r2, [pc, #48]	; (800a548 <TIM_Base_SetConfig+0xe0>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d003      	beq.n	800a522 <TIM_Base_SetConfig+0xba>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	4a0b      	ldr	r2, [pc, #44]	; (800a54c <TIM_Base_SetConfig+0xe4>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d103      	bne.n	800a52a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	691a      	ldr	r2, [r3, #16]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2201      	movs	r2, #1
 800a52e:	615a      	str	r2, [r3, #20]
}
 800a530:	46c0      	nop			; (mov r8, r8)
 800a532:	46bd      	mov	sp, r7
 800a534:	b004      	add	sp, #16
 800a536:	bd80      	pop	{r7, pc}
 800a538:	40012c00 	.word	0x40012c00
 800a53c:	40000400 	.word	0x40000400
 800a540:	40002000 	.word	0x40002000
 800a544:	40014000 	.word	0x40014000
 800a548:	40014400 	.word	0x40014400
 800a54c:	40014800 	.word	0x40014800
 800a550:	fffffcff 	.word	0xfffffcff

0800a554 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b086      	sub	sp, #24
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	2201      	movs	r2, #1
 800a564:	4393      	bics	r3, r2
 800a566:	001a      	movs	r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6a1b      	ldr	r3, [r3, #32]
 800a570:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	4a32      	ldr	r2, [pc, #200]	; (800a64c <TIM_OC1_SetConfig+0xf8>)
 800a582:	4013      	ands	r3, r2
 800a584:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2203      	movs	r2, #3
 800a58a:	4393      	bics	r3, r2
 800a58c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68fa      	ldr	r2, [r7, #12]
 800a594:	4313      	orrs	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	2202      	movs	r2, #2
 800a59c:	4393      	bics	r3, r2
 800a59e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a28      	ldr	r2, [pc, #160]	; (800a650 <TIM_OC1_SetConfig+0xfc>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d00b      	beq.n	800a5ca <TIM_OC1_SetConfig+0x76>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	4a27      	ldr	r2, [pc, #156]	; (800a654 <TIM_OC1_SetConfig+0x100>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d007      	beq.n	800a5ca <TIM_OC1_SetConfig+0x76>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a26      	ldr	r2, [pc, #152]	; (800a658 <TIM_OC1_SetConfig+0x104>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d003      	beq.n	800a5ca <TIM_OC1_SetConfig+0x76>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a25      	ldr	r2, [pc, #148]	; (800a65c <TIM_OC1_SetConfig+0x108>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d10c      	bne.n	800a5e4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	2208      	movs	r2, #8
 800a5ce:	4393      	bics	r3, r2
 800a5d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	68db      	ldr	r3, [r3, #12]
 800a5d6:	697a      	ldr	r2, [r7, #20]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	2204      	movs	r2, #4
 800a5e0:	4393      	bics	r3, r2
 800a5e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a1a      	ldr	r2, [pc, #104]	; (800a650 <TIM_OC1_SetConfig+0xfc>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d00b      	beq.n	800a604 <TIM_OC1_SetConfig+0xb0>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a19      	ldr	r2, [pc, #100]	; (800a654 <TIM_OC1_SetConfig+0x100>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d007      	beq.n	800a604 <TIM_OC1_SetConfig+0xb0>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a18      	ldr	r2, [pc, #96]	; (800a658 <TIM_OC1_SetConfig+0x104>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d003      	beq.n	800a604 <TIM_OC1_SetConfig+0xb0>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a17      	ldr	r2, [pc, #92]	; (800a65c <TIM_OC1_SetConfig+0x108>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d111      	bne.n	800a628 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	4a16      	ldr	r2, [pc, #88]	; (800a660 <TIM_OC1_SetConfig+0x10c>)
 800a608:	4013      	ands	r3, r2
 800a60a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	4a15      	ldr	r2, [pc, #84]	; (800a664 <TIM_OC1_SetConfig+0x110>)
 800a610:	4013      	ands	r3, r2
 800a612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	695b      	ldr	r3, [r3, #20]
 800a618:	693a      	ldr	r2, [r7, #16]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	699b      	ldr	r3, [r3, #24]
 800a622:	693a      	ldr	r2, [r7, #16]
 800a624:	4313      	orrs	r3, r2
 800a626:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	693a      	ldr	r2, [r7, #16]
 800a62c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	697a      	ldr	r2, [r7, #20]
 800a640:	621a      	str	r2, [r3, #32]
}
 800a642:	46c0      	nop			; (mov r8, r8)
 800a644:	46bd      	mov	sp, r7
 800a646:	b006      	add	sp, #24
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	46c0      	nop			; (mov r8, r8)
 800a64c:	fffeff8f 	.word	0xfffeff8f
 800a650:	40012c00 	.word	0x40012c00
 800a654:	40014000 	.word	0x40014000
 800a658:	40014400 	.word	0x40014400
 800a65c:	40014800 	.word	0x40014800
 800a660:	fffffeff 	.word	0xfffffeff
 800a664:	fffffdff 	.word	0xfffffdff

0800a668 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6a1b      	ldr	r3, [r3, #32]
 800a676:	2210      	movs	r2, #16
 800a678:	4393      	bics	r3, r2
 800a67a:	001a      	movs	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6a1b      	ldr	r3, [r3, #32]
 800a684:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	685b      	ldr	r3, [r3, #4]
 800a68a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	699b      	ldr	r3, [r3, #24]
 800a690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4a2e      	ldr	r2, [pc, #184]	; (800a750 <TIM_OC2_SetConfig+0xe8>)
 800a696:	4013      	ands	r3, r2
 800a698:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	4a2d      	ldr	r2, [pc, #180]	; (800a754 <TIM_OC2_SetConfig+0xec>)
 800a69e:	4013      	ands	r3, r2
 800a6a0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	021b      	lsls	r3, r3, #8
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	2220      	movs	r2, #32
 800a6b2:	4393      	bics	r3, r2
 800a6b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	689b      	ldr	r3, [r3, #8]
 800a6ba:	011b      	lsls	r3, r3, #4
 800a6bc:	697a      	ldr	r2, [r7, #20]
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	4a24      	ldr	r2, [pc, #144]	; (800a758 <TIM_OC2_SetConfig+0xf0>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d10d      	bne.n	800a6e6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2280      	movs	r2, #128	; 0x80
 800a6ce:	4393      	bics	r3, r2
 800a6d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	011b      	lsls	r3, r3, #4
 800a6d8:	697a      	ldr	r2, [r7, #20]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	2240      	movs	r2, #64	; 0x40
 800a6e2:	4393      	bics	r3, r2
 800a6e4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a1b      	ldr	r2, [pc, #108]	; (800a758 <TIM_OC2_SetConfig+0xf0>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d00b      	beq.n	800a706 <TIM_OC2_SetConfig+0x9e>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	4a1a      	ldr	r2, [pc, #104]	; (800a75c <TIM_OC2_SetConfig+0xf4>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d007      	beq.n	800a706 <TIM_OC2_SetConfig+0x9e>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4a19      	ldr	r2, [pc, #100]	; (800a760 <TIM_OC2_SetConfig+0xf8>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d003      	beq.n	800a706 <TIM_OC2_SetConfig+0x9e>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4a18      	ldr	r2, [pc, #96]	; (800a764 <TIM_OC2_SetConfig+0xfc>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d113      	bne.n	800a72e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	4a17      	ldr	r2, [pc, #92]	; (800a768 <TIM_OC2_SetConfig+0x100>)
 800a70a:	4013      	ands	r3, r2
 800a70c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	4a16      	ldr	r2, [pc, #88]	; (800a76c <TIM_OC2_SetConfig+0x104>)
 800a712:	4013      	ands	r3, r2
 800a714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	695b      	ldr	r3, [r3, #20]
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	4313      	orrs	r3, r2
 800a720:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	693a      	ldr	r2, [r7, #16]
 800a72a:	4313      	orrs	r3, r2
 800a72c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	693a      	ldr	r2, [r7, #16]
 800a732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	685a      	ldr	r2, [r3, #4]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	697a      	ldr	r2, [r7, #20]
 800a746:	621a      	str	r2, [r3, #32]
}
 800a748:	46c0      	nop			; (mov r8, r8)
 800a74a:	46bd      	mov	sp, r7
 800a74c:	b006      	add	sp, #24
 800a74e:	bd80      	pop	{r7, pc}
 800a750:	feff8fff 	.word	0xfeff8fff
 800a754:	fffffcff 	.word	0xfffffcff
 800a758:	40012c00 	.word	0x40012c00
 800a75c:	40014000 	.word	0x40014000
 800a760:	40014400 	.word	0x40014400
 800a764:	40014800 	.word	0x40014800
 800a768:	fffffbff 	.word	0xfffffbff
 800a76c:	fffff7ff 	.word	0xfffff7ff

0800a770 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6a1b      	ldr	r3, [r3, #32]
 800a77e:	4a35      	ldr	r2, [pc, #212]	; (800a854 <TIM_OC3_SetConfig+0xe4>)
 800a780:	401a      	ands	r2, r3
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6a1b      	ldr	r3, [r3, #32]
 800a78a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	4a2f      	ldr	r2, [pc, #188]	; (800a858 <TIM_OC3_SetConfig+0xe8>)
 800a79c:	4013      	ands	r3, r2
 800a79e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2203      	movs	r2, #3
 800a7a4:	4393      	bics	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68fa      	ldr	r2, [r7, #12]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	4a29      	ldr	r2, [pc, #164]	; (800a85c <TIM_OC3_SetConfig+0xec>)
 800a7b6:	4013      	ands	r3, r2
 800a7b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	689b      	ldr	r3, [r3, #8]
 800a7be:	021b      	lsls	r3, r3, #8
 800a7c0:	697a      	ldr	r2, [r7, #20]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a25      	ldr	r2, [pc, #148]	; (800a860 <TIM_OC3_SetConfig+0xf0>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d10d      	bne.n	800a7ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	4a24      	ldr	r2, [pc, #144]	; (800a864 <TIM_OC3_SetConfig+0xf4>)
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	021b      	lsls	r3, r3, #8
 800a7dc:	697a      	ldr	r2, [r7, #20]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	4a20      	ldr	r2, [pc, #128]	; (800a868 <TIM_OC3_SetConfig+0xf8>)
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a1c      	ldr	r2, [pc, #112]	; (800a860 <TIM_OC3_SetConfig+0xf0>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d00b      	beq.n	800a80a <TIM_OC3_SetConfig+0x9a>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a1d      	ldr	r2, [pc, #116]	; (800a86c <TIM_OC3_SetConfig+0xfc>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d007      	beq.n	800a80a <TIM_OC3_SetConfig+0x9a>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a1c      	ldr	r2, [pc, #112]	; (800a870 <TIM_OC3_SetConfig+0x100>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d003      	beq.n	800a80a <TIM_OC3_SetConfig+0x9a>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a1b      	ldr	r2, [pc, #108]	; (800a874 <TIM_OC3_SetConfig+0x104>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d113      	bne.n	800a832 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	4a1a      	ldr	r2, [pc, #104]	; (800a878 <TIM_OC3_SetConfig+0x108>)
 800a80e:	4013      	ands	r3, r2
 800a810:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	4a19      	ldr	r2, [pc, #100]	; (800a87c <TIM_OC3_SetConfig+0x10c>)
 800a816:	4013      	ands	r3, r2
 800a818:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	695b      	ldr	r3, [r3, #20]
 800a81e:	011b      	lsls	r3, r3, #4
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	4313      	orrs	r3, r2
 800a824:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	699b      	ldr	r3, [r3, #24]
 800a82a:	011b      	lsls	r3, r3, #4
 800a82c:	693a      	ldr	r2, [r7, #16]
 800a82e:	4313      	orrs	r3, r2
 800a830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	693a      	ldr	r2, [r7, #16]
 800a836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	68fa      	ldr	r2, [r7, #12]
 800a83c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	685a      	ldr	r2, [r3, #4]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	697a      	ldr	r2, [r7, #20]
 800a84a:	621a      	str	r2, [r3, #32]
}
 800a84c:	46c0      	nop			; (mov r8, r8)
 800a84e:	46bd      	mov	sp, r7
 800a850:	b006      	add	sp, #24
 800a852:	bd80      	pop	{r7, pc}
 800a854:	fffffeff 	.word	0xfffffeff
 800a858:	fffeff8f 	.word	0xfffeff8f
 800a85c:	fffffdff 	.word	0xfffffdff
 800a860:	40012c00 	.word	0x40012c00
 800a864:	fffff7ff 	.word	0xfffff7ff
 800a868:	fffffbff 	.word	0xfffffbff
 800a86c:	40014000 	.word	0x40014000
 800a870:	40014400 	.word	0x40014400
 800a874:	40014800 	.word	0x40014800
 800a878:	ffffefff 	.word	0xffffefff
 800a87c:	ffffdfff 	.word	0xffffdfff

0800a880 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a1b      	ldr	r3, [r3, #32]
 800a88e:	4a28      	ldr	r2, [pc, #160]	; (800a930 <TIM_OC4_SetConfig+0xb0>)
 800a890:	401a      	ands	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6a1b      	ldr	r3, [r3, #32]
 800a89a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	69db      	ldr	r3, [r3, #28]
 800a8a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	4a22      	ldr	r2, [pc, #136]	; (800a934 <TIM_OC4_SetConfig+0xb4>)
 800a8ac:	4013      	ands	r3, r2
 800a8ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	4a21      	ldr	r2, [pc, #132]	; (800a938 <TIM_OC4_SetConfig+0xb8>)
 800a8b4:	4013      	ands	r3, r2
 800a8b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	021b      	lsls	r3, r3, #8
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	4a1d      	ldr	r2, [pc, #116]	; (800a93c <TIM_OC4_SetConfig+0xbc>)
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	031b      	lsls	r3, r3, #12
 800a8d2:	693a      	ldr	r2, [r7, #16]
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	4a19      	ldr	r2, [pc, #100]	; (800a940 <TIM_OC4_SetConfig+0xc0>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d00b      	beq.n	800a8f8 <TIM_OC4_SetConfig+0x78>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	4a18      	ldr	r2, [pc, #96]	; (800a944 <TIM_OC4_SetConfig+0xc4>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d007      	beq.n	800a8f8 <TIM_OC4_SetConfig+0x78>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	4a17      	ldr	r2, [pc, #92]	; (800a948 <TIM_OC4_SetConfig+0xc8>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d003      	beq.n	800a8f8 <TIM_OC4_SetConfig+0x78>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	4a16      	ldr	r2, [pc, #88]	; (800a94c <TIM_OC4_SetConfig+0xcc>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d109      	bne.n	800a90c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	4a15      	ldr	r2, [pc, #84]	; (800a950 <TIM_OC4_SetConfig+0xd0>)
 800a8fc:	4013      	ands	r3, r2
 800a8fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	695b      	ldr	r3, [r3, #20]
 800a904:	019b      	lsls	r3, r3, #6
 800a906:	697a      	ldr	r2, [r7, #20]
 800a908:	4313      	orrs	r3, r2
 800a90a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	697a      	ldr	r2, [r7, #20]
 800a910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	68fa      	ldr	r2, [r7, #12]
 800a916:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	685a      	ldr	r2, [r3, #4]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	693a      	ldr	r2, [r7, #16]
 800a924:	621a      	str	r2, [r3, #32]
}
 800a926:	46c0      	nop			; (mov r8, r8)
 800a928:	46bd      	mov	sp, r7
 800a92a:	b006      	add	sp, #24
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	46c0      	nop			; (mov r8, r8)
 800a930:	ffffefff 	.word	0xffffefff
 800a934:	feff8fff 	.word	0xfeff8fff
 800a938:	fffffcff 	.word	0xfffffcff
 800a93c:	ffffdfff 	.word	0xffffdfff
 800a940:	40012c00 	.word	0x40012c00
 800a944:	40014000 	.word	0x40014000
 800a948:	40014400 	.word	0x40014400
 800a94c:	40014800 	.word	0x40014800
 800a950:	ffffbfff 	.word	0xffffbfff

0800a954 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b086      	sub	sp, #24
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6a1b      	ldr	r3, [r3, #32]
 800a962:	4a25      	ldr	r2, [pc, #148]	; (800a9f8 <TIM_OC5_SetConfig+0xa4>)
 800a964:	401a      	ands	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a1b      	ldr	r3, [r3, #32]
 800a96e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a97a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	4a1f      	ldr	r2, [pc, #124]	; (800a9fc <TIM_OC5_SetConfig+0xa8>)
 800a980:	4013      	ands	r3, r2
 800a982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68fa      	ldr	r2, [r7, #12]
 800a98a:	4313      	orrs	r3, r2
 800a98c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	4a1b      	ldr	r2, [pc, #108]	; (800aa00 <TIM_OC5_SetConfig+0xac>)
 800a992:	4013      	ands	r3, r2
 800a994:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	689b      	ldr	r3, [r3, #8]
 800a99a:	041b      	lsls	r3, r3, #16
 800a99c:	693a      	ldr	r2, [r7, #16]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a17      	ldr	r2, [pc, #92]	; (800aa04 <TIM_OC5_SetConfig+0xb0>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d00b      	beq.n	800a9c2 <TIM_OC5_SetConfig+0x6e>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a16      	ldr	r2, [pc, #88]	; (800aa08 <TIM_OC5_SetConfig+0xb4>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d007      	beq.n	800a9c2 <TIM_OC5_SetConfig+0x6e>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a15      	ldr	r2, [pc, #84]	; (800aa0c <TIM_OC5_SetConfig+0xb8>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d003      	beq.n	800a9c2 <TIM_OC5_SetConfig+0x6e>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a14      	ldr	r2, [pc, #80]	; (800aa10 <TIM_OC5_SetConfig+0xbc>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d109      	bne.n	800a9d6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	4a0c      	ldr	r2, [pc, #48]	; (800a9f8 <TIM_OC5_SetConfig+0xa4>)
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	021b      	lsls	r3, r3, #8
 800a9d0:	697a      	ldr	r2, [r7, #20]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	697a      	ldr	r2, [r7, #20]
 800a9da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	685a      	ldr	r2, [r3, #4]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	621a      	str	r2, [r3, #32]
}
 800a9f0:	46c0      	nop			; (mov r8, r8)
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	b006      	add	sp, #24
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	fffeffff 	.word	0xfffeffff
 800a9fc:	fffeff8f 	.word	0xfffeff8f
 800aa00:	fffdffff 	.word	0xfffdffff
 800aa04:	40012c00 	.word	0x40012c00
 800aa08:	40014000 	.word	0x40014000
 800aa0c:	40014400 	.word	0x40014400
 800aa10:	40014800 	.word	0x40014800

0800aa14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b086      	sub	sp, #24
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a1b      	ldr	r3, [r3, #32]
 800aa22:	4a26      	ldr	r2, [pc, #152]	; (800aabc <TIM_OC6_SetConfig+0xa8>)
 800aa24:	401a      	ands	r2, r3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6a1b      	ldr	r3, [r3, #32]
 800aa2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	4a20      	ldr	r2, [pc, #128]	; (800aac0 <TIM_OC6_SetConfig+0xac>)
 800aa40:	4013      	ands	r3, r2
 800aa42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	021b      	lsls	r3, r3, #8
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	4a1c      	ldr	r2, [pc, #112]	; (800aac4 <TIM_OC6_SetConfig+0xb0>)
 800aa54:	4013      	ands	r3, r2
 800aa56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	051b      	lsls	r3, r3, #20
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	4a18      	ldr	r2, [pc, #96]	; (800aac8 <TIM_OC6_SetConfig+0xb4>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d00b      	beq.n	800aa84 <TIM_OC6_SetConfig+0x70>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	4a17      	ldr	r2, [pc, #92]	; (800aacc <TIM_OC6_SetConfig+0xb8>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d007      	beq.n	800aa84 <TIM_OC6_SetConfig+0x70>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	4a16      	ldr	r2, [pc, #88]	; (800aad0 <TIM_OC6_SetConfig+0xbc>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d003      	beq.n	800aa84 <TIM_OC6_SetConfig+0x70>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4a15      	ldr	r2, [pc, #84]	; (800aad4 <TIM_OC6_SetConfig+0xc0>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d109      	bne.n	800aa98 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	4a14      	ldr	r2, [pc, #80]	; (800aad8 <TIM_OC6_SetConfig+0xc4>)
 800aa88:	4013      	ands	r3, r2
 800aa8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	695b      	ldr	r3, [r3, #20]
 800aa90:	029b      	lsls	r3, r3, #10
 800aa92:	697a      	ldr	r2, [r7, #20]
 800aa94:	4313      	orrs	r3, r2
 800aa96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	68fa      	ldr	r2, [r7, #12]
 800aaa2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	685a      	ldr	r2, [r3, #4]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	693a      	ldr	r2, [r7, #16]
 800aab0:	621a      	str	r2, [r3, #32]
}
 800aab2:	46c0      	nop			; (mov r8, r8)
 800aab4:	46bd      	mov	sp, r7
 800aab6:	b006      	add	sp, #24
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	46c0      	nop			; (mov r8, r8)
 800aabc:	ffefffff 	.word	0xffefffff
 800aac0:	feff8fff 	.word	0xfeff8fff
 800aac4:	ffdfffff 	.word	0xffdfffff
 800aac8:	40012c00 	.word	0x40012c00
 800aacc:	40014000 	.word	0x40014000
 800aad0:	40014400 	.word	0x40014400
 800aad4:	40014800 	.word	0x40014800
 800aad8:	fffbffff 	.word	0xfffbffff

0800aadc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b086      	sub	sp, #24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6a1b      	ldr	r3, [r3, #32]
 800aaec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	6a1b      	ldr	r3, [r3, #32]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	4393      	bics	r3, r2
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	699b      	ldr	r3, [r3, #24]
 800ab00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	22f0      	movs	r2, #240	; 0xf0
 800ab06:	4393      	bics	r3, r2
 800ab08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	011b      	lsls	r3, r3, #4
 800ab0e:	693a      	ldr	r2, [r7, #16]
 800ab10:	4313      	orrs	r3, r2
 800ab12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	220a      	movs	r2, #10
 800ab18:	4393      	bics	r3, r2
 800ab1a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ab1c:	697a      	ldr	r2, [r7, #20]
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	4313      	orrs	r3, r2
 800ab22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	693a      	ldr	r2, [r7, #16]
 800ab28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	697a      	ldr	r2, [r7, #20]
 800ab2e:	621a      	str	r2, [r3, #32]
}
 800ab30:	46c0      	nop			; (mov r8, r8)
 800ab32:	46bd      	mov	sp, r7
 800ab34:	b006      	add	sp, #24
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b086      	sub	sp, #24
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	60b9      	str	r1, [r7, #8]
 800ab42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	6a1b      	ldr	r3, [r3, #32]
 800ab48:	2210      	movs	r2, #16
 800ab4a:	4393      	bics	r3, r2
 800ab4c:	001a      	movs	r2, r3
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	699b      	ldr	r3, [r3, #24]
 800ab56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6a1b      	ldr	r3, [r3, #32]
 800ab5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	4a0d      	ldr	r2, [pc, #52]	; (800ab98 <TIM_TI2_ConfigInputStage+0x60>)
 800ab62:	4013      	ands	r3, r2
 800ab64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	031b      	lsls	r3, r3, #12
 800ab6a:	697a      	ldr	r2, [r7, #20]
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	22a0      	movs	r2, #160	; 0xa0
 800ab74:	4393      	bics	r3, r2
 800ab76:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	011b      	lsls	r3, r3, #4
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	697a      	ldr	r2, [r7, #20]
 800ab86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	693a      	ldr	r2, [r7, #16]
 800ab8c:	621a      	str	r2, [r3, #32]
}
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	46bd      	mov	sp, r7
 800ab92:	b006      	add	sp, #24
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	46c0      	nop			; (mov r8, r8)
 800ab98:	ffff0fff 	.word	0xffff0fff

0800ab9c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b084      	sub	sp, #16
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	4a08      	ldr	r2, [pc, #32]	; (800abd0 <TIM_ITRx_SetConfig+0x34>)
 800abb0:	4013      	ands	r3, r2
 800abb2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800abb4:	683a      	ldr	r2, [r7, #0]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	4313      	orrs	r3, r2
 800abba:	2207      	movs	r2, #7
 800abbc:	4313      	orrs	r3, r2
 800abbe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	68fa      	ldr	r2, [r7, #12]
 800abc4:	609a      	str	r2, [r3, #8]
}
 800abc6:	46c0      	nop			; (mov r8, r8)
 800abc8:	46bd      	mov	sp, r7
 800abca:	b004      	add	sp, #16
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	46c0      	nop			; (mov r8, r8)
 800abd0:	ffcfff8f 	.word	0xffcfff8f

0800abd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
 800abe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	4a09      	ldr	r2, [pc, #36]	; (800ac10 <TIM_ETR_SetConfig+0x3c>)
 800abec:	4013      	ands	r3, r2
 800abee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	021a      	lsls	r2, r3, #8
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	431a      	orrs	r2, r3
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	4313      	orrs	r3, r2
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	697a      	ldr	r2, [r7, #20]
 800ac06:	609a      	str	r2, [r3, #8]
}
 800ac08:	46c0      	nop			; (mov r8, r8)
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	b006      	add	sp, #24
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	ffff00ff 	.word	0xffff00ff

0800ac14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	223c      	movs	r2, #60	; 0x3c
 800ac22:	5c9b      	ldrb	r3, [r3, r2]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d101      	bne.n	800ac2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac28:	2302      	movs	r3, #2
 800ac2a:	e04f      	b.n	800accc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	223c      	movs	r2, #60	; 0x3c
 800ac30:	2101      	movs	r1, #1
 800ac32:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	223d      	movs	r2, #61	; 0x3d
 800ac38:	2102      	movs	r1, #2
 800ac3a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a20      	ldr	r2, [pc, #128]	; (800acd4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d108      	bne.n	800ac68 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	4a1f      	ldr	r2, [pc, #124]	; (800acd8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	2270      	movs	r2, #112	; 0x70
 800ac6c:	4393      	bics	r3, r2
 800ac6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68fa      	ldr	r2, [r7, #12]
 800ac76:	4313      	orrs	r3, r2
 800ac78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	68fa      	ldr	r2, [r7, #12]
 800ac80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4a13      	ldr	r2, [pc, #76]	; (800acd4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d009      	beq.n	800aca0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a12      	ldr	r2, [pc, #72]	; (800acdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d004      	beq.n	800aca0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a11      	ldr	r2, [pc, #68]	; (800ace0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d10c      	bne.n	800acba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	2280      	movs	r2, #128	; 0x80
 800aca4:	4393      	bics	r3, r2
 800aca6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	689b      	ldr	r3, [r3, #8]
 800acac:	68ba      	ldr	r2, [r7, #8]
 800acae:	4313      	orrs	r3, r2
 800acb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	68ba      	ldr	r2, [r7, #8]
 800acb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	223d      	movs	r2, #61	; 0x3d
 800acbe:	2101      	movs	r1, #1
 800acc0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	223c      	movs	r2, #60	; 0x3c
 800acc6:	2100      	movs	r1, #0
 800acc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	0018      	movs	r0, r3
 800acce:	46bd      	mov	sp, r7
 800acd0:	b004      	add	sp, #16
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	40012c00 	.word	0x40012c00
 800acd8:	ff0fffff 	.word	0xff0fffff
 800acdc:	40000400 	.word	0x40000400
 800ace0:	40014000 	.word	0x40014000

0800ace4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b082      	sub	sp, #8
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800acec:	46c0      	nop			; (mov r8, r8)
 800acee:	46bd      	mov	sp, r7
 800acf0:	b002      	add	sp, #8
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b082      	sub	sp, #8
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800acfc:	46c0      	nop			; (mov r8, r8)
 800acfe:	46bd      	mov	sp, r7
 800ad00:	b002      	add	sp, #8
 800ad02:	bd80      	pop	{r7, pc}

0800ad04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ad0c:	46c0      	nop			; (mov r8, r8)
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	b002      	add	sp, #8
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d101      	bne.n	800ad26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ad22:	2301      	movs	r3, #1
 800ad24:	e046      	b.n	800adb4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2288      	movs	r2, #136	; 0x88
 800ad2a:	589b      	ldr	r3, [r3, r2]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d107      	bne.n	800ad40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2284      	movs	r2, #132	; 0x84
 800ad34:	2100      	movs	r1, #0
 800ad36:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	0018      	movs	r0, r3
 800ad3c:	f7fa fe96 	bl	8005a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2288      	movs	r2, #136	; 0x88
 800ad44:	2124      	movs	r1, #36	; 0x24
 800ad46:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	681a      	ldr	r2, [r3, #0]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2101      	movs	r1, #1
 800ad54:	438a      	bics	r2, r1
 800ad56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	0018      	movs	r0, r3
 800ad5c:	f000 fb6a 	bl	800b434 <UART_SetConfig>
 800ad60:	0003      	movs	r3, r0
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d101      	bne.n	800ad6a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800ad66:	2301      	movs	r3, #1
 800ad68:	e024      	b.n	800adb4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d003      	beq.n	800ad7a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	0018      	movs	r0, r3
 800ad76:	f000 fd01 	bl	800b77c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	685a      	ldr	r2, [r3, #4]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	490d      	ldr	r1, [pc, #52]	; (800adbc <HAL_UART_Init+0xa8>)
 800ad86:	400a      	ands	r2, r1
 800ad88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	689a      	ldr	r2, [r3, #8]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	212a      	movs	r1, #42	; 0x2a
 800ad96:	438a      	bics	r2, r1
 800ad98:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	681a      	ldr	r2, [r3, #0]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	2101      	movs	r1, #1
 800ada6:	430a      	orrs	r2, r1
 800ada8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	0018      	movs	r0, r3
 800adae:	f000 fd99 	bl	800b8e4 <UART_CheckIdleState>
 800adb2:	0003      	movs	r3, r0
}
 800adb4:	0018      	movs	r0, r3
 800adb6:	46bd      	mov	sp, r7
 800adb8:	b002      	add	sp, #8
 800adba:	bd80      	pop	{r7, pc}
 800adbc:	ffffb7ff 	.word	0xffffb7ff

0800adc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800adc0:	b5b0      	push	{r4, r5, r7, lr}
 800adc2:	b0aa      	sub	sp, #168	; 0xa8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	69db      	ldr	r3, [r3, #28]
 800adce:	22a4      	movs	r2, #164	; 0xa4
 800add0:	18b9      	adds	r1, r7, r2
 800add2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	20a0      	movs	r0, #160	; 0xa0
 800addc:	1839      	adds	r1, r7, r0
 800adde:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	249c      	movs	r4, #156	; 0x9c
 800ade8:	1939      	adds	r1, r7, r4
 800adea:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800adec:	0011      	movs	r1, r2
 800adee:	18bb      	adds	r3, r7, r2
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4aa2      	ldr	r2, [pc, #648]	; (800b07c <HAL_UART_IRQHandler+0x2bc>)
 800adf4:	4013      	ands	r3, r2
 800adf6:	2298      	movs	r2, #152	; 0x98
 800adf8:	18bd      	adds	r5, r7, r2
 800adfa:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800adfc:	18bb      	adds	r3, r7, r2
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d11a      	bne.n	800ae3a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ae04:	187b      	adds	r3, r7, r1
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	2220      	movs	r2, #32
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	d015      	beq.n	800ae3a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ae0e:	183b      	adds	r3, r7, r0
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	2220      	movs	r2, #32
 800ae14:	4013      	ands	r3, r2
 800ae16:	d105      	bne.n	800ae24 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ae18:	193b      	adds	r3, r7, r4
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	2380      	movs	r3, #128	; 0x80
 800ae1e:	055b      	lsls	r3, r3, #21
 800ae20:	4013      	ands	r3, r2
 800ae22:	d00a      	beq.n	800ae3a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d100      	bne.n	800ae2e <HAL_UART_IRQHandler+0x6e>
 800ae2c:	e2dc      	b.n	800b3e8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	0010      	movs	r0, r2
 800ae36:	4798      	blx	r3
      }
      return;
 800ae38:	e2d6      	b.n	800b3e8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ae3a:	2398      	movs	r3, #152	; 0x98
 800ae3c:	18fb      	adds	r3, r7, r3
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d100      	bne.n	800ae46 <HAL_UART_IRQHandler+0x86>
 800ae44:	e122      	b.n	800b08c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ae46:	239c      	movs	r3, #156	; 0x9c
 800ae48:	18fb      	adds	r3, r7, r3
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4a8c      	ldr	r2, [pc, #560]	; (800b080 <HAL_UART_IRQHandler+0x2c0>)
 800ae4e:	4013      	ands	r3, r2
 800ae50:	d106      	bne.n	800ae60 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ae52:	23a0      	movs	r3, #160	; 0xa0
 800ae54:	18fb      	adds	r3, r7, r3
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a8a      	ldr	r2, [pc, #552]	; (800b084 <HAL_UART_IRQHandler+0x2c4>)
 800ae5a:	4013      	ands	r3, r2
 800ae5c:	d100      	bne.n	800ae60 <HAL_UART_IRQHandler+0xa0>
 800ae5e:	e115      	b.n	800b08c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ae60:	23a4      	movs	r3, #164	; 0xa4
 800ae62:	18fb      	adds	r3, r7, r3
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2201      	movs	r2, #1
 800ae68:	4013      	ands	r3, r2
 800ae6a:	d012      	beq.n	800ae92 <HAL_UART_IRQHandler+0xd2>
 800ae6c:	23a0      	movs	r3, #160	; 0xa0
 800ae6e:	18fb      	adds	r3, r7, r3
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	2380      	movs	r3, #128	; 0x80
 800ae74:	005b      	lsls	r3, r3, #1
 800ae76:	4013      	ands	r3, r2
 800ae78:	d00b      	beq.n	800ae92 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2290      	movs	r2, #144	; 0x90
 800ae86:	589b      	ldr	r3, [r3, r2]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2190      	movs	r1, #144	; 0x90
 800ae90:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae92:	23a4      	movs	r3, #164	; 0xa4
 800ae94:	18fb      	adds	r3, r7, r3
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2202      	movs	r2, #2
 800ae9a:	4013      	ands	r3, r2
 800ae9c:	d011      	beq.n	800aec2 <HAL_UART_IRQHandler+0x102>
 800ae9e:	239c      	movs	r3, #156	; 0x9c
 800aea0:	18fb      	adds	r3, r7, r3
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	2201      	movs	r2, #1
 800aea6:	4013      	ands	r3, r2
 800aea8:	d00b      	beq.n	800aec2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2202      	movs	r2, #2
 800aeb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2290      	movs	r2, #144	; 0x90
 800aeb6:	589b      	ldr	r3, [r3, r2]
 800aeb8:	2204      	movs	r2, #4
 800aeba:	431a      	orrs	r2, r3
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2190      	movs	r1, #144	; 0x90
 800aec0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aec2:	23a4      	movs	r3, #164	; 0xa4
 800aec4:	18fb      	adds	r3, r7, r3
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2204      	movs	r2, #4
 800aeca:	4013      	ands	r3, r2
 800aecc:	d011      	beq.n	800aef2 <HAL_UART_IRQHandler+0x132>
 800aece:	239c      	movs	r3, #156	; 0x9c
 800aed0:	18fb      	adds	r3, r7, r3
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2201      	movs	r2, #1
 800aed6:	4013      	ands	r3, r2
 800aed8:	d00b      	beq.n	800aef2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2204      	movs	r2, #4
 800aee0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2290      	movs	r2, #144	; 0x90
 800aee6:	589b      	ldr	r3, [r3, r2]
 800aee8:	2202      	movs	r2, #2
 800aeea:	431a      	orrs	r2, r3
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2190      	movs	r1, #144	; 0x90
 800aef0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aef2:	23a4      	movs	r3, #164	; 0xa4
 800aef4:	18fb      	adds	r3, r7, r3
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	2208      	movs	r2, #8
 800aefa:	4013      	ands	r3, r2
 800aefc:	d017      	beq.n	800af2e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aefe:	23a0      	movs	r3, #160	; 0xa0
 800af00:	18fb      	adds	r3, r7, r3
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	2220      	movs	r2, #32
 800af06:	4013      	ands	r3, r2
 800af08:	d105      	bne.n	800af16 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800af0a:	239c      	movs	r3, #156	; 0x9c
 800af0c:	18fb      	adds	r3, r7, r3
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a5b      	ldr	r2, [pc, #364]	; (800b080 <HAL_UART_IRQHandler+0x2c0>)
 800af12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800af14:	d00b      	beq.n	800af2e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	2208      	movs	r2, #8
 800af1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2290      	movs	r2, #144	; 0x90
 800af22:	589b      	ldr	r3, [r3, r2]
 800af24:	2208      	movs	r2, #8
 800af26:	431a      	orrs	r2, r3
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2190      	movs	r1, #144	; 0x90
 800af2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800af2e:	23a4      	movs	r3, #164	; 0xa4
 800af30:	18fb      	adds	r3, r7, r3
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	2380      	movs	r3, #128	; 0x80
 800af36:	011b      	lsls	r3, r3, #4
 800af38:	4013      	ands	r3, r2
 800af3a:	d013      	beq.n	800af64 <HAL_UART_IRQHandler+0x1a4>
 800af3c:	23a0      	movs	r3, #160	; 0xa0
 800af3e:	18fb      	adds	r3, r7, r3
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	2380      	movs	r3, #128	; 0x80
 800af44:	04db      	lsls	r3, r3, #19
 800af46:	4013      	ands	r3, r2
 800af48:	d00c      	beq.n	800af64 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2280      	movs	r2, #128	; 0x80
 800af50:	0112      	lsls	r2, r2, #4
 800af52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2290      	movs	r2, #144	; 0x90
 800af58:	589b      	ldr	r3, [r3, r2]
 800af5a:	2220      	movs	r2, #32
 800af5c:	431a      	orrs	r2, r3
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2190      	movs	r1, #144	; 0x90
 800af62:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2290      	movs	r2, #144	; 0x90
 800af68:	589b      	ldr	r3, [r3, r2]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d100      	bne.n	800af70 <HAL_UART_IRQHandler+0x1b0>
 800af6e:	e23d      	b.n	800b3ec <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800af70:	23a4      	movs	r3, #164	; 0xa4
 800af72:	18fb      	adds	r3, r7, r3
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2220      	movs	r2, #32
 800af78:	4013      	ands	r3, r2
 800af7a:	d015      	beq.n	800afa8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800af7c:	23a0      	movs	r3, #160	; 0xa0
 800af7e:	18fb      	adds	r3, r7, r3
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2220      	movs	r2, #32
 800af84:	4013      	ands	r3, r2
 800af86:	d106      	bne.n	800af96 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800af88:	239c      	movs	r3, #156	; 0x9c
 800af8a:	18fb      	adds	r3, r7, r3
 800af8c:	681a      	ldr	r2, [r3, #0]
 800af8e:	2380      	movs	r3, #128	; 0x80
 800af90:	055b      	lsls	r3, r3, #21
 800af92:	4013      	ands	r3, r2
 800af94:	d008      	beq.n	800afa8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d004      	beq.n	800afa8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	0010      	movs	r0, r2
 800afa6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2290      	movs	r2, #144	; 0x90
 800afac:	589b      	ldr	r3, [r3, r2]
 800afae:	2194      	movs	r1, #148	; 0x94
 800afb0:	187a      	adds	r2, r7, r1
 800afb2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	2240      	movs	r2, #64	; 0x40
 800afbc:	4013      	ands	r3, r2
 800afbe:	2b40      	cmp	r3, #64	; 0x40
 800afc0:	d004      	beq.n	800afcc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800afc2:	187b      	adds	r3, r7, r1
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	2228      	movs	r2, #40	; 0x28
 800afc8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800afca:	d04c      	beq.n	800b066 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	0018      	movs	r0, r3
 800afd0:	f000 fd9e 	bl	800bb10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	2240      	movs	r2, #64	; 0x40
 800afdc:	4013      	ands	r3, r2
 800afde:	2b40      	cmp	r3, #64	; 0x40
 800afe0:	d13c      	bne.n	800b05c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800afe2:	f3ef 8310 	mrs	r3, PRIMASK
 800afe6:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800afe8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afea:	2090      	movs	r0, #144	; 0x90
 800afec:	183a      	adds	r2, r7, r0
 800afee:	6013      	str	r3, [r2, #0]
 800aff0:	2301      	movs	r3, #1
 800aff2:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aff4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aff6:	f383 8810 	msr	PRIMASK, r3
}
 800affa:	46c0      	nop			; (mov r8, r8)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	689a      	ldr	r2, [r3, #8]
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2140      	movs	r1, #64	; 0x40
 800b008:	438a      	bics	r2, r1
 800b00a:	609a      	str	r2, [r3, #8]
 800b00c:	183b      	adds	r3, r7, r0
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b012:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b014:	f383 8810 	msr	PRIMASK, r3
}
 800b018:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2280      	movs	r2, #128	; 0x80
 800b01e:	589b      	ldr	r3, [r3, r2]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d016      	beq.n	800b052 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2280      	movs	r2, #128	; 0x80
 800b028:	589b      	ldr	r3, [r3, r2]
 800b02a:	4a17      	ldr	r2, [pc, #92]	; (800b088 <HAL_UART_IRQHandler+0x2c8>)
 800b02c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2280      	movs	r2, #128	; 0x80
 800b032:	589b      	ldr	r3, [r3, r2]
 800b034:	0018      	movs	r0, r3
 800b036:	f7fc fc59 	bl	80078ec <HAL_DMA_Abort_IT>
 800b03a:	1e03      	subs	r3, r0, #0
 800b03c:	d01c      	beq.n	800b078 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2280      	movs	r2, #128	; 0x80
 800b042:	589b      	ldr	r3, [r3, r2]
 800b044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	2180      	movs	r1, #128	; 0x80
 800b04a:	5852      	ldr	r2, [r2, r1]
 800b04c:	0010      	movs	r0, r2
 800b04e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b050:	e012      	b.n	800b078 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	0018      	movs	r0, r3
 800b056:	f000 f9d9 	bl	800b40c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b05a:	e00d      	b.n	800b078 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	0018      	movs	r0, r3
 800b060:	f000 f9d4 	bl	800b40c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b064:	e008      	b.n	800b078 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	0018      	movs	r0, r3
 800b06a:	f000 f9cf 	bl	800b40c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2290      	movs	r2, #144	; 0x90
 800b072:	2100      	movs	r1, #0
 800b074:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800b076:	e1b9      	b.n	800b3ec <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b078:	46c0      	nop			; (mov r8, r8)
    return;
 800b07a:	e1b7      	b.n	800b3ec <HAL_UART_IRQHandler+0x62c>
 800b07c:	0000080f 	.word	0x0000080f
 800b080:	10000001 	.word	0x10000001
 800b084:	04000120 	.word	0x04000120
 800b088:	0800bbdd 	.word	0x0800bbdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b090:	2b01      	cmp	r3, #1
 800b092:	d000      	beq.n	800b096 <HAL_UART_IRQHandler+0x2d6>
 800b094:	e13e      	b.n	800b314 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b096:	23a4      	movs	r3, #164	; 0xa4
 800b098:	18fb      	adds	r3, r7, r3
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2210      	movs	r2, #16
 800b09e:	4013      	ands	r3, r2
 800b0a0:	d100      	bne.n	800b0a4 <HAL_UART_IRQHandler+0x2e4>
 800b0a2:	e137      	b.n	800b314 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b0a4:	23a0      	movs	r3, #160	; 0xa0
 800b0a6:	18fb      	adds	r3, r7, r3
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	2210      	movs	r2, #16
 800b0ac:	4013      	ands	r3, r2
 800b0ae:	d100      	bne.n	800b0b2 <HAL_UART_IRQHandler+0x2f2>
 800b0b0:	e130      	b.n	800b314 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2210      	movs	r2, #16
 800b0b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	2240      	movs	r2, #64	; 0x40
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	2b40      	cmp	r3, #64	; 0x40
 800b0c6:	d000      	beq.n	800b0ca <HAL_UART_IRQHandler+0x30a>
 800b0c8:	e0a4      	b.n	800b214 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2280      	movs	r2, #128	; 0x80
 800b0ce:	589b      	ldr	r3, [r3, r2]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	217e      	movs	r1, #126	; 0x7e
 800b0d6:	187b      	adds	r3, r7, r1
 800b0d8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800b0da:	187b      	adds	r3, r7, r1
 800b0dc:	881b      	ldrh	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d100      	bne.n	800b0e4 <HAL_UART_IRQHandler+0x324>
 800b0e2:	e185      	b.n	800b3f0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	225c      	movs	r2, #92	; 0x5c
 800b0e8:	5a9b      	ldrh	r3, [r3, r2]
 800b0ea:	187a      	adds	r2, r7, r1
 800b0ec:	8812      	ldrh	r2, [r2, #0]
 800b0ee:	429a      	cmp	r2, r3
 800b0f0:	d300      	bcc.n	800b0f4 <HAL_UART_IRQHandler+0x334>
 800b0f2:	e17d      	b.n	800b3f0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	187a      	adds	r2, r7, r1
 800b0f8:	215e      	movs	r1, #94	; 0x5e
 800b0fa:	8812      	ldrh	r2, [r2, #0]
 800b0fc:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2280      	movs	r2, #128	; 0x80
 800b102:	589b      	ldr	r3, [r3, r2]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2220      	movs	r2, #32
 800b10a:	4013      	ands	r3, r2
 800b10c:	d170      	bne.n	800b1f0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b10e:	f3ef 8310 	mrs	r3, PRIMASK
 800b112:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800b114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b116:	67bb      	str	r3, [r7, #120]	; 0x78
 800b118:	2301      	movs	r3, #1
 800b11a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b11c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b11e:	f383 8810 	msr	PRIMASK, r3
}
 800b122:	46c0      	nop			; (mov r8, r8)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	49b4      	ldr	r1, [pc, #720]	; (800b400 <HAL_UART_IRQHandler+0x640>)
 800b130:	400a      	ands	r2, r1
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b136:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b13a:	f383 8810 	msr	PRIMASK, r3
}
 800b13e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b140:	f3ef 8310 	mrs	r3, PRIMASK
 800b144:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800b146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b148:	677b      	str	r3, [r7, #116]	; 0x74
 800b14a:	2301      	movs	r3, #1
 800b14c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b14e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b150:	f383 8810 	msr	PRIMASK, r3
}
 800b154:	46c0      	nop			; (mov r8, r8)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	689a      	ldr	r2, [r3, #8]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2101      	movs	r1, #1
 800b162:	438a      	bics	r2, r1
 800b164:	609a      	str	r2, [r3, #8]
 800b166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b168:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b16a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b16c:	f383 8810 	msr	PRIMASK, r3
}
 800b170:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b172:	f3ef 8310 	mrs	r3, PRIMASK
 800b176:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800b178:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b17a:	673b      	str	r3, [r7, #112]	; 0x70
 800b17c:	2301      	movs	r3, #1
 800b17e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b182:	f383 8810 	msr	PRIMASK, r3
}
 800b186:	46c0      	nop			; (mov r8, r8)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	689a      	ldr	r2, [r3, #8]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2140      	movs	r1, #64	; 0x40
 800b194:	438a      	bics	r2, r1
 800b196:	609a      	str	r2, [r3, #8]
 800b198:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b19a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b19c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b19e:	f383 8810 	msr	PRIMASK, r3
}
 800b1a2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	228c      	movs	r2, #140	; 0x8c
 800b1a8:	2120      	movs	r1, #32
 800b1aa:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1b2:	f3ef 8310 	mrs	r3, PRIMASK
 800b1b6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800b1b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b1bc:	2301      	movs	r3, #1
 800b1be:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b1c2:	f383 8810 	msr	PRIMASK, r3
}
 800b1c6:	46c0      	nop			; (mov r8, r8)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2110      	movs	r1, #16
 800b1d4:	438a      	bics	r2, r1
 800b1d6:	601a      	str	r2, [r3, #0]
 800b1d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b1da:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b1de:	f383 8810 	msr	PRIMASK, r3
}
 800b1e2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2280      	movs	r2, #128	; 0x80
 800b1e8:	589b      	ldr	r3, [r3, r2]
 800b1ea:	0018      	movs	r0, r3
 800b1ec:	f7fc fb1c 	bl	8007828 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2202      	movs	r2, #2
 800b1f4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	225c      	movs	r2, #92	; 0x5c
 800b1fa:	5a9a      	ldrh	r2, [r3, r2]
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	215e      	movs	r1, #94	; 0x5e
 800b200:	5a5b      	ldrh	r3, [r3, r1]
 800b202:	b29b      	uxth	r3, r3
 800b204:	1ad3      	subs	r3, r2, r3
 800b206:	b29a      	uxth	r2, r3
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	0011      	movs	r1, r2
 800b20c:	0018      	movs	r0, r3
 800b20e:	f000 f905 	bl	800b41c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b212:	e0ed      	b.n	800b3f0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	225c      	movs	r2, #92	; 0x5c
 800b218:	5a99      	ldrh	r1, [r3, r2]
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	225e      	movs	r2, #94	; 0x5e
 800b21e:	5a9b      	ldrh	r3, [r3, r2]
 800b220:	b29a      	uxth	r2, r3
 800b222:	208e      	movs	r0, #142	; 0x8e
 800b224:	183b      	adds	r3, r7, r0
 800b226:	1a8a      	subs	r2, r1, r2
 800b228:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	225e      	movs	r2, #94	; 0x5e
 800b22e:	5a9b      	ldrh	r3, [r3, r2]
 800b230:	b29b      	uxth	r3, r3
 800b232:	2b00      	cmp	r3, #0
 800b234:	d100      	bne.n	800b238 <HAL_UART_IRQHandler+0x478>
 800b236:	e0dd      	b.n	800b3f4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800b238:	183b      	adds	r3, r7, r0
 800b23a:	881b      	ldrh	r3, [r3, #0]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d100      	bne.n	800b242 <HAL_UART_IRQHandler+0x482>
 800b240:	e0d8      	b.n	800b3f4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b242:	f3ef 8310 	mrs	r3, PRIMASK
 800b246:	60fb      	str	r3, [r7, #12]
  return(result);
 800b248:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b24a:	2488      	movs	r4, #136	; 0x88
 800b24c:	193a      	adds	r2, r7, r4
 800b24e:	6013      	str	r3, [r2, #0]
 800b250:	2301      	movs	r3, #1
 800b252:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	f383 8810 	msr	PRIMASK, r3
}
 800b25a:	46c0      	nop			; (mov r8, r8)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4967      	ldr	r1, [pc, #412]	; (800b404 <HAL_UART_IRQHandler+0x644>)
 800b268:	400a      	ands	r2, r1
 800b26a:	601a      	str	r2, [r3, #0]
 800b26c:	193b      	adds	r3, r7, r4
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	f383 8810 	msr	PRIMASK, r3
}
 800b278:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b27a:	f3ef 8310 	mrs	r3, PRIMASK
 800b27e:	61bb      	str	r3, [r7, #24]
  return(result);
 800b280:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b282:	2484      	movs	r4, #132	; 0x84
 800b284:	193a      	adds	r2, r7, r4
 800b286:	6013      	str	r3, [r2, #0]
 800b288:	2301      	movs	r3, #1
 800b28a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b28c:	69fb      	ldr	r3, [r7, #28]
 800b28e:	f383 8810 	msr	PRIMASK, r3
}
 800b292:	46c0      	nop			; (mov r8, r8)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	689a      	ldr	r2, [r3, #8]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	495a      	ldr	r1, [pc, #360]	; (800b408 <HAL_UART_IRQHandler+0x648>)
 800b2a0:	400a      	ands	r2, r1
 800b2a2:	609a      	str	r2, [r3, #8]
 800b2a4:	193b      	adds	r3, r7, r4
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2aa:	6a3b      	ldr	r3, [r7, #32]
 800b2ac:	f383 8810 	msr	PRIMASK, r3
}
 800b2b0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	228c      	movs	r2, #140	; 0x8c
 800b2b6:	2120      	movs	r1, #32
 800b2b8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b2c6:	f3ef 8310 	mrs	r3, PRIMASK
 800b2ca:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800b2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2ce:	2480      	movs	r4, #128	; 0x80
 800b2d0:	193a      	adds	r2, r7, r4
 800b2d2:	6013      	str	r3, [r2, #0]
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2da:	f383 8810 	msr	PRIMASK, r3
}
 800b2de:	46c0      	nop			; (mov r8, r8)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	681a      	ldr	r2, [r3, #0]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	2110      	movs	r1, #16
 800b2ec:	438a      	bics	r2, r1
 800b2ee:	601a      	str	r2, [r3, #0]
 800b2f0:	193b      	adds	r3, r7, r4
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2f8:	f383 8810 	msr	PRIMASK, r3
}
 800b2fc:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2202      	movs	r2, #2
 800b302:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b304:	183b      	adds	r3, r7, r0
 800b306:	881a      	ldrh	r2, [r3, #0]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	0011      	movs	r1, r2
 800b30c:	0018      	movs	r0, r3
 800b30e:	f000 f885 	bl	800b41c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b312:	e06f      	b.n	800b3f4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b314:	23a4      	movs	r3, #164	; 0xa4
 800b316:	18fb      	adds	r3, r7, r3
 800b318:	681a      	ldr	r2, [r3, #0]
 800b31a:	2380      	movs	r3, #128	; 0x80
 800b31c:	035b      	lsls	r3, r3, #13
 800b31e:	4013      	ands	r3, r2
 800b320:	d010      	beq.n	800b344 <HAL_UART_IRQHandler+0x584>
 800b322:	239c      	movs	r3, #156	; 0x9c
 800b324:	18fb      	adds	r3, r7, r3
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	2380      	movs	r3, #128	; 0x80
 800b32a:	03db      	lsls	r3, r3, #15
 800b32c:	4013      	ands	r3, r2
 800b32e:	d009      	beq.n	800b344 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2280      	movs	r2, #128	; 0x80
 800b336:	0352      	lsls	r2, r2, #13
 800b338:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	0018      	movs	r0, r3
 800b33e:	f000 fc90 	bl	800bc62 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b342:	e05a      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b344:	23a4      	movs	r3, #164	; 0xa4
 800b346:	18fb      	adds	r3, r7, r3
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2280      	movs	r2, #128	; 0x80
 800b34c:	4013      	ands	r3, r2
 800b34e:	d016      	beq.n	800b37e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b350:	23a0      	movs	r3, #160	; 0xa0
 800b352:	18fb      	adds	r3, r7, r3
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	2280      	movs	r2, #128	; 0x80
 800b358:	4013      	ands	r3, r2
 800b35a:	d106      	bne.n	800b36a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b35c:	239c      	movs	r3, #156	; 0x9c
 800b35e:	18fb      	adds	r3, r7, r3
 800b360:	681a      	ldr	r2, [r3, #0]
 800b362:	2380      	movs	r3, #128	; 0x80
 800b364:	041b      	lsls	r3, r3, #16
 800b366:	4013      	ands	r3, r2
 800b368:	d009      	beq.n	800b37e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d042      	beq.n	800b3f8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	0010      	movs	r0, r2
 800b37a:	4798      	blx	r3
    }
    return;
 800b37c:	e03c      	b.n	800b3f8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b37e:	23a4      	movs	r3, #164	; 0xa4
 800b380:	18fb      	adds	r3, r7, r3
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	2240      	movs	r2, #64	; 0x40
 800b386:	4013      	ands	r3, r2
 800b388:	d00a      	beq.n	800b3a0 <HAL_UART_IRQHandler+0x5e0>
 800b38a:	23a0      	movs	r3, #160	; 0xa0
 800b38c:	18fb      	adds	r3, r7, r3
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2240      	movs	r2, #64	; 0x40
 800b392:	4013      	ands	r3, r2
 800b394:	d004      	beq.n	800b3a0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	0018      	movs	r0, r3
 800b39a:	f000 fc36 	bl	800bc0a <UART_EndTransmit_IT>
    return;
 800b39e:	e02c      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b3a0:	23a4      	movs	r3, #164	; 0xa4
 800b3a2:	18fb      	adds	r3, r7, r3
 800b3a4:	681a      	ldr	r2, [r3, #0]
 800b3a6:	2380      	movs	r3, #128	; 0x80
 800b3a8:	041b      	lsls	r3, r3, #16
 800b3aa:	4013      	ands	r3, r2
 800b3ac:	d00b      	beq.n	800b3c6 <HAL_UART_IRQHandler+0x606>
 800b3ae:	23a0      	movs	r3, #160	; 0xa0
 800b3b0:	18fb      	adds	r3, r7, r3
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	2380      	movs	r3, #128	; 0x80
 800b3b6:	05db      	lsls	r3, r3, #23
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	d004      	beq.n	800b3c6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	0018      	movs	r0, r3
 800b3c0:	f000 fc5f 	bl	800bc82 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b3c4:	e019      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b3c6:	23a4      	movs	r3, #164	; 0xa4
 800b3c8:	18fb      	adds	r3, r7, r3
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	2380      	movs	r3, #128	; 0x80
 800b3ce:	045b      	lsls	r3, r3, #17
 800b3d0:	4013      	ands	r3, r2
 800b3d2:	d012      	beq.n	800b3fa <HAL_UART_IRQHandler+0x63a>
 800b3d4:	23a0      	movs	r3, #160	; 0xa0
 800b3d6:	18fb      	adds	r3, r7, r3
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	da0d      	bge.n	800b3fa <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	0018      	movs	r0, r3
 800b3e2:	f000 fc46 	bl	800bc72 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b3e6:	e008      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
      return;
 800b3e8:	46c0      	nop			; (mov r8, r8)
 800b3ea:	e006      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
    return;
 800b3ec:	46c0      	nop			; (mov r8, r8)
 800b3ee:	e004      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
      return;
 800b3f0:	46c0      	nop			; (mov r8, r8)
 800b3f2:	e002      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
      return;
 800b3f4:	46c0      	nop			; (mov r8, r8)
 800b3f6:	e000      	b.n	800b3fa <HAL_UART_IRQHandler+0x63a>
    return;
 800b3f8:	46c0      	nop			; (mov r8, r8)
  }
}
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	b02a      	add	sp, #168	; 0xa8
 800b3fe:	bdb0      	pop	{r4, r5, r7, pc}
 800b400:	fffffeff 	.word	0xfffffeff
 800b404:	fffffedf 	.word	0xfffffedf
 800b408:	effffffe 	.word	0xeffffffe

0800b40c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b414:	46c0      	nop			; (mov r8, r8)
 800b416:	46bd      	mov	sp, r7
 800b418:	b002      	add	sp, #8
 800b41a:	bd80      	pop	{r7, pc}

0800b41c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	000a      	movs	r2, r1
 800b426:	1cbb      	adds	r3, r7, #2
 800b428:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b42a:	46c0      	nop			; (mov r8, r8)
 800b42c:	46bd      	mov	sp, r7
 800b42e:	b002      	add	sp, #8
 800b430:	bd80      	pop	{r7, pc}
	...

0800b434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b088      	sub	sp, #32
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b43c:	231a      	movs	r3, #26
 800b43e:	18fb      	adds	r3, r7, r3
 800b440:	2200      	movs	r2, #0
 800b442:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	689a      	ldr	r2, [r3, #8]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	691b      	ldr	r3, [r3, #16]
 800b44c:	431a      	orrs	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	695b      	ldr	r3, [r3, #20]
 800b452:	431a      	orrs	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	69db      	ldr	r3, [r3, #28]
 800b458:	4313      	orrs	r3, r2
 800b45a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4abc      	ldr	r2, [pc, #752]	; (800b754 <UART_SetConfig+0x320>)
 800b464:	4013      	ands	r3, r2
 800b466:	0019      	movs	r1, r3
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	69fa      	ldr	r2, [r7, #28]
 800b46e:	430a      	orrs	r2, r1
 800b470:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	4ab7      	ldr	r2, [pc, #732]	; (800b758 <UART_SetConfig+0x324>)
 800b47a:	4013      	ands	r3, r2
 800b47c:	0019      	movs	r1, r3
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	68da      	ldr	r2, [r3, #12]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	430a      	orrs	r2, r1
 800b488:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	699b      	ldr	r3, [r3, #24]
 800b48e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6a1b      	ldr	r3, [r3, #32]
 800b494:	69fa      	ldr	r2, [r7, #28]
 800b496:	4313      	orrs	r3, r2
 800b498:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	4aae      	ldr	r2, [pc, #696]	; (800b75c <UART_SetConfig+0x328>)
 800b4a2:	4013      	ands	r3, r2
 800b4a4:	0019      	movs	r1, r3
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	69fa      	ldr	r2, [r7, #28]
 800b4ac:	430a      	orrs	r2, r1
 800b4ae:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4b6:	220f      	movs	r2, #15
 800b4b8:	4393      	bics	r3, r2
 800b4ba:	0019      	movs	r1, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	430a      	orrs	r2, r1
 800b4c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4aa4      	ldr	r2, [pc, #656]	; (800b760 <UART_SetConfig+0x32c>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d127      	bne.n	800b522 <UART_SetConfig+0xee>
 800b4d2:	4ba4      	ldr	r3, [pc, #656]	; (800b764 <UART_SetConfig+0x330>)
 800b4d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4d6:	2203      	movs	r2, #3
 800b4d8:	4013      	ands	r3, r2
 800b4da:	2b03      	cmp	r3, #3
 800b4dc:	d017      	beq.n	800b50e <UART_SetConfig+0xda>
 800b4de:	d81b      	bhi.n	800b518 <UART_SetConfig+0xe4>
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d00a      	beq.n	800b4fa <UART_SetConfig+0xc6>
 800b4e4:	d818      	bhi.n	800b518 <UART_SetConfig+0xe4>
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d002      	beq.n	800b4f0 <UART_SetConfig+0xbc>
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d00a      	beq.n	800b504 <UART_SetConfig+0xd0>
 800b4ee:	e013      	b.n	800b518 <UART_SetConfig+0xe4>
 800b4f0:	231b      	movs	r3, #27
 800b4f2:	18fb      	adds	r3, r7, r3
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	701a      	strb	r2, [r3, #0]
 800b4f8:	e058      	b.n	800b5ac <UART_SetConfig+0x178>
 800b4fa:	231b      	movs	r3, #27
 800b4fc:	18fb      	adds	r3, r7, r3
 800b4fe:	2202      	movs	r2, #2
 800b500:	701a      	strb	r2, [r3, #0]
 800b502:	e053      	b.n	800b5ac <UART_SetConfig+0x178>
 800b504:	231b      	movs	r3, #27
 800b506:	18fb      	adds	r3, r7, r3
 800b508:	2204      	movs	r2, #4
 800b50a:	701a      	strb	r2, [r3, #0]
 800b50c:	e04e      	b.n	800b5ac <UART_SetConfig+0x178>
 800b50e:	231b      	movs	r3, #27
 800b510:	18fb      	adds	r3, r7, r3
 800b512:	2208      	movs	r2, #8
 800b514:	701a      	strb	r2, [r3, #0]
 800b516:	e049      	b.n	800b5ac <UART_SetConfig+0x178>
 800b518:	231b      	movs	r3, #27
 800b51a:	18fb      	adds	r3, r7, r3
 800b51c:	2210      	movs	r2, #16
 800b51e:	701a      	strb	r2, [r3, #0]
 800b520:	e044      	b.n	800b5ac <UART_SetConfig+0x178>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a90      	ldr	r2, [pc, #576]	; (800b768 <UART_SetConfig+0x334>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d127      	bne.n	800b57c <UART_SetConfig+0x148>
 800b52c:	4b8d      	ldr	r3, [pc, #564]	; (800b764 <UART_SetConfig+0x330>)
 800b52e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b530:	220c      	movs	r2, #12
 800b532:	4013      	ands	r3, r2
 800b534:	2b0c      	cmp	r3, #12
 800b536:	d017      	beq.n	800b568 <UART_SetConfig+0x134>
 800b538:	d81b      	bhi.n	800b572 <UART_SetConfig+0x13e>
 800b53a:	2b08      	cmp	r3, #8
 800b53c:	d00a      	beq.n	800b554 <UART_SetConfig+0x120>
 800b53e:	d818      	bhi.n	800b572 <UART_SetConfig+0x13e>
 800b540:	2b00      	cmp	r3, #0
 800b542:	d002      	beq.n	800b54a <UART_SetConfig+0x116>
 800b544:	2b04      	cmp	r3, #4
 800b546:	d00a      	beq.n	800b55e <UART_SetConfig+0x12a>
 800b548:	e013      	b.n	800b572 <UART_SetConfig+0x13e>
 800b54a:	231b      	movs	r3, #27
 800b54c:	18fb      	adds	r3, r7, r3
 800b54e:	2200      	movs	r2, #0
 800b550:	701a      	strb	r2, [r3, #0]
 800b552:	e02b      	b.n	800b5ac <UART_SetConfig+0x178>
 800b554:	231b      	movs	r3, #27
 800b556:	18fb      	adds	r3, r7, r3
 800b558:	2202      	movs	r2, #2
 800b55a:	701a      	strb	r2, [r3, #0]
 800b55c:	e026      	b.n	800b5ac <UART_SetConfig+0x178>
 800b55e:	231b      	movs	r3, #27
 800b560:	18fb      	adds	r3, r7, r3
 800b562:	2204      	movs	r2, #4
 800b564:	701a      	strb	r2, [r3, #0]
 800b566:	e021      	b.n	800b5ac <UART_SetConfig+0x178>
 800b568:	231b      	movs	r3, #27
 800b56a:	18fb      	adds	r3, r7, r3
 800b56c:	2208      	movs	r2, #8
 800b56e:	701a      	strb	r2, [r3, #0]
 800b570:	e01c      	b.n	800b5ac <UART_SetConfig+0x178>
 800b572:	231b      	movs	r3, #27
 800b574:	18fb      	adds	r3, r7, r3
 800b576:	2210      	movs	r2, #16
 800b578:	701a      	strb	r2, [r3, #0]
 800b57a:	e017      	b.n	800b5ac <UART_SetConfig+0x178>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a7a      	ldr	r2, [pc, #488]	; (800b76c <UART_SetConfig+0x338>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d104      	bne.n	800b590 <UART_SetConfig+0x15c>
 800b586:	231b      	movs	r3, #27
 800b588:	18fb      	adds	r3, r7, r3
 800b58a:	2200      	movs	r2, #0
 800b58c:	701a      	strb	r2, [r3, #0]
 800b58e:	e00d      	b.n	800b5ac <UART_SetConfig+0x178>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4a76      	ldr	r2, [pc, #472]	; (800b770 <UART_SetConfig+0x33c>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d104      	bne.n	800b5a4 <UART_SetConfig+0x170>
 800b59a:	231b      	movs	r3, #27
 800b59c:	18fb      	adds	r3, r7, r3
 800b59e:	2200      	movs	r2, #0
 800b5a0:	701a      	strb	r2, [r3, #0]
 800b5a2:	e003      	b.n	800b5ac <UART_SetConfig+0x178>
 800b5a4:	231b      	movs	r3, #27
 800b5a6:	18fb      	adds	r3, r7, r3
 800b5a8:	2210      	movs	r2, #16
 800b5aa:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	69da      	ldr	r2, [r3, #28]
 800b5b0:	2380      	movs	r3, #128	; 0x80
 800b5b2:	021b      	lsls	r3, r3, #8
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d000      	beq.n	800b5ba <UART_SetConfig+0x186>
 800b5b8:	e065      	b.n	800b686 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800b5ba:	231b      	movs	r3, #27
 800b5bc:	18fb      	adds	r3, r7, r3
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	2b08      	cmp	r3, #8
 800b5c2:	d015      	beq.n	800b5f0 <UART_SetConfig+0x1bc>
 800b5c4:	dc18      	bgt.n	800b5f8 <UART_SetConfig+0x1c4>
 800b5c6:	2b04      	cmp	r3, #4
 800b5c8:	d00d      	beq.n	800b5e6 <UART_SetConfig+0x1b2>
 800b5ca:	dc15      	bgt.n	800b5f8 <UART_SetConfig+0x1c4>
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d002      	beq.n	800b5d6 <UART_SetConfig+0x1a2>
 800b5d0:	2b02      	cmp	r3, #2
 800b5d2:	d005      	beq.n	800b5e0 <UART_SetConfig+0x1ac>
 800b5d4:	e010      	b.n	800b5f8 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5d6:	f7fe f999 	bl	800990c <HAL_RCC_GetPCLK1Freq>
 800b5da:	0003      	movs	r3, r0
 800b5dc:	617b      	str	r3, [r7, #20]
        break;
 800b5de:	e012      	b.n	800b606 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b5e0:	4b64      	ldr	r3, [pc, #400]	; (800b774 <UART_SetConfig+0x340>)
 800b5e2:	617b      	str	r3, [r7, #20]
        break;
 800b5e4:	e00f      	b.n	800b606 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b5e6:	f7fe f905 	bl	80097f4 <HAL_RCC_GetSysClockFreq>
 800b5ea:	0003      	movs	r3, r0
 800b5ec:	617b      	str	r3, [r7, #20]
        break;
 800b5ee:	e00a      	b.n	800b606 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b5f0:	2380      	movs	r3, #128	; 0x80
 800b5f2:	021b      	lsls	r3, r3, #8
 800b5f4:	617b      	str	r3, [r7, #20]
        break;
 800b5f6:	e006      	b.n	800b606 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800b5fc:	231a      	movs	r3, #26
 800b5fe:	18fb      	adds	r3, r7, r3
 800b600:	2201      	movs	r2, #1
 800b602:	701a      	strb	r2, [r3, #0]
        break;
 800b604:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d100      	bne.n	800b60e <UART_SetConfig+0x1da>
 800b60c:	e08d      	b.n	800b72a <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b612:	4b59      	ldr	r3, [pc, #356]	; (800b778 <UART_SetConfig+0x344>)
 800b614:	0052      	lsls	r2, r2, #1
 800b616:	5ad3      	ldrh	r3, [r2, r3]
 800b618:	0019      	movs	r1, r3
 800b61a:	6978      	ldr	r0, [r7, #20]
 800b61c:	f7f4 fd8c 	bl	8000138 <__udivsi3>
 800b620:	0003      	movs	r3, r0
 800b622:	005a      	lsls	r2, r3, #1
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	085b      	lsrs	r3, r3, #1
 800b62a:	18d2      	adds	r2, r2, r3
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	0019      	movs	r1, r3
 800b632:	0010      	movs	r0, r2
 800b634:	f7f4 fd80 	bl	8000138 <__udivsi3>
 800b638:	0003      	movs	r3, r0
 800b63a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	2b0f      	cmp	r3, #15
 800b640:	d91c      	bls.n	800b67c <UART_SetConfig+0x248>
 800b642:	693a      	ldr	r2, [r7, #16]
 800b644:	2380      	movs	r3, #128	; 0x80
 800b646:	025b      	lsls	r3, r3, #9
 800b648:	429a      	cmp	r2, r3
 800b64a:	d217      	bcs.n	800b67c <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	b29a      	uxth	r2, r3
 800b650:	200e      	movs	r0, #14
 800b652:	183b      	adds	r3, r7, r0
 800b654:	210f      	movs	r1, #15
 800b656:	438a      	bics	r2, r1
 800b658:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	085b      	lsrs	r3, r3, #1
 800b65e:	b29b      	uxth	r3, r3
 800b660:	2207      	movs	r2, #7
 800b662:	4013      	ands	r3, r2
 800b664:	b299      	uxth	r1, r3
 800b666:	183b      	adds	r3, r7, r0
 800b668:	183a      	adds	r2, r7, r0
 800b66a:	8812      	ldrh	r2, [r2, #0]
 800b66c:	430a      	orrs	r2, r1
 800b66e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	183a      	adds	r2, r7, r0
 800b676:	8812      	ldrh	r2, [r2, #0]
 800b678:	60da      	str	r2, [r3, #12]
 800b67a:	e056      	b.n	800b72a <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800b67c:	231a      	movs	r3, #26
 800b67e:	18fb      	adds	r3, r7, r3
 800b680:	2201      	movs	r2, #1
 800b682:	701a      	strb	r2, [r3, #0]
 800b684:	e051      	b.n	800b72a <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b686:	231b      	movs	r3, #27
 800b688:	18fb      	adds	r3, r7, r3
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	2b08      	cmp	r3, #8
 800b68e:	d015      	beq.n	800b6bc <UART_SetConfig+0x288>
 800b690:	dc18      	bgt.n	800b6c4 <UART_SetConfig+0x290>
 800b692:	2b04      	cmp	r3, #4
 800b694:	d00d      	beq.n	800b6b2 <UART_SetConfig+0x27e>
 800b696:	dc15      	bgt.n	800b6c4 <UART_SetConfig+0x290>
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d002      	beq.n	800b6a2 <UART_SetConfig+0x26e>
 800b69c:	2b02      	cmp	r3, #2
 800b69e:	d005      	beq.n	800b6ac <UART_SetConfig+0x278>
 800b6a0:	e010      	b.n	800b6c4 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b6a2:	f7fe f933 	bl	800990c <HAL_RCC_GetPCLK1Freq>
 800b6a6:	0003      	movs	r3, r0
 800b6a8:	617b      	str	r3, [r7, #20]
        break;
 800b6aa:	e012      	b.n	800b6d2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b6ac:	4b31      	ldr	r3, [pc, #196]	; (800b774 <UART_SetConfig+0x340>)
 800b6ae:	617b      	str	r3, [r7, #20]
        break;
 800b6b0:	e00f      	b.n	800b6d2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b6b2:	f7fe f89f 	bl	80097f4 <HAL_RCC_GetSysClockFreq>
 800b6b6:	0003      	movs	r3, r0
 800b6b8:	617b      	str	r3, [r7, #20]
        break;
 800b6ba:	e00a      	b.n	800b6d2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6bc:	2380      	movs	r3, #128	; 0x80
 800b6be:	021b      	lsls	r3, r3, #8
 800b6c0:	617b      	str	r3, [r7, #20]
        break;
 800b6c2:	e006      	b.n	800b6d2 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800b6c8:	231a      	movs	r3, #26
 800b6ca:	18fb      	adds	r3, r7, r3
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	701a      	strb	r2, [r3, #0]
        break;
 800b6d0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d028      	beq.n	800b72a <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b6dc:	4b26      	ldr	r3, [pc, #152]	; (800b778 <UART_SetConfig+0x344>)
 800b6de:	0052      	lsls	r2, r2, #1
 800b6e0:	5ad3      	ldrh	r3, [r2, r3]
 800b6e2:	0019      	movs	r1, r3
 800b6e4:	6978      	ldr	r0, [r7, #20]
 800b6e6:	f7f4 fd27 	bl	8000138 <__udivsi3>
 800b6ea:	0003      	movs	r3, r0
 800b6ec:	001a      	movs	r2, r3
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	085b      	lsrs	r3, r3, #1
 800b6f4:	18d2      	adds	r2, r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	685b      	ldr	r3, [r3, #4]
 800b6fa:	0019      	movs	r1, r3
 800b6fc:	0010      	movs	r0, r2
 800b6fe:	f7f4 fd1b 	bl	8000138 <__udivsi3>
 800b702:	0003      	movs	r3, r0
 800b704:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	2b0f      	cmp	r3, #15
 800b70a:	d90a      	bls.n	800b722 <UART_SetConfig+0x2ee>
 800b70c:	693a      	ldr	r2, [r7, #16]
 800b70e:	2380      	movs	r3, #128	; 0x80
 800b710:	025b      	lsls	r3, r3, #9
 800b712:	429a      	cmp	r2, r3
 800b714:	d205      	bcs.n	800b722 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b716:	693b      	ldr	r3, [r7, #16]
 800b718:	b29a      	uxth	r2, r3
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	60da      	str	r2, [r3, #12]
 800b720:	e003      	b.n	800b72a <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800b722:	231a      	movs	r3, #26
 800b724:	18fb      	adds	r3, r7, r3
 800b726:	2201      	movs	r2, #1
 800b728:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	226a      	movs	r2, #106	; 0x6a
 800b72e:	2101      	movs	r1, #1
 800b730:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2268      	movs	r2, #104	; 0x68
 800b736:	2101      	movs	r1, #1
 800b738:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800b746:	231a      	movs	r3, #26
 800b748:	18fb      	adds	r3, r7, r3
 800b74a:	781b      	ldrb	r3, [r3, #0]
}
 800b74c:	0018      	movs	r0, r3
 800b74e:	46bd      	mov	sp, r7
 800b750:	b008      	add	sp, #32
 800b752:	bd80      	pop	{r7, pc}
 800b754:	cfff69f3 	.word	0xcfff69f3
 800b758:	ffffcfff 	.word	0xffffcfff
 800b75c:	11fff4ff 	.word	0x11fff4ff
 800b760:	40013800 	.word	0x40013800
 800b764:	40021000 	.word	0x40021000
 800b768:	40004400 	.word	0x40004400
 800b76c:	40004800 	.word	0x40004800
 800b770:	40004c00 	.word	0x40004c00
 800b774:	00f42400 	.word	0x00f42400
 800b778:	0800f2e8 	.word	0x0800f2e8

0800b77c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b082      	sub	sp, #8
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b788:	2201      	movs	r2, #1
 800b78a:	4013      	ands	r3, r2
 800b78c:	d00b      	beq.n	800b7a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	4a4a      	ldr	r2, [pc, #296]	; (800b8c0 <UART_AdvFeatureConfig+0x144>)
 800b796:	4013      	ands	r3, r2
 800b798:	0019      	movs	r1, r3
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	430a      	orrs	r2, r1
 800b7a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7aa:	2202      	movs	r2, #2
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	d00b      	beq.n	800b7c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	4a43      	ldr	r2, [pc, #268]	; (800b8c4 <UART_AdvFeatureConfig+0x148>)
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	0019      	movs	r1, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	430a      	orrs	r2, r1
 800b7c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7cc:	2204      	movs	r2, #4
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	d00b      	beq.n	800b7ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	4a3b      	ldr	r2, [pc, #236]	; (800b8c8 <UART_AdvFeatureConfig+0x14c>)
 800b7da:	4013      	ands	r3, r2
 800b7dc:	0019      	movs	r1, r3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7ee:	2208      	movs	r2, #8
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	d00b      	beq.n	800b80c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	4a34      	ldr	r2, [pc, #208]	; (800b8cc <UART_AdvFeatureConfig+0x150>)
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	0019      	movs	r1, r3
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	430a      	orrs	r2, r1
 800b80a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b810:	2210      	movs	r2, #16
 800b812:	4013      	ands	r3, r2
 800b814:	d00b      	beq.n	800b82e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	689b      	ldr	r3, [r3, #8]
 800b81c:	4a2c      	ldr	r2, [pc, #176]	; (800b8d0 <UART_AdvFeatureConfig+0x154>)
 800b81e:	4013      	ands	r3, r2
 800b820:	0019      	movs	r1, r3
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	430a      	orrs	r2, r1
 800b82c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b832:	2220      	movs	r2, #32
 800b834:	4013      	ands	r3, r2
 800b836:	d00b      	beq.n	800b850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	4a25      	ldr	r2, [pc, #148]	; (800b8d4 <UART_AdvFeatureConfig+0x158>)
 800b840:	4013      	ands	r3, r2
 800b842:	0019      	movs	r1, r3
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	430a      	orrs	r2, r1
 800b84e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b854:	2240      	movs	r2, #64	; 0x40
 800b856:	4013      	ands	r3, r2
 800b858:	d01d      	beq.n	800b896 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	685b      	ldr	r3, [r3, #4]
 800b860:	4a1d      	ldr	r2, [pc, #116]	; (800b8d8 <UART_AdvFeatureConfig+0x15c>)
 800b862:	4013      	ands	r3, r2
 800b864:	0019      	movs	r1, r3
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	430a      	orrs	r2, r1
 800b870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b876:	2380      	movs	r3, #128	; 0x80
 800b878:	035b      	lsls	r3, r3, #13
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d10b      	bne.n	800b896 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	4a15      	ldr	r2, [pc, #84]	; (800b8dc <UART_AdvFeatureConfig+0x160>)
 800b886:	4013      	ands	r3, r2
 800b888:	0019      	movs	r1, r3
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	430a      	orrs	r2, r1
 800b894:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b89a:	2280      	movs	r2, #128	; 0x80
 800b89c:	4013      	ands	r3, r2
 800b89e:	d00b      	beq.n	800b8b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	4a0e      	ldr	r2, [pc, #56]	; (800b8e0 <UART_AdvFeatureConfig+0x164>)
 800b8a8:	4013      	ands	r3, r2
 800b8aa:	0019      	movs	r1, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	430a      	orrs	r2, r1
 800b8b6:	605a      	str	r2, [r3, #4]
  }
}
 800b8b8:	46c0      	nop			; (mov r8, r8)
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	b002      	add	sp, #8
 800b8be:	bd80      	pop	{r7, pc}
 800b8c0:	fffdffff 	.word	0xfffdffff
 800b8c4:	fffeffff 	.word	0xfffeffff
 800b8c8:	fffbffff 	.word	0xfffbffff
 800b8cc:	ffff7fff 	.word	0xffff7fff
 800b8d0:	ffffefff 	.word	0xffffefff
 800b8d4:	ffffdfff 	.word	0xffffdfff
 800b8d8:	ffefffff 	.word	0xffefffff
 800b8dc:	ff9fffff 	.word	0xff9fffff
 800b8e0:	fff7ffff 	.word	0xfff7ffff

0800b8e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b086      	sub	sp, #24
 800b8e8:	af02      	add	r7, sp, #8
 800b8ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2290      	movs	r2, #144	; 0x90
 800b8f0:	2100      	movs	r1, #0
 800b8f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b8f4:	f7fa fbd4 	bl	80060a0 <HAL_GetTick>
 800b8f8:	0003      	movs	r3, r0
 800b8fa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2208      	movs	r2, #8
 800b904:	4013      	ands	r3, r2
 800b906:	2b08      	cmp	r3, #8
 800b908:	d10c      	bne.n	800b924 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2280      	movs	r2, #128	; 0x80
 800b90e:	0391      	lsls	r1, r2, #14
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	4a1a      	ldr	r2, [pc, #104]	; (800b97c <UART_CheckIdleState+0x98>)
 800b914:	9200      	str	r2, [sp, #0]
 800b916:	2200      	movs	r2, #0
 800b918:	f000 f832 	bl	800b980 <UART_WaitOnFlagUntilTimeout>
 800b91c:	1e03      	subs	r3, r0, #0
 800b91e:	d001      	beq.n	800b924 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b920:	2303      	movs	r3, #3
 800b922:	e026      	b.n	800b972 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2204      	movs	r2, #4
 800b92c:	4013      	ands	r3, r2
 800b92e:	2b04      	cmp	r3, #4
 800b930:	d10c      	bne.n	800b94c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2280      	movs	r2, #128	; 0x80
 800b936:	03d1      	lsls	r1, r2, #15
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	4a10      	ldr	r2, [pc, #64]	; (800b97c <UART_CheckIdleState+0x98>)
 800b93c:	9200      	str	r2, [sp, #0]
 800b93e:	2200      	movs	r2, #0
 800b940:	f000 f81e 	bl	800b980 <UART_WaitOnFlagUntilTimeout>
 800b944:	1e03      	subs	r3, r0, #0
 800b946:	d001      	beq.n	800b94c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b948:	2303      	movs	r3, #3
 800b94a:	e012      	b.n	800b972 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2288      	movs	r2, #136	; 0x88
 800b950:	2120      	movs	r1, #32
 800b952:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	228c      	movs	r2, #140	; 0x8c
 800b958:	2120      	movs	r1, #32
 800b95a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2284      	movs	r2, #132	; 0x84
 800b96c:	2100      	movs	r1, #0
 800b96e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	0018      	movs	r0, r3
 800b974:	46bd      	mov	sp, r7
 800b976:	b004      	add	sp, #16
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	46c0      	nop			; (mov r8, r8)
 800b97c:	01ffffff 	.word	0x01ffffff

0800b980 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b094      	sub	sp, #80	; 0x50
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	603b      	str	r3, [r7, #0]
 800b98c:	1dfb      	adds	r3, r7, #7
 800b98e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b990:	e0a7      	b.n	800bae2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b992:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b994:	3301      	adds	r3, #1
 800b996:	d100      	bne.n	800b99a <UART_WaitOnFlagUntilTimeout+0x1a>
 800b998:	e0a3      	b.n	800bae2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b99a:	f7fa fb81 	bl	80060a0 <HAL_GetTick>
 800b99e:	0002      	movs	r2, r0
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	1ad3      	subs	r3, r2, r3
 800b9a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d302      	bcc.n	800b9b0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b9aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d13f      	bne.n	800ba30 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9b0:	f3ef 8310 	mrs	r3, PRIMASK
 800b9b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800b9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b9b8:	647b      	str	r3, [r7, #68]	; 0x44
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9c0:	f383 8810 	msr	PRIMASK, r3
}
 800b9c4:	46c0      	nop			; (mov r8, r8)
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	494e      	ldr	r1, [pc, #312]	; (800bb0c <UART_WaitOnFlagUntilTimeout+0x18c>)
 800b9d2:	400a      	ands	r2, r1
 800b9d4:	601a      	str	r2, [r3, #0]
 800b9d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9d8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9dc:	f383 8810 	msr	PRIMASK, r3
}
 800b9e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9e2:	f3ef 8310 	mrs	r3, PRIMASK
 800b9e6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800b9e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9ea:	643b      	str	r3, [r7, #64]	; 0x40
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9f2:	f383 8810 	msr	PRIMASK, r3
}
 800b9f6:	46c0      	nop			; (mov r8, r8)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	689a      	ldr	r2, [r3, #8]
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2101      	movs	r1, #1
 800ba04:	438a      	bics	r2, r1
 800ba06:	609a      	str	r2, [r3, #8]
 800ba08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba0e:	f383 8810 	msr	PRIMASK, r3
}
 800ba12:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	2288      	movs	r2, #136	; 0x88
 800ba18:	2120      	movs	r1, #32
 800ba1a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	228c      	movs	r2, #140	; 0x8c
 800ba20:	2120      	movs	r1, #32
 800ba22:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2284      	movs	r2, #132	; 0x84
 800ba28:	2100      	movs	r1, #0
 800ba2a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ba2c:	2303      	movs	r3, #3
 800ba2e:	e069      	b.n	800bb04 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	2204      	movs	r2, #4
 800ba38:	4013      	ands	r3, r2
 800ba3a:	d052      	beq.n	800bae2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	69da      	ldr	r2, [r3, #28]
 800ba42:	2380      	movs	r3, #128	; 0x80
 800ba44:	011b      	lsls	r3, r3, #4
 800ba46:	401a      	ands	r2, r3
 800ba48:	2380      	movs	r3, #128	; 0x80
 800ba4a:	011b      	lsls	r3, r3, #4
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	d148      	bne.n	800bae2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2280      	movs	r2, #128	; 0x80
 800ba56:	0112      	lsls	r2, r2, #4
 800ba58:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba5a:	f3ef 8310 	mrs	r3, PRIMASK
 800ba5e:	613b      	str	r3, [r7, #16]
  return(result);
 800ba60:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ba62:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba64:	2301      	movs	r3, #1
 800ba66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	f383 8810 	msr	PRIMASK, r3
}
 800ba6e:	46c0      	nop			; (mov r8, r8)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	681a      	ldr	r2, [r3, #0]
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4924      	ldr	r1, [pc, #144]	; (800bb0c <UART_WaitOnFlagUntilTimeout+0x18c>)
 800ba7c:	400a      	ands	r2, r1
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba84:	69bb      	ldr	r3, [r7, #24]
 800ba86:	f383 8810 	msr	PRIMASK, r3
}
 800ba8a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ba90:	61fb      	str	r3, [r7, #28]
  return(result);
 800ba92:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba94:	64bb      	str	r3, [r7, #72]	; 0x48
 800ba96:	2301      	movs	r3, #1
 800ba98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba9a:	6a3b      	ldr	r3, [r7, #32]
 800ba9c:	f383 8810 	msr	PRIMASK, r3
}
 800baa0:	46c0      	nop			; (mov r8, r8)
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	689a      	ldr	r2, [r3, #8]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2101      	movs	r1, #1
 800baae:	438a      	bics	r2, r1
 800bab0:	609a      	str	r2, [r3, #8]
 800bab2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bab4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bab8:	f383 8810 	msr	PRIMASK, r3
}
 800babc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2288      	movs	r2, #136	; 0x88
 800bac2:	2120      	movs	r1, #32
 800bac4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	228c      	movs	r2, #140	; 0x8c
 800baca:	2120      	movs	r1, #32
 800bacc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	2290      	movs	r2, #144	; 0x90
 800bad2:	2120      	movs	r1, #32
 800bad4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2284      	movs	r2, #132	; 0x84
 800bada:	2100      	movs	r1, #0
 800badc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800bade:	2303      	movs	r3, #3
 800bae0:	e010      	b.n	800bb04 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	69db      	ldr	r3, [r3, #28]
 800bae8:	68ba      	ldr	r2, [r7, #8]
 800baea:	4013      	ands	r3, r2
 800baec:	68ba      	ldr	r2, [r7, #8]
 800baee:	1ad3      	subs	r3, r2, r3
 800baf0:	425a      	negs	r2, r3
 800baf2:	4153      	adcs	r3, r2
 800baf4:	b2db      	uxtb	r3, r3
 800baf6:	001a      	movs	r2, r3
 800baf8:	1dfb      	adds	r3, r7, #7
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	429a      	cmp	r2, r3
 800bafe:	d100      	bne.n	800bb02 <UART_WaitOnFlagUntilTimeout+0x182>
 800bb00:	e747      	b.n	800b992 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bb02:	2300      	movs	r3, #0
}
 800bb04:	0018      	movs	r0, r3
 800bb06:	46bd      	mov	sp, r7
 800bb08:	b014      	add	sp, #80	; 0x50
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	fffffe5f 	.word	0xfffffe5f

0800bb10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b08e      	sub	sp, #56	; 0x38
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bb18:	f3ef 8310 	mrs	r3, PRIMASK
 800bb1c:	617b      	str	r3, [r7, #20]
  return(result);
 800bb1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb20:	637b      	str	r3, [r7, #52]	; 0x34
 800bb22:	2301      	movs	r3, #1
 800bb24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bb26:	69bb      	ldr	r3, [r7, #24]
 800bb28:	f383 8810 	msr	PRIMASK, r3
}
 800bb2c:	46c0      	nop			; (mov r8, r8)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	681a      	ldr	r2, [r3, #0]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	4926      	ldr	r1, [pc, #152]	; (800bbd4 <UART_EndRxTransfer+0xc4>)
 800bb3a:	400a      	ands	r2, r1
 800bb3c:	601a      	str	r2, [r3, #0]
 800bb3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bb42:	69fb      	ldr	r3, [r7, #28]
 800bb44:	f383 8810 	msr	PRIMASK, r3
}
 800bb48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bb4a:	f3ef 8310 	mrs	r3, PRIMASK
 800bb4e:	623b      	str	r3, [r7, #32]
  return(result);
 800bb50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bb52:	633b      	str	r3, [r7, #48]	; 0x30
 800bb54:	2301      	movs	r3, #1
 800bb56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bb58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb5a:	f383 8810 	msr	PRIMASK, r3
}
 800bb5e:	46c0      	nop			; (mov r8, r8)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	689a      	ldr	r2, [r3, #8]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	491b      	ldr	r1, [pc, #108]	; (800bbd8 <UART_EndRxTransfer+0xc8>)
 800bb6c:	400a      	ands	r2, r1
 800bb6e:	609a      	str	r2, [r3, #8]
 800bb70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb72:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb76:	f383 8810 	msr	PRIMASK, r3
}
 800bb7a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb80:	2b01      	cmp	r3, #1
 800bb82:	d118      	bne.n	800bbb6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bb84:	f3ef 8310 	mrs	r3, PRIMASK
 800bb88:	60bb      	str	r3, [r7, #8]
  return(result);
 800bb8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bb8e:	2301      	movs	r3, #1
 800bb90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f383 8810 	msr	PRIMASK, r3
}
 800bb98:	46c0      	nop			; (mov r8, r8)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681a      	ldr	r2, [r3, #0]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2110      	movs	r1, #16
 800bba6:	438a      	bics	r2, r1
 800bba8:	601a      	str	r2, [r3, #0]
 800bbaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	f383 8810 	msr	PRIMASK, r3
}
 800bbb4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	228c      	movs	r2, #140	; 0x8c
 800bbba:	2120      	movs	r1, #32
 800bbbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	675a      	str	r2, [r3, #116]	; 0x74
}
 800bbca:	46c0      	nop			; (mov r8, r8)
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	b00e      	add	sp, #56	; 0x38
 800bbd0:	bd80      	pop	{r7, pc}
 800bbd2:	46c0      	nop			; (mov r8, r8)
 800bbd4:	fffffedf 	.word	0xfffffedf
 800bbd8:	effffffe 	.word	0xeffffffe

0800bbdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbe8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	225e      	movs	r2, #94	; 0x5e
 800bbee:	2100      	movs	r1, #0
 800bbf0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2256      	movs	r2, #86	; 0x56
 800bbf6:	2100      	movs	r1, #0
 800bbf8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	0018      	movs	r0, r3
 800bbfe:	f7ff fc05 	bl	800b40c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc02:	46c0      	nop			; (mov r8, r8)
 800bc04:	46bd      	mov	sp, r7
 800bc06:	b004      	add	sp, #16
 800bc08:	bd80      	pop	{r7, pc}

0800bc0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bc0a:	b580      	push	{r7, lr}
 800bc0c:	b086      	sub	sp, #24
 800bc0e:	af00      	add	r7, sp, #0
 800bc10:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bc12:	f3ef 8310 	mrs	r3, PRIMASK
 800bc16:	60bb      	str	r3, [r7, #8]
  return(result);
 800bc18:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bc1a:	617b      	str	r3, [r7, #20]
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	f383 8810 	msr	PRIMASK, r3
}
 800bc26:	46c0      	nop			; (mov r8, r8)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2140      	movs	r1, #64	; 0x40
 800bc34:	438a      	bics	r2, r1
 800bc36:	601a      	str	r2, [r3, #0]
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	f383 8810 	msr	PRIMASK, r3
}
 800bc42:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2288      	movs	r2, #136	; 0x88
 800bc48:	2120      	movs	r1, #32
 800bc4a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	0018      	movs	r0, r3
 800bc56:	f7f7 ff19 	bl	8003a8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc5a:	46c0      	nop			; (mov r8, r8)
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	b006      	add	sp, #24
 800bc60:	bd80      	pop	{r7, pc}

0800bc62 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bc62:	b580      	push	{r7, lr}
 800bc64:	b082      	sub	sp, #8
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bc6a:	46c0      	nop			; (mov r8, r8)
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	b002      	add	sp, #8
 800bc70:	bd80      	pop	{r7, pc}

0800bc72 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b082      	sub	sp, #8
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bc7a:	46c0      	nop			; (mov r8, r8)
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	b002      	add	sp, #8
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b082      	sub	sp, #8
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bc8a:	46c0      	nop			; (mov r8, r8)
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	b002      	add	sp, #8
 800bc90:	bd80      	pop	{r7, pc}
	...

0800bc94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2284      	movs	r2, #132	; 0x84
 800bca0:	5c9b      	ldrb	r3, [r3, r2]
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d101      	bne.n	800bcaa <HAL_UARTEx_DisableFifoMode+0x16>
 800bca6:	2302      	movs	r3, #2
 800bca8:	e027      	b.n	800bcfa <HAL_UARTEx_DisableFifoMode+0x66>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2284      	movs	r2, #132	; 0x84
 800bcae:	2101      	movs	r1, #1
 800bcb0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2288      	movs	r2, #136	; 0x88
 800bcb6:	2124      	movs	r1, #36	; 0x24
 800bcb8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	681a      	ldr	r2, [r3, #0]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2101      	movs	r1, #1
 800bcce:	438a      	bics	r2, r1
 800bcd0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	4a0b      	ldr	r2, [pc, #44]	; (800bd04 <HAL_UARTEx_DisableFifoMode+0x70>)
 800bcd6:	4013      	ands	r3, r2
 800bcd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68fa      	ldr	r2, [r7, #12]
 800bce6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2288      	movs	r2, #136	; 0x88
 800bcec:	2120      	movs	r1, #32
 800bcee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2284      	movs	r2, #132	; 0x84
 800bcf4:	2100      	movs	r1, #0
 800bcf6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bcf8:	2300      	movs	r3, #0
}
 800bcfa:	0018      	movs	r0, r3
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	b004      	add	sp, #16
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	46c0      	nop			; (mov r8, r8)
 800bd04:	dfffffff 	.word	0xdfffffff

0800bd08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b084      	sub	sp, #16
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2284      	movs	r2, #132	; 0x84
 800bd16:	5c9b      	ldrb	r3, [r3, r2]
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d101      	bne.n	800bd20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bd1c:	2302      	movs	r3, #2
 800bd1e:	e02e      	b.n	800bd7e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2284      	movs	r2, #132	; 0x84
 800bd24:	2101      	movs	r1, #1
 800bd26:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2288      	movs	r2, #136	; 0x88
 800bd2c:	2124      	movs	r1, #36	; 0x24
 800bd2e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	681a      	ldr	r2, [r3, #0]
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2101      	movs	r1, #1
 800bd44:	438a      	bics	r2, r1
 800bd46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	00db      	lsls	r3, r3, #3
 800bd50:	08d9      	lsrs	r1, r3, #3
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	430a      	orrs	r2, r1
 800bd5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	0018      	movs	r0, r3
 800bd60:	f000 f854 	bl	800be0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	68fa      	ldr	r2, [r7, #12]
 800bd6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2288      	movs	r2, #136	; 0x88
 800bd70:	2120      	movs	r1, #32
 800bd72:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2284      	movs	r2, #132	; 0x84
 800bd78:	2100      	movs	r1, #0
 800bd7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bd7c:	2300      	movs	r3, #0
}
 800bd7e:	0018      	movs	r0, r3
 800bd80:	46bd      	mov	sp, r7
 800bd82:	b004      	add	sp, #16
 800bd84:	bd80      	pop	{r7, pc}
	...

0800bd88 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2284      	movs	r2, #132	; 0x84
 800bd96:	5c9b      	ldrb	r3, [r3, r2]
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d101      	bne.n	800bda0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bd9c:	2302      	movs	r3, #2
 800bd9e:	e02f      	b.n	800be00 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2284      	movs	r2, #132	; 0x84
 800bda4:	2101      	movs	r1, #1
 800bda6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2288      	movs	r2, #136	; 0x88
 800bdac:	2124      	movs	r1, #36	; 0x24
 800bdae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2101      	movs	r1, #1
 800bdc4:	438a      	bics	r2, r1
 800bdc6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	689b      	ldr	r3, [r3, #8]
 800bdce:	4a0e      	ldr	r2, [pc, #56]	; (800be08 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800bdd0:	4013      	ands	r3, r2
 800bdd2:	0019      	movs	r1, r3
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	683a      	ldr	r2, [r7, #0]
 800bdda:	430a      	orrs	r2, r1
 800bddc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	0018      	movs	r0, r3
 800bde2:	f000 f813 	bl	800be0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68fa      	ldr	r2, [r7, #12]
 800bdec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2288      	movs	r2, #136	; 0x88
 800bdf2:	2120      	movs	r1, #32
 800bdf4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2284      	movs	r2, #132	; 0x84
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	0018      	movs	r0, r3
 800be02:	46bd      	mov	sp, r7
 800be04:	b004      	add	sp, #16
 800be06:	bd80      	pop	{r7, pc}
 800be08:	f1ffffff 	.word	0xf1ffffff

0800be0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800be0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d108      	bne.n	800be2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	226a      	movs	r2, #106	; 0x6a
 800be20:	2101      	movs	r1, #1
 800be22:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2268      	movs	r2, #104	; 0x68
 800be28:	2101      	movs	r1, #1
 800be2a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800be2c:	e043      	b.n	800beb6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800be2e:	260f      	movs	r6, #15
 800be30:	19bb      	adds	r3, r7, r6
 800be32:	2208      	movs	r2, #8
 800be34:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800be36:	200e      	movs	r0, #14
 800be38:	183b      	adds	r3, r7, r0
 800be3a:	2208      	movs	r2, #8
 800be3c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	689b      	ldr	r3, [r3, #8]
 800be44:	0e5b      	lsrs	r3, r3, #25
 800be46:	b2da      	uxtb	r2, r3
 800be48:	240d      	movs	r4, #13
 800be4a:	193b      	adds	r3, r7, r4
 800be4c:	2107      	movs	r1, #7
 800be4e:	400a      	ands	r2, r1
 800be50:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	689b      	ldr	r3, [r3, #8]
 800be58:	0f5b      	lsrs	r3, r3, #29
 800be5a:	b2da      	uxtb	r2, r3
 800be5c:	250c      	movs	r5, #12
 800be5e:	197b      	adds	r3, r7, r5
 800be60:	2107      	movs	r1, #7
 800be62:	400a      	ands	r2, r1
 800be64:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be66:	183b      	adds	r3, r7, r0
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	197a      	adds	r2, r7, r5
 800be6c:	7812      	ldrb	r2, [r2, #0]
 800be6e:	4914      	ldr	r1, [pc, #80]	; (800bec0 <UARTEx_SetNbDataToProcess+0xb4>)
 800be70:	5c8a      	ldrb	r2, [r1, r2]
 800be72:	435a      	muls	r2, r3
 800be74:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800be76:	197b      	adds	r3, r7, r5
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	4a12      	ldr	r2, [pc, #72]	; (800bec4 <UARTEx_SetNbDataToProcess+0xb8>)
 800be7c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be7e:	0019      	movs	r1, r3
 800be80:	f7f4 f9e4 	bl	800024c <__divsi3>
 800be84:	0003      	movs	r3, r0
 800be86:	b299      	uxth	r1, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	226a      	movs	r2, #106	; 0x6a
 800be8c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be8e:	19bb      	adds	r3, r7, r6
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	193a      	adds	r2, r7, r4
 800be94:	7812      	ldrb	r2, [r2, #0]
 800be96:	490a      	ldr	r1, [pc, #40]	; (800bec0 <UARTEx_SetNbDataToProcess+0xb4>)
 800be98:	5c8a      	ldrb	r2, [r1, r2]
 800be9a:	435a      	muls	r2, r3
 800be9c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800be9e:	193b      	adds	r3, r7, r4
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	4a08      	ldr	r2, [pc, #32]	; (800bec4 <UARTEx_SetNbDataToProcess+0xb8>)
 800bea4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bea6:	0019      	movs	r1, r3
 800bea8:	f7f4 f9d0 	bl	800024c <__divsi3>
 800beac:	0003      	movs	r3, r0
 800beae:	b299      	uxth	r1, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2268      	movs	r2, #104	; 0x68
 800beb4:	5299      	strh	r1, [r3, r2]
}
 800beb6:	46c0      	nop			; (mov r8, r8)
 800beb8:	46bd      	mov	sp, r7
 800beba:	b005      	add	sp, #20
 800bebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bebe:	46c0      	nop			; (mov r8, r8)
 800bec0:	0800f300 	.word	0x0800f300
 800bec4:	0800f308 	.word	0x0800f308

0800bec8 <__errno>:
 800bec8:	4b01      	ldr	r3, [pc, #4]	; (800bed0 <__errno+0x8>)
 800beca:	6818      	ldr	r0, [r3, #0]
 800becc:	4770      	bx	lr
 800bece:	46c0      	nop			; (mov r8, r8)
 800bed0:	20000010 	.word	0x20000010

0800bed4 <__libc_init_array>:
 800bed4:	b570      	push	{r4, r5, r6, lr}
 800bed6:	2600      	movs	r6, #0
 800bed8:	4d0c      	ldr	r5, [pc, #48]	; (800bf0c <__libc_init_array+0x38>)
 800beda:	4c0d      	ldr	r4, [pc, #52]	; (800bf10 <__libc_init_array+0x3c>)
 800bedc:	1b64      	subs	r4, r4, r5
 800bede:	10a4      	asrs	r4, r4, #2
 800bee0:	42a6      	cmp	r6, r4
 800bee2:	d109      	bne.n	800bef8 <__libc_init_array+0x24>
 800bee4:	2600      	movs	r6, #0
 800bee6:	f002 ffc9 	bl	800ee7c <_init>
 800beea:	4d0a      	ldr	r5, [pc, #40]	; (800bf14 <__libc_init_array+0x40>)
 800beec:	4c0a      	ldr	r4, [pc, #40]	; (800bf18 <__libc_init_array+0x44>)
 800beee:	1b64      	subs	r4, r4, r5
 800bef0:	10a4      	asrs	r4, r4, #2
 800bef2:	42a6      	cmp	r6, r4
 800bef4:	d105      	bne.n	800bf02 <__libc_init_array+0x2e>
 800bef6:	bd70      	pop	{r4, r5, r6, pc}
 800bef8:	00b3      	lsls	r3, r6, #2
 800befa:	58eb      	ldr	r3, [r5, r3]
 800befc:	4798      	blx	r3
 800befe:	3601      	adds	r6, #1
 800bf00:	e7ee      	b.n	800bee0 <__libc_init_array+0xc>
 800bf02:	00b3      	lsls	r3, r6, #2
 800bf04:	58eb      	ldr	r3, [r5, r3]
 800bf06:	4798      	blx	r3
 800bf08:	3601      	adds	r6, #1
 800bf0a:	e7f2      	b.n	800bef2 <__libc_init_array+0x1e>
 800bf0c:	0800f6ec 	.word	0x0800f6ec
 800bf10:	0800f6ec 	.word	0x0800f6ec
 800bf14:	0800f6ec 	.word	0x0800f6ec
 800bf18:	0800f6f0 	.word	0x0800f6f0

0800bf1c <malloc>:
 800bf1c:	b510      	push	{r4, lr}
 800bf1e:	4b03      	ldr	r3, [pc, #12]	; (800bf2c <malloc+0x10>)
 800bf20:	0001      	movs	r1, r0
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	f000 f890 	bl	800c048 <_malloc_r>
 800bf28:	bd10      	pop	{r4, pc}
 800bf2a:	46c0      	nop			; (mov r8, r8)
 800bf2c:	20000010 	.word	0x20000010

0800bf30 <memcmp>:
 800bf30:	b530      	push	{r4, r5, lr}
 800bf32:	2400      	movs	r4, #0
 800bf34:	3901      	subs	r1, #1
 800bf36:	42a2      	cmp	r2, r4
 800bf38:	d101      	bne.n	800bf3e <memcmp+0xe>
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	e005      	b.n	800bf4a <memcmp+0x1a>
 800bf3e:	5d03      	ldrb	r3, [r0, r4]
 800bf40:	3401      	adds	r4, #1
 800bf42:	5d0d      	ldrb	r5, [r1, r4]
 800bf44:	42ab      	cmp	r3, r5
 800bf46:	d0f6      	beq.n	800bf36 <memcmp+0x6>
 800bf48:	1b58      	subs	r0, r3, r5
 800bf4a:	bd30      	pop	{r4, r5, pc}

0800bf4c <memcpy>:
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	b510      	push	{r4, lr}
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d100      	bne.n	800bf56 <memcpy+0xa>
 800bf54:	bd10      	pop	{r4, pc}
 800bf56:	5ccc      	ldrb	r4, [r1, r3]
 800bf58:	54c4      	strb	r4, [r0, r3]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	e7f8      	b.n	800bf50 <memcpy+0x4>

0800bf5e <memset>:
 800bf5e:	0003      	movs	r3, r0
 800bf60:	1882      	adds	r2, r0, r2
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d100      	bne.n	800bf68 <memset+0xa>
 800bf66:	4770      	bx	lr
 800bf68:	7019      	strb	r1, [r3, #0]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	e7f9      	b.n	800bf62 <memset+0x4>
	...

0800bf70 <_free_r>:
 800bf70:	b570      	push	{r4, r5, r6, lr}
 800bf72:	0005      	movs	r5, r0
 800bf74:	2900      	cmp	r1, #0
 800bf76:	d010      	beq.n	800bf9a <_free_r+0x2a>
 800bf78:	1f0c      	subs	r4, r1, #4
 800bf7a:	6823      	ldr	r3, [r4, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	da00      	bge.n	800bf82 <_free_r+0x12>
 800bf80:	18e4      	adds	r4, r4, r3
 800bf82:	0028      	movs	r0, r5
 800bf84:	f001 fc2c 	bl	800d7e0 <__malloc_lock>
 800bf88:	4a1d      	ldr	r2, [pc, #116]	; (800c000 <_free_r+0x90>)
 800bf8a:	6813      	ldr	r3, [r2, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d105      	bne.n	800bf9c <_free_r+0x2c>
 800bf90:	6063      	str	r3, [r4, #4]
 800bf92:	6014      	str	r4, [r2, #0]
 800bf94:	0028      	movs	r0, r5
 800bf96:	f001 fc2b 	bl	800d7f0 <__malloc_unlock>
 800bf9a:	bd70      	pop	{r4, r5, r6, pc}
 800bf9c:	42a3      	cmp	r3, r4
 800bf9e:	d908      	bls.n	800bfb2 <_free_r+0x42>
 800bfa0:	6821      	ldr	r1, [r4, #0]
 800bfa2:	1860      	adds	r0, r4, r1
 800bfa4:	4283      	cmp	r3, r0
 800bfa6:	d1f3      	bne.n	800bf90 <_free_r+0x20>
 800bfa8:	6818      	ldr	r0, [r3, #0]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	1841      	adds	r1, r0, r1
 800bfae:	6021      	str	r1, [r4, #0]
 800bfb0:	e7ee      	b.n	800bf90 <_free_r+0x20>
 800bfb2:	001a      	movs	r2, r3
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d001      	beq.n	800bfbe <_free_r+0x4e>
 800bfba:	42a3      	cmp	r3, r4
 800bfbc:	d9f9      	bls.n	800bfb2 <_free_r+0x42>
 800bfbe:	6811      	ldr	r1, [r2, #0]
 800bfc0:	1850      	adds	r0, r2, r1
 800bfc2:	42a0      	cmp	r0, r4
 800bfc4:	d10b      	bne.n	800bfde <_free_r+0x6e>
 800bfc6:	6820      	ldr	r0, [r4, #0]
 800bfc8:	1809      	adds	r1, r1, r0
 800bfca:	1850      	adds	r0, r2, r1
 800bfcc:	6011      	str	r1, [r2, #0]
 800bfce:	4283      	cmp	r3, r0
 800bfd0:	d1e0      	bne.n	800bf94 <_free_r+0x24>
 800bfd2:	6818      	ldr	r0, [r3, #0]
 800bfd4:	685b      	ldr	r3, [r3, #4]
 800bfd6:	1841      	adds	r1, r0, r1
 800bfd8:	6011      	str	r1, [r2, #0]
 800bfda:	6053      	str	r3, [r2, #4]
 800bfdc:	e7da      	b.n	800bf94 <_free_r+0x24>
 800bfde:	42a0      	cmp	r0, r4
 800bfe0:	d902      	bls.n	800bfe8 <_free_r+0x78>
 800bfe2:	230c      	movs	r3, #12
 800bfe4:	602b      	str	r3, [r5, #0]
 800bfe6:	e7d5      	b.n	800bf94 <_free_r+0x24>
 800bfe8:	6821      	ldr	r1, [r4, #0]
 800bfea:	1860      	adds	r0, r4, r1
 800bfec:	4283      	cmp	r3, r0
 800bfee:	d103      	bne.n	800bff8 <_free_r+0x88>
 800bff0:	6818      	ldr	r0, [r3, #0]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	1841      	adds	r1, r0, r1
 800bff6:	6021      	str	r1, [r4, #0]
 800bff8:	6063      	str	r3, [r4, #4]
 800bffa:	6054      	str	r4, [r2, #4]
 800bffc:	e7ca      	b.n	800bf94 <_free_r+0x24>
 800bffe:	46c0      	nop			; (mov r8, r8)
 800c000:	20000884 	.word	0x20000884

0800c004 <sbrk_aligned>:
 800c004:	b570      	push	{r4, r5, r6, lr}
 800c006:	4e0f      	ldr	r6, [pc, #60]	; (800c044 <sbrk_aligned+0x40>)
 800c008:	000d      	movs	r5, r1
 800c00a:	6831      	ldr	r1, [r6, #0]
 800c00c:	0004      	movs	r4, r0
 800c00e:	2900      	cmp	r1, #0
 800c010:	d102      	bne.n	800c018 <sbrk_aligned+0x14>
 800c012:	f000 fcfd 	bl	800ca10 <_sbrk_r>
 800c016:	6030      	str	r0, [r6, #0]
 800c018:	0029      	movs	r1, r5
 800c01a:	0020      	movs	r0, r4
 800c01c:	f000 fcf8 	bl	800ca10 <_sbrk_r>
 800c020:	1c43      	adds	r3, r0, #1
 800c022:	d00a      	beq.n	800c03a <sbrk_aligned+0x36>
 800c024:	2303      	movs	r3, #3
 800c026:	1cc5      	adds	r5, r0, #3
 800c028:	439d      	bics	r5, r3
 800c02a:	42a8      	cmp	r0, r5
 800c02c:	d007      	beq.n	800c03e <sbrk_aligned+0x3a>
 800c02e:	1a29      	subs	r1, r5, r0
 800c030:	0020      	movs	r0, r4
 800c032:	f000 fced 	bl	800ca10 <_sbrk_r>
 800c036:	1c43      	adds	r3, r0, #1
 800c038:	d101      	bne.n	800c03e <sbrk_aligned+0x3a>
 800c03a:	2501      	movs	r5, #1
 800c03c:	426d      	negs	r5, r5
 800c03e:	0028      	movs	r0, r5
 800c040:	bd70      	pop	{r4, r5, r6, pc}
 800c042:	46c0      	nop			; (mov r8, r8)
 800c044:	20000888 	.word	0x20000888

0800c048 <_malloc_r>:
 800c048:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c04a:	2203      	movs	r2, #3
 800c04c:	1ccb      	adds	r3, r1, #3
 800c04e:	4393      	bics	r3, r2
 800c050:	3308      	adds	r3, #8
 800c052:	0006      	movs	r6, r0
 800c054:	001f      	movs	r7, r3
 800c056:	2b0c      	cmp	r3, #12
 800c058:	d232      	bcs.n	800c0c0 <_malloc_r+0x78>
 800c05a:	270c      	movs	r7, #12
 800c05c:	42b9      	cmp	r1, r7
 800c05e:	d831      	bhi.n	800c0c4 <_malloc_r+0x7c>
 800c060:	0030      	movs	r0, r6
 800c062:	f001 fbbd 	bl	800d7e0 <__malloc_lock>
 800c066:	4d32      	ldr	r5, [pc, #200]	; (800c130 <_malloc_r+0xe8>)
 800c068:	682b      	ldr	r3, [r5, #0]
 800c06a:	001c      	movs	r4, r3
 800c06c:	2c00      	cmp	r4, #0
 800c06e:	d12e      	bne.n	800c0ce <_malloc_r+0x86>
 800c070:	0039      	movs	r1, r7
 800c072:	0030      	movs	r0, r6
 800c074:	f7ff ffc6 	bl	800c004 <sbrk_aligned>
 800c078:	0004      	movs	r4, r0
 800c07a:	1c43      	adds	r3, r0, #1
 800c07c:	d11e      	bne.n	800c0bc <_malloc_r+0x74>
 800c07e:	682c      	ldr	r4, [r5, #0]
 800c080:	0025      	movs	r5, r4
 800c082:	2d00      	cmp	r5, #0
 800c084:	d14a      	bne.n	800c11c <_malloc_r+0xd4>
 800c086:	6823      	ldr	r3, [r4, #0]
 800c088:	0029      	movs	r1, r5
 800c08a:	18e3      	adds	r3, r4, r3
 800c08c:	0030      	movs	r0, r6
 800c08e:	9301      	str	r3, [sp, #4]
 800c090:	f000 fcbe 	bl	800ca10 <_sbrk_r>
 800c094:	9b01      	ldr	r3, [sp, #4]
 800c096:	4283      	cmp	r3, r0
 800c098:	d143      	bne.n	800c122 <_malloc_r+0xda>
 800c09a:	6823      	ldr	r3, [r4, #0]
 800c09c:	3703      	adds	r7, #3
 800c09e:	1aff      	subs	r7, r7, r3
 800c0a0:	2303      	movs	r3, #3
 800c0a2:	439f      	bics	r7, r3
 800c0a4:	3708      	adds	r7, #8
 800c0a6:	2f0c      	cmp	r7, #12
 800c0a8:	d200      	bcs.n	800c0ac <_malloc_r+0x64>
 800c0aa:	270c      	movs	r7, #12
 800c0ac:	0039      	movs	r1, r7
 800c0ae:	0030      	movs	r0, r6
 800c0b0:	f7ff ffa8 	bl	800c004 <sbrk_aligned>
 800c0b4:	1c43      	adds	r3, r0, #1
 800c0b6:	d034      	beq.n	800c122 <_malloc_r+0xda>
 800c0b8:	6823      	ldr	r3, [r4, #0]
 800c0ba:	19df      	adds	r7, r3, r7
 800c0bc:	6027      	str	r7, [r4, #0]
 800c0be:	e013      	b.n	800c0e8 <_malloc_r+0xa0>
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	dacb      	bge.n	800c05c <_malloc_r+0x14>
 800c0c4:	230c      	movs	r3, #12
 800c0c6:	2500      	movs	r5, #0
 800c0c8:	6033      	str	r3, [r6, #0]
 800c0ca:	0028      	movs	r0, r5
 800c0cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0ce:	6822      	ldr	r2, [r4, #0]
 800c0d0:	1bd1      	subs	r1, r2, r7
 800c0d2:	d420      	bmi.n	800c116 <_malloc_r+0xce>
 800c0d4:	290b      	cmp	r1, #11
 800c0d6:	d917      	bls.n	800c108 <_malloc_r+0xc0>
 800c0d8:	19e2      	adds	r2, r4, r7
 800c0da:	6027      	str	r7, [r4, #0]
 800c0dc:	42a3      	cmp	r3, r4
 800c0de:	d111      	bne.n	800c104 <_malloc_r+0xbc>
 800c0e0:	602a      	str	r2, [r5, #0]
 800c0e2:	6863      	ldr	r3, [r4, #4]
 800c0e4:	6011      	str	r1, [r2, #0]
 800c0e6:	6053      	str	r3, [r2, #4]
 800c0e8:	0030      	movs	r0, r6
 800c0ea:	0025      	movs	r5, r4
 800c0ec:	f001 fb80 	bl	800d7f0 <__malloc_unlock>
 800c0f0:	2207      	movs	r2, #7
 800c0f2:	350b      	adds	r5, #11
 800c0f4:	1d23      	adds	r3, r4, #4
 800c0f6:	4395      	bics	r5, r2
 800c0f8:	1aea      	subs	r2, r5, r3
 800c0fa:	429d      	cmp	r5, r3
 800c0fc:	d0e5      	beq.n	800c0ca <_malloc_r+0x82>
 800c0fe:	1b5b      	subs	r3, r3, r5
 800c100:	50a3      	str	r3, [r4, r2]
 800c102:	e7e2      	b.n	800c0ca <_malloc_r+0x82>
 800c104:	605a      	str	r2, [r3, #4]
 800c106:	e7ec      	b.n	800c0e2 <_malloc_r+0x9a>
 800c108:	6862      	ldr	r2, [r4, #4]
 800c10a:	42a3      	cmp	r3, r4
 800c10c:	d101      	bne.n	800c112 <_malloc_r+0xca>
 800c10e:	602a      	str	r2, [r5, #0]
 800c110:	e7ea      	b.n	800c0e8 <_malloc_r+0xa0>
 800c112:	605a      	str	r2, [r3, #4]
 800c114:	e7e8      	b.n	800c0e8 <_malloc_r+0xa0>
 800c116:	0023      	movs	r3, r4
 800c118:	6864      	ldr	r4, [r4, #4]
 800c11a:	e7a7      	b.n	800c06c <_malloc_r+0x24>
 800c11c:	002c      	movs	r4, r5
 800c11e:	686d      	ldr	r5, [r5, #4]
 800c120:	e7af      	b.n	800c082 <_malloc_r+0x3a>
 800c122:	230c      	movs	r3, #12
 800c124:	0030      	movs	r0, r6
 800c126:	6033      	str	r3, [r6, #0]
 800c128:	f001 fb62 	bl	800d7f0 <__malloc_unlock>
 800c12c:	e7cd      	b.n	800c0ca <_malloc_r+0x82>
 800c12e:	46c0      	nop			; (mov r8, r8)
 800c130:	20000884 	.word	0x20000884

0800c134 <__cvt>:
 800c134:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c136:	001e      	movs	r6, r3
 800c138:	2300      	movs	r3, #0
 800c13a:	0014      	movs	r4, r2
 800c13c:	b08b      	sub	sp, #44	; 0x2c
 800c13e:	429e      	cmp	r6, r3
 800c140:	da04      	bge.n	800c14c <__cvt+0x18>
 800c142:	2180      	movs	r1, #128	; 0x80
 800c144:	0609      	lsls	r1, r1, #24
 800c146:	1873      	adds	r3, r6, r1
 800c148:	001e      	movs	r6, r3
 800c14a:	232d      	movs	r3, #45	; 0x2d
 800c14c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c14e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c150:	7013      	strb	r3, [r2, #0]
 800c152:	2320      	movs	r3, #32
 800c154:	2203      	movs	r2, #3
 800c156:	439f      	bics	r7, r3
 800c158:	2f46      	cmp	r7, #70	; 0x46
 800c15a:	d007      	beq.n	800c16c <__cvt+0x38>
 800c15c:	003b      	movs	r3, r7
 800c15e:	3b45      	subs	r3, #69	; 0x45
 800c160:	4259      	negs	r1, r3
 800c162:	414b      	adcs	r3, r1
 800c164:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c166:	3a01      	subs	r2, #1
 800c168:	18cb      	adds	r3, r1, r3
 800c16a:	9310      	str	r3, [sp, #64]	; 0x40
 800c16c:	ab09      	add	r3, sp, #36	; 0x24
 800c16e:	9304      	str	r3, [sp, #16]
 800c170:	ab08      	add	r3, sp, #32
 800c172:	9303      	str	r3, [sp, #12]
 800c174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c176:	9200      	str	r2, [sp, #0]
 800c178:	9302      	str	r3, [sp, #8]
 800c17a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c17c:	0022      	movs	r2, r4
 800c17e:	9301      	str	r3, [sp, #4]
 800c180:	0033      	movs	r3, r6
 800c182:	f000 fd03 	bl	800cb8c <_dtoa_r>
 800c186:	0005      	movs	r5, r0
 800c188:	2f47      	cmp	r7, #71	; 0x47
 800c18a:	d102      	bne.n	800c192 <__cvt+0x5e>
 800c18c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c18e:	07db      	lsls	r3, r3, #31
 800c190:	d528      	bpl.n	800c1e4 <__cvt+0xb0>
 800c192:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c194:	18eb      	adds	r3, r5, r3
 800c196:	9307      	str	r3, [sp, #28]
 800c198:	2f46      	cmp	r7, #70	; 0x46
 800c19a:	d114      	bne.n	800c1c6 <__cvt+0x92>
 800c19c:	782b      	ldrb	r3, [r5, #0]
 800c19e:	2b30      	cmp	r3, #48	; 0x30
 800c1a0:	d10c      	bne.n	800c1bc <__cvt+0x88>
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	0020      	movs	r0, r4
 800c1a8:	0031      	movs	r1, r6
 800c1aa:	f7f4 f94b 	bl	8000444 <__aeabi_dcmpeq>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	d104      	bne.n	800c1bc <__cvt+0x88>
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c1b6:	1a9b      	subs	r3, r3, r2
 800c1b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c1ba:	6013      	str	r3, [r2, #0]
 800c1bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c1be:	9a07      	ldr	r2, [sp, #28]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	18d3      	adds	r3, r2, r3
 800c1c4:	9307      	str	r3, [sp, #28]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	0020      	movs	r0, r4
 800c1cc:	0031      	movs	r1, r6
 800c1ce:	f7f4 f939 	bl	8000444 <__aeabi_dcmpeq>
 800c1d2:	2800      	cmp	r0, #0
 800c1d4:	d001      	beq.n	800c1da <__cvt+0xa6>
 800c1d6:	9b07      	ldr	r3, [sp, #28]
 800c1d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c1da:	2230      	movs	r2, #48	; 0x30
 800c1dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1de:	9907      	ldr	r1, [sp, #28]
 800c1e0:	428b      	cmp	r3, r1
 800c1e2:	d306      	bcc.n	800c1f2 <__cvt+0xbe>
 800c1e4:	0028      	movs	r0, r5
 800c1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c1ea:	1b5b      	subs	r3, r3, r5
 800c1ec:	6013      	str	r3, [r2, #0]
 800c1ee:	b00b      	add	sp, #44	; 0x2c
 800c1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1f2:	1c59      	adds	r1, r3, #1
 800c1f4:	9109      	str	r1, [sp, #36]	; 0x24
 800c1f6:	701a      	strb	r2, [r3, #0]
 800c1f8:	e7f0      	b.n	800c1dc <__cvt+0xa8>

0800c1fa <__exponent>:
 800c1fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1fc:	1c83      	adds	r3, r0, #2
 800c1fe:	b087      	sub	sp, #28
 800c200:	9303      	str	r3, [sp, #12]
 800c202:	0005      	movs	r5, r0
 800c204:	000c      	movs	r4, r1
 800c206:	232b      	movs	r3, #43	; 0x2b
 800c208:	7002      	strb	r2, [r0, #0]
 800c20a:	2900      	cmp	r1, #0
 800c20c:	da01      	bge.n	800c212 <__exponent+0x18>
 800c20e:	424c      	negs	r4, r1
 800c210:	3302      	adds	r3, #2
 800c212:	706b      	strb	r3, [r5, #1]
 800c214:	2c09      	cmp	r4, #9
 800c216:	dd31      	ble.n	800c27c <__exponent+0x82>
 800c218:	270a      	movs	r7, #10
 800c21a:	ab04      	add	r3, sp, #16
 800c21c:	1dde      	adds	r6, r3, #7
 800c21e:	0020      	movs	r0, r4
 800c220:	0039      	movs	r1, r7
 800c222:	9601      	str	r6, [sp, #4]
 800c224:	f7f4 f8f8 	bl	8000418 <__aeabi_idivmod>
 800c228:	3e01      	subs	r6, #1
 800c22a:	3130      	adds	r1, #48	; 0x30
 800c22c:	0020      	movs	r0, r4
 800c22e:	7031      	strb	r1, [r6, #0]
 800c230:	0039      	movs	r1, r7
 800c232:	9402      	str	r4, [sp, #8]
 800c234:	f7f4 f80a 	bl	800024c <__divsi3>
 800c238:	9b02      	ldr	r3, [sp, #8]
 800c23a:	0004      	movs	r4, r0
 800c23c:	2b63      	cmp	r3, #99	; 0x63
 800c23e:	dcee      	bgt.n	800c21e <__exponent+0x24>
 800c240:	9b01      	ldr	r3, [sp, #4]
 800c242:	3430      	adds	r4, #48	; 0x30
 800c244:	1e9a      	subs	r2, r3, #2
 800c246:	0013      	movs	r3, r2
 800c248:	9903      	ldr	r1, [sp, #12]
 800c24a:	7014      	strb	r4, [r2, #0]
 800c24c:	a804      	add	r0, sp, #16
 800c24e:	3007      	adds	r0, #7
 800c250:	4298      	cmp	r0, r3
 800c252:	d80e      	bhi.n	800c272 <__exponent+0x78>
 800c254:	ab04      	add	r3, sp, #16
 800c256:	3307      	adds	r3, #7
 800c258:	2000      	movs	r0, #0
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d804      	bhi.n	800c268 <__exponent+0x6e>
 800c25e:	ab04      	add	r3, sp, #16
 800c260:	3009      	adds	r0, #9
 800c262:	18c0      	adds	r0, r0, r3
 800c264:	9b01      	ldr	r3, [sp, #4]
 800c266:	1ac0      	subs	r0, r0, r3
 800c268:	9b03      	ldr	r3, [sp, #12]
 800c26a:	1818      	adds	r0, r3, r0
 800c26c:	1b40      	subs	r0, r0, r5
 800c26e:	b007      	add	sp, #28
 800c270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c272:	7818      	ldrb	r0, [r3, #0]
 800c274:	3301      	adds	r3, #1
 800c276:	7008      	strb	r0, [r1, #0]
 800c278:	3101      	adds	r1, #1
 800c27a:	e7e7      	b.n	800c24c <__exponent+0x52>
 800c27c:	2330      	movs	r3, #48	; 0x30
 800c27e:	18e4      	adds	r4, r4, r3
 800c280:	70ab      	strb	r3, [r5, #2]
 800c282:	1d28      	adds	r0, r5, #4
 800c284:	70ec      	strb	r4, [r5, #3]
 800c286:	e7f1      	b.n	800c26c <__exponent+0x72>

0800c288 <_printf_float>:
 800c288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c28a:	b095      	sub	sp, #84	; 0x54
 800c28c:	000c      	movs	r4, r1
 800c28e:	9209      	str	r2, [sp, #36]	; 0x24
 800c290:	001e      	movs	r6, r3
 800c292:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800c294:	0007      	movs	r7, r0
 800c296:	f001 fa93 	bl	800d7c0 <_localeconv_r>
 800c29a:	6803      	ldr	r3, [r0, #0]
 800c29c:	0018      	movs	r0, r3
 800c29e:	930c      	str	r3, [sp, #48]	; 0x30
 800c2a0:	f7f3 ff2e 	bl	8000100 <strlen>
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	9312      	str	r3, [sp, #72]	; 0x48
 800c2a8:	7e23      	ldrb	r3, [r4, #24]
 800c2aa:	2207      	movs	r2, #7
 800c2ac:	930a      	str	r3, [sp, #40]	; 0x28
 800c2ae:	6823      	ldr	r3, [r4, #0]
 800c2b0:	900e      	str	r0, [sp, #56]	; 0x38
 800c2b2:	930d      	str	r3, [sp, #52]	; 0x34
 800c2b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c2b6:	682b      	ldr	r3, [r5, #0]
 800c2b8:	05c9      	lsls	r1, r1, #23
 800c2ba:	d547      	bpl.n	800c34c <_printf_float+0xc4>
 800c2bc:	189b      	adds	r3, r3, r2
 800c2be:	4393      	bics	r3, r2
 800c2c0:	001a      	movs	r2, r3
 800c2c2:	3208      	adds	r2, #8
 800c2c4:	602a      	str	r2, [r5, #0]
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	64a2      	str	r2, [r4, #72]	; 0x48
 800c2cc:	64e3      	str	r3, [r4, #76]	; 0x4c
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800c2d2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800c2d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2d6:	006b      	lsls	r3, r5, #1
 800c2d8:	085b      	lsrs	r3, r3, #1
 800c2da:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2de:	4ba7      	ldr	r3, [pc, #668]	; (800c57c <_printf_float+0x2f4>)
 800c2e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c2e2:	4252      	negs	r2, r2
 800c2e4:	f7f6 f9d0 	bl	8002688 <__aeabi_dcmpun>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d131      	bne.n	800c350 <_printf_float+0xc8>
 800c2ec:	2201      	movs	r2, #1
 800c2ee:	4ba3      	ldr	r3, [pc, #652]	; (800c57c <_printf_float+0x2f4>)
 800c2f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c2f4:	4252      	negs	r2, r2
 800c2f6:	f7f4 f8b5 	bl	8000464 <__aeabi_dcmple>
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	d128      	bne.n	800c350 <_printf_float+0xc8>
 800c2fe:	2200      	movs	r2, #0
 800c300:	2300      	movs	r3, #0
 800c302:	0029      	movs	r1, r5
 800c304:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c306:	f7f4 f8a3 	bl	8000450 <__aeabi_dcmplt>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d003      	beq.n	800c316 <_printf_float+0x8e>
 800c30e:	0023      	movs	r3, r4
 800c310:	222d      	movs	r2, #45	; 0x2d
 800c312:	3343      	adds	r3, #67	; 0x43
 800c314:	701a      	strb	r2, [r3, #0]
 800c316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c318:	4d99      	ldr	r5, [pc, #612]	; (800c580 <_printf_float+0x2f8>)
 800c31a:	2b47      	cmp	r3, #71	; 0x47
 800c31c:	d900      	bls.n	800c320 <_printf_float+0x98>
 800c31e:	4d99      	ldr	r5, [pc, #612]	; (800c584 <_printf_float+0x2fc>)
 800c320:	2303      	movs	r3, #3
 800c322:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c324:	6123      	str	r3, [r4, #16]
 800c326:	3301      	adds	r3, #1
 800c328:	439a      	bics	r2, r3
 800c32a:	2300      	movs	r3, #0
 800c32c:	6022      	str	r2, [r4, #0]
 800c32e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c332:	0021      	movs	r1, r4
 800c334:	0038      	movs	r0, r7
 800c336:	9600      	str	r6, [sp, #0]
 800c338:	aa13      	add	r2, sp, #76	; 0x4c
 800c33a:	f000 f9e7 	bl	800c70c <_printf_common>
 800c33e:	1c43      	adds	r3, r0, #1
 800c340:	d000      	beq.n	800c344 <_printf_float+0xbc>
 800c342:	e0a2      	b.n	800c48a <_printf_float+0x202>
 800c344:	2001      	movs	r0, #1
 800c346:	4240      	negs	r0, r0
 800c348:	b015      	add	sp, #84	; 0x54
 800c34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c34c:	3307      	adds	r3, #7
 800c34e:	e7b6      	b.n	800c2be <_printf_float+0x36>
 800c350:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c352:	002b      	movs	r3, r5
 800c354:	0010      	movs	r0, r2
 800c356:	0029      	movs	r1, r5
 800c358:	f7f6 f996 	bl	8002688 <__aeabi_dcmpun>
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d00b      	beq.n	800c378 <_printf_float+0xf0>
 800c360:	2d00      	cmp	r5, #0
 800c362:	da03      	bge.n	800c36c <_printf_float+0xe4>
 800c364:	0023      	movs	r3, r4
 800c366:	222d      	movs	r2, #45	; 0x2d
 800c368:	3343      	adds	r3, #67	; 0x43
 800c36a:	701a      	strb	r2, [r3, #0]
 800c36c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c36e:	4d86      	ldr	r5, [pc, #536]	; (800c588 <_printf_float+0x300>)
 800c370:	2b47      	cmp	r3, #71	; 0x47
 800c372:	d9d5      	bls.n	800c320 <_printf_float+0x98>
 800c374:	4d85      	ldr	r5, [pc, #532]	; (800c58c <_printf_float+0x304>)
 800c376:	e7d3      	b.n	800c320 <_printf_float+0x98>
 800c378:	2220      	movs	r2, #32
 800c37a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c37c:	6863      	ldr	r3, [r4, #4]
 800c37e:	4391      	bics	r1, r2
 800c380:	910f      	str	r1, [sp, #60]	; 0x3c
 800c382:	1c5a      	adds	r2, r3, #1
 800c384:	d149      	bne.n	800c41a <_printf_float+0x192>
 800c386:	3307      	adds	r3, #7
 800c388:	6063      	str	r3, [r4, #4]
 800c38a:	2380      	movs	r3, #128	; 0x80
 800c38c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c38e:	00db      	lsls	r3, r3, #3
 800c390:	4313      	orrs	r3, r2
 800c392:	2200      	movs	r2, #0
 800c394:	9206      	str	r2, [sp, #24]
 800c396:	aa12      	add	r2, sp, #72	; 0x48
 800c398:	9205      	str	r2, [sp, #20]
 800c39a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c39c:	a908      	add	r1, sp, #32
 800c39e:	9204      	str	r2, [sp, #16]
 800c3a0:	aa11      	add	r2, sp, #68	; 0x44
 800c3a2:	9203      	str	r2, [sp, #12]
 800c3a4:	2223      	movs	r2, #35	; 0x23
 800c3a6:	6023      	str	r3, [r4, #0]
 800c3a8:	9301      	str	r3, [sp, #4]
 800c3aa:	6863      	ldr	r3, [r4, #4]
 800c3ac:	1852      	adds	r2, r2, r1
 800c3ae:	9202      	str	r2, [sp, #8]
 800c3b0:	9300      	str	r3, [sp, #0]
 800c3b2:	0038      	movs	r0, r7
 800c3b4:	002b      	movs	r3, r5
 800c3b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c3b8:	f7ff febc 	bl	800c134 <__cvt>
 800c3bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3be:	0005      	movs	r5, r0
 800c3c0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c3c2:	2b47      	cmp	r3, #71	; 0x47
 800c3c4:	d108      	bne.n	800c3d8 <_printf_float+0x150>
 800c3c6:	1ccb      	adds	r3, r1, #3
 800c3c8:	db02      	blt.n	800c3d0 <_printf_float+0x148>
 800c3ca:	6863      	ldr	r3, [r4, #4]
 800c3cc:	4299      	cmp	r1, r3
 800c3ce:	dd48      	ble.n	800c462 <_printf_float+0x1da>
 800c3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3d2:	3b02      	subs	r3, #2
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800c3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3da:	2b65      	cmp	r3, #101	; 0x65
 800c3dc:	d824      	bhi.n	800c428 <_printf_float+0x1a0>
 800c3de:	0020      	movs	r0, r4
 800c3e0:	001a      	movs	r2, r3
 800c3e2:	3901      	subs	r1, #1
 800c3e4:	3050      	adds	r0, #80	; 0x50
 800c3e6:	9111      	str	r1, [sp, #68]	; 0x44
 800c3e8:	f7ff ff07 	bl	800c1fa <__exponent>
 800c3ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c3ee:	900b      	str	r0, [sp, #44]	; 0x2c
 800c3f0:	1813      	adds	r3, r2, r0
 800c3f2:	6123      	str	r3, [r4, #16]
 800c3f4:	2a01      	cmp	r2, #1
 800c3f6:	dc02      	bgt.n	800c3fe <_printf_float+0x176>
 800c3f8:	6822      	ldr	r2, [r4, #0]
 800c3fa:	07d2      	lsls	r2, r2, #31
 800c3fc:	d501      	bpl.n	800c402 <_printf_float+0x17a>
 800c3fe:	3301      	adds	r3, #1
 800c400:	6123      	str	r3, [r4, #16]
 800c402:	2323      	movs	r3, #35	; 0x23
 800c404:	aa08      	add	r2, sp, #32
 800c406:	189b      	adds	r3, r3, r2
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d100      	bne.n	800c410 <_printf_float+0x188>
 800c40e:	e78f      	b.n	800c330 <_printf_float+0xa8>
 800c410:	0023      	movs	r3, r4
 800c412:	222d      	movs	r2, #45	; 0x2d
 800c414:	3343      	adds	r3, #67	; 0x43
 800c416:	701a      	strb	r2, [r3, #0]
 800c418:	e78a      	b.n	800c330 <_printf_float+0xa8>
 800c41a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c41c:	2a47      	cmp	r2, #71	; 0x47
 800c41e:	d1b4      	bne.n	800c38a <_printf_float+0x102>
 800c420:	2b00      	cmp	r3, #0
 800c422:	d1b2      	bne.n	800c38a <_printf_float+0x102>
 800c424:	3301      	adds	r3, #1
 800c426:	e7af      	b.n	800c388 <_printf_float+0x100>
 800c428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c42a:	2b66      	cmp	r3, #102	; 0x66
 800c42c:	d11b      	bne.n	800c466 <_printf_float+0x1de>
 800c42e:	6863      	ldr	r3, [r4, #4]
 800c430:	2900      	cmp	r1, #0
 800c432:	dd0d      	ble.n	800c450 <_printf_float+0x1c8>
 800c434:	6121      	str	r1, [r4, #16]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <_printf_float+0x1b8>
 800c43a:	6822      	ldr	r2, [r4, #0]
 800c43c:	07d2      	lsls	r2, r2, #31
 800c43e:	d502      	bpl.n	800c446 <_printf_float+0x1be>
 800c440:	3301      	adds	r3, #1
 800c442:	1859      	adds	r1, r3, r1
 800c444:	6121      	str	r1, [r4, #16]
 800c446:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c448:	65a3      	str	r3, [r4, #88]	; 0x58
 800c44a:	2300      	movs	r3, #0
 800c44c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c44e:	e7d8      	b.n	800c402 <_printf_float+0x17a>
 800c450:	2b00      	cmp	r3, #0
 800c452:	d103      	bne.n	800c45c <_printf_float+0x1d4>
 800c454:	2201      	movs	r2, #1
 800c456:	6821      	ldr	r1, [r4, #0]
 800c458:	4211      	tst	r1, r2
 800c45a:	d000      	beq.n	800c45e <_printf_float+0x1d6>
 800c45c:	1c9a      	adds	r2, r3, #2
 800c45e:	6122      	str	r2, [r4, #16]
 800c460:	e7f1      	b.n	800c446 <_printf_float+0x1be>
 800c462:	2367      	movs	r3, #103	; 0x67
 800c464:	930a      	str	r3, [sp, #40]	; 0x28
 800c466:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c468:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c46a:	4293      	cmp	r3, r2
 800c46c:	db06      	blt.n	800c47c <_printf_float+0x1f4>
 800c46e:	6822      	ldr	r2, [r4, #0]
 800c470:	6123      	str	r3, [r4, #16]
 800c472:	07d2      	lsls	r2, r2, #31
 800c474:	d5e7      	bpl.n	800c446 <_printf_float+0x1be>
 800c476:	3301      	adds	r3, #1
 800c478:	6123      	str	r3, [r4, #16]
 800c47a:	e7e4      	b.n	800c446 <_printf_float+0x1be>
 800c47c:	2101      	movs	r1, #1
 800c47e:	2b00      	cmp	r3, #0
 800c480:	dc01      	bgt.n	800c486 <_printf_float+0x1fe>
 800c482:	1849      	adds	r1, r1, r1
 800c484:	1ac9      	subs	r1, r1, r3
 800c486:	1852      	adds	r2, r2, r1
 800c488:	e7e9      	b.n	800c45e <_printf_float+0x1d6>
 800c48a:	6822      	ldr	r2, [r4, #0]
 800c48c:	0553      	lsls	r3, r2, #21
 800c48e:	d407      	bmi.n	800c4a0 <_printf_float+0x218>
 800c490:	6923      	ldr	r3, [r4, #16]
 800c492:	002a      	movs	r2, r5
 800c494:	0038      	movs	r0, r7
 800c496:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c498:	47b0      	blx	r6
 800c49a:	1c43      	adds	r3, r0, #1
 800c49c:	d128      	bne.n	800c4f0 <_printf_float+0x268>
 800c49e:	e751      	b.n	800c344 <_printf_float+0xbc>
 800c4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4a2:	2b65      	cmp	r3, #101	; 0x65
 800c4a4:	d800      	bhi.n	800c4a8 <_printf_float+0x220>
 800c4a6:	e0e1      	b.n	800c66c <_printf_float+0x3e4>
 800c4a8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800c4aa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	f7f3 ffc8 	bl	8000444 <__aeabi_dcmpeq>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	d031      	beq.n	800c51c <_printf_float+0x294>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	0038      	movs	r0, r7
 800c4bc:	4a34      	ldr	r2, [pc, #208]	; (800c590 <_printf_float+0x308>)
 800c4be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c4c0:	47b0      	blx	r6
 800c4c2:	1c43      	adds	r3, r0, #1
 800c4c4:	d100      	bne.n	800c4c8 <_printf_float+0x240>
 800c4c6:	e73d      	b.n	800c344 <_printf_float+0xbc>
 800c4c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c4ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	db02      	blt.n	800c4d6 <_printf_float+0x24e>
 800c4d0:	6823      	ldr	r3, [r4, #0]
 800c4d2:	07db      	lsls	r3, r3, #31
 800c4d4:	d50c      	bpl.n	800c4f0 <_printf_float+0x268>
 800c4d6:	0038      	movs	r0, r7
 800c4d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c4de:	47b0      	blx	r6
 800c4e0:	2500      	movs	r5, #0
 800c4e2:	1c43      	adds	r3, r0, #1
 800c4e4:	d100      	bne.n	800c4e8 <_printf_float+0x260>
 800c4e6:	e72d      	b.n	800c344 <_printf_float+0xbc>
 800c4e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4ea:	3b01      	subs	r3, #1
 800c4ec:	42ab      	cmp	r3, r5
 800c4ee:	dc0a      	bgt.n	800c506 <_printf_float+0x27e>
 800c4f0:	6823      	ldr	r3, [r4, #0]
 800c4f2:	079b      	lsls	r3, r3, #30
 800c4f4:	d500      	bpl.n	800c4f8 <_printf_float+0x270>
 800c4f6:	e106      	b.n	800c706 <_printf_float+0x47e>
 800c4f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c4fa:	68e0      	ldr	r0, [r4, #12]
 800c4fc:	4298      	cmp	r0, r3
 800c4fe:	db00      	blt.n	800c502 <_printf_float+0x27a>
 800c500:	e722      	b.n	800c348 <_printf_float+0xc0>
 800c502:	0018      	movs	r0, r3
 800c504:	e720      	b.n	800c348 <_printf_float+0xc0>
 800c506:	0022      	movs	r2, r4
 800c508:	2301      	movs	r3, #1
 800c50a:	0038      	movs	r0, r7
 800c50c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c50e:	321a      	adds	r2, #26
 800c510:	47b0      	blx	r6
 800c512:	1c43      	adds	r3, r0, #1
 800c514:	d100      	bne.n	800c518 <_printf_float+0x290>
 800c516:	e715      	b.n	800c344 <_printf_float+0xbc>
 800c518:	3501      	adds	r5, #1
 800c51a:	e7e5      	b.n	800c4e8 <_printf_float+0x260>
 800c51c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c51e:	2b00      	cmp	r3, #0
 800c520:	dc38      	bgt.n	800c594 <_printf_float+0x30c>
 800c522:	2301      	movs	r3, #1
 800c524:	0038      	movs	r0, r7
 800c526:	4a1a      	ldr	r2, [pc, #104]	; (800c590 <_printf_float+0x308>)
 800c528:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c52a:	47b0      	blx	r6
 800c52c:	1c43      	adds	r3, r0, #1
 800c52e:	d100      	bne.n	800c532 <_printf_float+0x2aa>
 800c530:	e708      	b.n	800c344 <_printf_float+0xbc>
 800c532:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c534:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c536:	4313      	orrs	r3, r2
 800c538:	d102      	bne.n	800c540 <_printf_float+0x2b8>
 800c53a:	6823      	ldr	r3, [r4, #0]
 800c53c:	07db      	lsls	r3, r3, #31
 800c53e:	d5d7      	bpl.n	800c4f0 <_printf_float+0x268>
 800c540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c542:	0038      	movs	r0, r7
 800c544:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c546:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c548:	47b0      	blx	r6
 800c54a:	1c43      	adds	r3, r0, #1
 800c54c:	d100      	bne.n	800c550 <_printf_float+0x2c8>
 800c54e:	e6f9      	b.n	800c344 <_printf_float+0xbc>
 800c550:	2300      	movs	r3, #0
 800c552:	930a      	str	r3, [sp, #40]	; 0x28
 800c554:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c556:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c558:	425b      	negs	r3, r3
 800c55a:	4293      	cmp	r3, r2
 800c55c:	dc01      	bgt.n	800c562 <_printf_float+0x2da>
 800c55e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c560:	e797      	b.n	800c492 <_printf_float+0x20a>
 800c562:	0022      	movs	r2, r4
 800c564:	2301      	movs	r3, #1
 800c566:	0038      	movs	r0, r7
 800c568:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c56a:	321a      	adds	r2, #26
 800c56c:	47b0      	blx	r6
 800c56e:	1c43      	adds	r3, r0, #1
 800c570:	d100      	bne.n	800c574 <_printf_float+0x2ec>
 800c572:	e6e7      	b.n	800c344 <_printf_float+0xbc>
 800c574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c576:	3301      	adds	r3, #1
 800c578:	e7eb      	b.n	800c552 <_printf_float+0x2ca>
 800c57a:	46c0      	nop			; (mov r8, r8)
 800c57c:	7fefffff 	.word	0x7fefffff
 800c580:	0800f314 	.word	0x0800f314
 800c584:	0800f318 	.word	0x0800f318
 800c588:	0800f31c 	.word	0x0800f31c
 800c58c:	0800f320 	.word	0x0800f320
 800c590:	0800f324 	.word	0x0800f324
 800c594:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c596:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c598:	920a      	str	r2, [sp, #40]	; 0x28
 800c59a:	429a      	cmp	r2, r3
 800c59c:	dd00      	ble.n	800c5a0 <_printf_float+0x318>
 800c59e:	930a      	str	r3, [sp, #40]	; 0x28
 800c5a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	dc3c      	bgt.n	800c620 <_printf_float+0x398>
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	930d      	str	r3, [sp, #52]	; 0x34
 800c5aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ac:	43db      	mvns	r3, r3
 800c5ae:	17db      	asrs	r3, r3, #31
 800c5b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c5b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c5b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ba:	4013      	ands	r3, r2
 800c5bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5be:	1ad3      	subs	r3, r2, r3
 800c5c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	dc34      	bgt.n	800c630 <_printf_float+0x3a8>
 800c5c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	db3d      	blt.n	800c64a <_printf_float+0x3c2>
 800c5ce:	6823      	ldr	r3, [r4, #0]
 800c5d0:	07db      	lsls	r3, r3, #31
 800c5d2:	d43a      	bmi.n	800c64a <_printf_float+0x3c2>
 800c5d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c5d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c5da:	1ad3      	subs	r3, r2, r3
 800c5dc:	1a52      	subs	r2, r2, r1
 800c5de:	920a      	str	r2, [sp, #40]	; 0x28
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	dd00      	ble.n	800c5e6 <_printf_float+0x35e>
 800c5e4:	930a      	str	r3, [sp, #40]	; 0x28
 800c5e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	dc36      	bgt.n	800c65a <_printf_float+0x3d2>
 800c5ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ee:	2500      	movs	r5, #0
 800c5f0:	43db      	mvns	r3, r3
 800c5f2:	17db      	asrs	r3, r3, #31
 800c5f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c5f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c5fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c5fc:	1a9b      	subs	r3, r3, r2
 800c5fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c600:	400a      	ands	r2, r1
 800c602:	1a9b      	subs	r3, r3, r2
 800c604:	42ab      	cmp	r3, r5
 800c606:	dc00      	bgt.n	800c60a <_printf_float+0x382>
 800c608:	e772      	b.n	800c4f0 <_printf_float+0x268>
 800c60a:	0022      	movs	r2, r4
 800c60c:	2301      	movs	r3, #1
 800c60e:	0038      	movs	r0, r7
 800c610:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c612:	321a      	adds	r2, #26
 800c614:	47b0      	blx	r6
 800c616:	1c43      	adds	r3, r0, #1
 800c618:	d100      	bne.n	800c61c <_printf_float+0x394>
 800c61a:	e693      	b.n	800c344 <_printf_float+0xbc>
 800c61c:	3501      	adds	r5, #1
 800c61e:	e7ea      	b.n	800c5f6 <_printf_float+0x36e>
 800c620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c622:	002a      	movs	r2, r5
 800c624:	0038      	movs	r0, r7
 800c626:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c628:	47b0      	blx	r6
 800c62a:	1c43      	adds	r3, r0, #1
 800c62c:	d1bb      	bne.n	800c5a6 <_printf_float+0x31e>
 800c62e:	e689      	b.n	800c344 <_printf_float+0xbc>
 800c630:	0022      	movs	r2, r4
 800c632:	2301      	movs	r3, #1
 800c634:	0038      	movs	r0, r7
 800c636:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c638:	321a      	adds	r2, #26
 800c63a:	47b0      	blx	r6
 800c63c:	1c43      	adds	r3, r0, #1
 800c63e:	d100      	bne.n	800c642 <_printf_float+0x3ba>
 800c640:	e680      	b.n	800c344 <_printf_float+0xbc>
 800c642:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c644:	3301      	adds	r3, #1
 800c646:	930d      	str	r3, [sp, #52]	; 0x34
 800c648:	e7b3      	b.n	800c5b2 <_printf_float+0x32a>
 800c64a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c64c:	0038      	movs	r0, r7
 800c64e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c650:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c652:	47b0      	blx	r6
 800c654:	1c43      	adds	r3, r0, #1
 800c656:	d1bd      	bne.n	800c5d4 <_printf_float+0x34c>
 800c658:	e674      	b.n	800c344 <_printf_float+0xbc>
 800c65a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c65c:	0038      	movs	r0, r7
 800c65e:	18ea      	adds	r2, r5, r3
 800c660:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c664:	47b0      	blx	r6
 800c666:	1c43      	adds	r3, r0, #1
 800c668:	d1c0      	bne.n	800c5ec <_printf_float+0x364>
 800c66a:	e66b      	b.n	800c344 <_printf_float+0xbc>
 800c66c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c66e:	2b01      	cmp	r3, #1
 800c670:	dc02      	bgt.n	800c678 <_printf_float+0x3f0>
 800c672:	2301      	movs	r3, #1
 800c674:	421a      	tst	r2, r3
 800c676:	d034      	beq.n	800c6e2 <_printf_float+0x45a>
 800c678:	2301      	movs	r3, #1
 800c67a:	002a      	movs	r2, r5
 800c67c:	0038      	movs	r0, r7
 800c67e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c680:	47b0      	blx	r6
 800c682:	1c43      	adds	r3, r0, #1
 800c684:	d100      	bne.n	800c688 <_printf_float+0x400>
 800c686:	e65d      	b.n	800c344 <_printf_float+0xbc>
 800c688:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c68a:	0038      	movs	r0, r7
 800c68c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c68e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c690:	47b0      	blx	r6
 800c692:	1c43      	adds	r3, r0, #1
 800c694:	d100      	bne.n	800c698 <_printf_float+0x410>
 800c696:	e655      	b.n	800c344 <_printf_float+0xbc>
 800c698:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800c69a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c69c:	2200      	movs	r2, #0
 800c69e:	2300      	movs	r3, #0
 800c6a0:	f7f3 fed0 	bl	8000444 <__aeabi_dcmpeq>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	d11a      	bne.n	800c6de <_printf_float+0x456>
 800c6a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c6aa:	1c6a      	adds	r2, r5, #1
 800c6ac:	3b01      	subs	r3, #1
 800c6ae:	0038      	movs	r0, r7
 800c6b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6b2:	47b0      	blx	r6
 800c6b4:	1c43      	adds	r3, r0, #1
 800c6b6:	d10e      	bne.n	800c6d6 <_printf_float+0x44e>
 800c6b8:	e644      	b.n	800c344 <_printf_float+0xbc>
 800c6ba:	0022      	movs	r2, r4
 800c6bc:	2301      	movs	r3, #1
 800c6be:	0038      	movs	r0, r7
 800c6c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6c2:	321a      	adds	r2, #26
 800c6c4:	47b0      	blx	r6
 800c6c6:	1c43      	adds	r3, r0, #1
 800c6c8:	d100      	bne.n	800c6cc <_printf_float+0x444>
 800c6ca:	e63b      	b.n	800c344 <_printf_float+0xbc>
 800c6cc:	3501      	adds	r5, #1
 800c6ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c6d0:	3b01      	subs	r3, #1
 800c6d2:	42ab      	cmp	r3, r5
 800c6d4:	dcf1      	bgt.n	800c6ba <_printf_float+0x432>
 800c6d6:	0022      	movs	r2, r4
 800c6d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6da:	3250      	adds	r2, #80	; 0x50
 800c6dc:	e6da      	b.n	800c494 <_printf_float+0x20c>
 800c6de:	2500      	movs	r5, #0
 800c6e0:	e7f5      	b.n	800c6ce <_printf_float+0x446>
 800c6e2:	002a      	movs	r2, r5
 800c6e4:	e7e3      	b.n	800c6ae <_printf_float+0x426>
 800c6e6:	0022      	movs	r2, r4
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	0038      	movs	r0, r7
 800c6ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6ee:	3219      	adds	r2, #25
 800c6f0:	47b0      	blx	r6
 800c6f2:	1c43      	adds	r3, r0, #1
 800c6f4:	d100      	bne.n	800c6f8 <_printf_float+0x470>
 800c6f6:	e625      	b.n	800c344 <_printf_float+0xbc>
 800c6f8:	3501      	adds	r5, #1
 800c6fa:	68e3      	ldr	r3, [r4, #12]
 800c6fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c6fe:	1a9b      	subs	r3, r3, r2
 800c700:	42ab      	cmp	r3, r5
 800c702:	dcf0      	bgt.n	800c6e6 <_printf_float+0x45e>
 800c704:	e6f8      	b.n	800c4f8 <_printf_float+0x270>
 800c706:	2500      	movs	r5, #0
 800c708:	e7f7      	b.n	800c6fa <_printf_float+0x472>
 800c70a:	46c0      	nop			; (mov r8, r8)

0800c70c <_printf_common>:
 800c70c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c70e:	0015      	movs	r5, r2
 800c710:	9301      	str	r3, [sp, #4]
 800c712:	688a      	ldr	r2, [r1, #8]
 800c714:	690b      	ldr	r3, [r1, #16]
 800c716:	000c      	movs	r4, r1
 800c718:	9000      	str	r0, [sp, #0]
 800c71a:	4293      	cmp	r3, r2
 800c71c:	da00      	bge.n	800c720 <_printf_common+0x14>
 800c71e:	0013      	movs	r3, r2
 800c720:	0022      	movs	r2, r4
 800c722:	602b      	str	r3, [r5, #0]
 800c724:	3243      	adds	r2, #67	; 0x43
 800c726:	7812      	ldrb	r2, [r2, #0]
 800c728:	2a00      	cmp	r2, #0
 800c72a:	d001      	beq.n	800c730 <_printf_common+0x24>
 800c72c:	3301      	adds	r3, #1
 800c72e:	602b      	str	r3, [r5, #0]
 800c730:	6823      	ldr	r3, [r4, #0]
 800c732:	069b      	lsls	r3, r3, #26
 800c734:	d502      	bpl.n	800c73c <_printf_common+0x30>
 800c736:	682b      	ldr	r3, [r5, #0]
 800c738:	3302      	adds	r3, #2
 800c73a:	602b      	str	r3, [r5, #0]
 800c73c:	6822      	ldr	r2, [r4, #0]
 800c73e:	2306      	movs	r3, #6
 800c740:	0017      	movs	r7, r2
 800c742:	401f      	ands	r7, r3
 800c744:	421a      	tst	r2, r3
 800c746:	d027      	beq.n	800c798 <_printf_common+0x8c>
 800c748:	0023      	movs	r3, r4
 800c74a:	3343      	adds	r3, #67	; 0x43
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	1e5a      	subs	r2, r3, #1
 800c750:	4193      	sbcs	r3, r2
 800c752:	6822      	ldr	r2, [r4, #0]
 800c754:	0692      	lsls	r2, r2, #26
 800c756:	d430      	bmi.n	800c7ba <_printf_common+0xae>
 800c758:	0022      	movs	r2, r4
 800c75a:	9901      	ldr	r1, [sp, #4]
 800c75c:	9800      	ldr	r0, [sp, #0]
 800c75e:	9e08      	ldr	r6, [sp, #32]
 800c760:	3243      	adds	r2, #67	; 0x43
 800c762:	47b0      	blx	r6
 800c764:	1c43      	adds	r3, r0, #1
 800c766:	d025      	beq.n	800c7b4 <_printf_common+0xa8>
 800c768:	2306      	movs	r3, #6
 800c76a:	6820      	ldr	r0, [r4, #0]
 800c76c:	682a      	ldr	r2, [r5, #0]
 800c76e:	68e1      	ldr	r1, [r4, #12]
 800c770:	2500      	movs	r5, #0
 800c772:	4003      	ands	r3, r0
 800c774:	2b04      	cmp	r3, #4
 800c776:	d103      	bne.n	800c780 <_printf_common+0x74>
 800c778:	1a8d      	subs	r5, r1, r2
 800c77a:	43eb      	mvns	r3, r5
 800c77c:	17db      	asrs	r3, r3, #31
 800c77e:	401d      	ands	r5, r3
 800c780:	68a3      	ldr	r3, [r4, #8]
 800c782:	6922      	ldr	r2, [r4, #16]
 800c784:	4293      	cmp	r3, r2
 800c786:	dd01      	ble.n	800c78c <_printf_common+0x80>
 800c788:	1a9b      	subs	r3, r3, r2
 800c78a:	18ed      	adds	r5, r5, r3
 800c78c:	2700      	movs	r7, #0
 800c78e:	42bd      	cmp	r5, r7
 800c790:	d120      	bne.n	800c7d4 <_printf_common+0xc8>
 800c792:	2000      	movs	r0, #0
 800c794:	e010      	b.n	800c7b8 <_printf_common+0xac>
 800c796:	3701      	adds	r7, #1
 800c798:	68e3      	ldr	r3, [r4, #12]
 800c79a:	682a      	ldr	r2, [r5, #0]
 800c79c:	1a9b      	subs	r3, r3, r2
 800c79e:	42bb      	cmp	r3, r7
 800c7a0:	ddd2      	ble.n	800c748 <_printf_common+0x3c>
 800c7a2:	0022      	movs	r2, r4
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	9901      	ldr	r1, [sp, #4]
 800c7a8:	9800      	ldr	r0, [sp, #0]
 800c7aa:	9e08      	ldr	r6, [sp, #32]
 800c7ac:	3219      	adds	r2, #25
 800c7ae:	47b0      	blx	r6
 800c7b0:	1c43      	adds	r3, r0, #1
 800c7b2:	d1f0      	bne.n	800c796 <_printf_common+0x8a>
 800c7b4:	2001      	movs	r0, #1
 800c7b6:	4240      	negs	r0, r0
 800c7b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c7ba:	2030      	movs	r0, #48	; 0x30
 800c7bc:	18e1      	adds	r1, r4, r3
 800c7be:	3143      	adds	r1, #67	; 0x43
 800c7c0:	7008      	strb	r0, [r1, #0]
 800c7c2:	0021      	movs	r1, r4
 800c7c4:	1c5a      	adds	r2, r3, #1
 800c7c6:	3145      	adds	r1, #69	; 0x45
 800c7c8:	7809      	ldrb	r1, [r1, #0]
 800c7ca:	18a2      	adds	r2, r4, r2
 800c7cc:	3243      	adds	r2, #67	; 0x43
 800c7ce:	3302      	adds	r3, #2
 800c7d0:	7011      	strb	r1, [r2, #0]
 800c7d2:	e7c1      	b.n	800c758 <_printf_common+0x4c>
 800c7d4:	0022      	movs	r2, r4
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	9901      	ldr	r1, [sp, #4]
 800c7da:	9800      	ldr	r0, [sp, #0]
 800c7dc:	9e08      	ldr	r6, [sp, #32]
 800c7de:	321a      	adds	r2, #26
 800c7e0:	47b0      	blx	r6
 800c7e2:	1c43      	adds	r3, r0, #1
 800c7e4:	d0e6      	beq.n	800c7b4 <_printf_common+0xa8>
 800c7e6:	3701      	adds	r7, #1
 800c7e8:	e7d1      	b.n	800c78e <_printf_common+0x82>
	...

0800c7ec <_printf_i>:
 800c7ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ee:	b08b      	sub	sp, #44	; 0x2c
 800c7f0:	9206      	str	r2, [sp, #24]
 800c7f2:	000a      	movs	r2, r1
 800c7f4:	3243      	adds	r2, #67	; 0x43
 800c7f6:	9307      	str	r3, [sp, #28]
 800c7f8:	9005      	str	r0, [sp, #20]
 800c7fa:	9204      	str	r2, [sp, #16]
 800c7fc:	7e0a      	ldrb	r2, [r1, #24]
 800c7fe:	000c      	movs	r4, r1
 800c800:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c802:	2a78      	cmp	r2, #120	; 0x78
 800c804:	d807      	bhi.n	800c816 <_printf_i+0x2a>
 800c806:	2a62      	cmp	r2, #98	; 0x62
 800c808:	d809      	bhi.n	800c81e <_printf_i+0x32>
 800c80a:	2a00      	cmp	r2, #0
 800c80c:	d100      	bne.n	800c810 <_printf_i+0x24>
 800c80e:	e0c1      	b.n	800c994 <_printf_i+0x1a8>
 800c810:	2a58      	cmp	r2, #88	; 0x58
 800c812:	d100      	bne.n	800c816 <_printf_i+0x2a>
 800c814:	e08c      	b.n	800c930 <_printf_i+0x144>
 800c816:	0026      	movs	r6, r4
 800c818:	3642      	adds	r6, #66	; 0x42
 800c81a:	7032      	strb	r2, [r6, #0]
 800c81c:	e022      	b.n	800c864 <_printf_i+0x78>
 800c81e:	0010      	movs	r0, r2
 800c820:	3863      	subs	r0, #99	; 0x63
 800c822:	2815      	cmp	r0, #21
 800c824:	d8f7      	bhi.n	800c816 <_printf_i+0x2a>
 800c826:	f7f3 fc7d 	bl	8000124 <__gnu_thumb1_case_shi>
 800c82a:	0016      	.short	0x0016
 800c82c:	fff6001f 	.word	0xfff6001f
 800c830:	fff6fff6 	.word	0xfff6fff6
 800c834:	001ffff6 	.word	0x001ffff6
 800c838:	fff6fff6 	.word	0xfff6fff6
 800c83c:	fff6fff6 	.word	0xfff6fff6
 800c840:	003600a8 	.word	0x003600a8
 800c844:	fff6009a 	.word	0xfff6009a
 800c848:	00b9fff6 	.word	0x00b9fff6
 800c84c:	0036fff6 	.word	0x0036fff6
 800c850:	fff6fff6 	.word	0xfff6fff6
 800c854:	009e      	.short	0x009e
 800c856:	0026      	movs	r6, r4
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	3642      	adds	r6, #66	; 0x42
 800c85c:	1d11      	adds	r1, r2, #4
 800c85e:	6019      	str	r1, [r3, #0]
 800c860:	6813      	ldr	r3, [r2, #0]
 800c862:	7033      	strb	r3, [r6, #0]
 800c864:	2301      	movs	r3, #1
 800c866:	e0a7      	b.n	800c9b8 <_printf_i+0x1cc>
 800c868:	6808      	ldr	r0, [r1, #0]
 800c86a:	6819      	ldr	r1, [r3, #0]
 800c86c:	1d0a      	adds	r2, r1, #4
 800c86e:	0605      	lsls	r5, r0, #24
 800c870:	d50b      	bpl.n	800c88a <_printf_i+0x9e>
 800c872:	680d      	ldr	r5, [r1, #0]
 800c874:	601a      	str	r2, [r3, #0]
 800c876:	2d00      	cmp	r5, #0
 800c878:	da03      	bge.n	800c882 <_printf_i+0x96>
 800c87a:	232d      	movs	r3, #45	; 0x2d
 800c87c:	9a04      	ldr	r2, [sp, #16]
 800c87e:	426d      	negs	r5, r5
 800c880:	7013      	strb	r3, [r2, #0]
 800c882:	4b61      	ldr	r3, [pc, #388]	; (800ca08 <_printf_i+0x21c>)
 800c884:	270a      	movs	r7, #10
 800c886:	9303      	str	r3, [sp, #12]
 800c888:	e01b      	b.n	800c8c2 <_printf_i+0xd6>
 800c88a:	680d      	ldr	r5, [r1, #0]
 800c88c:	601a      	str	r2, [r3, #0]
 800c88e:	0641      	lsls	r1, r0, #25
 800c890:	d5f1      	bpl.n	800c876 <_printf_i+0x8a>
 800c892:	b22d      	sxth	r5, r5
 800c894:	e7ef      	b.n	800c876 <_printf_i+0x8a>
 800c896:	680d      	ldr	r5, [r1, #0]
 800c898:	6819      	ldr	r1, [r3, #0]
 800c89a:	1d08      	adds	r0, r1, #4
 800c89c:	6018      	str	r0, [r3, #0]
 800c89e:	062e      	lsls	r6, r5, #24
 800c8a0:	d501      	bpl.n	800c8a6 <_printf_i+0xba>
 800c8a2:	680d      	ldr	r5, [r1, #0]
 800c8a4:	e003      	b.n	800c8ae <_printf_i+0xc2>
 800c8a6:	066d      	lsls	r5, r5, #25
 800c8a8:	d5fb      	bpl.n	800c8a2 <_printf_i+0xb6>
 800c8aa:	680d      	ldr	r5, [r1, #0]
 800c8ac:	b2ad      	uxth	r5, r5
 800c8ae:	4b56      	ldr	r3, [pc, #344]	; (800ca08 <_printf_i+0x21c>)
 800c8b0:	2708      	movs	r7, #8
 800c8b2:	9303      	str	r3, [sp, #12]
 800c8b4:	2a6f      	cmp	r2, #111	; 0x6f
 800c8b6:	d000      	beq.n	800c8ba <_printf_i+0xce>
 800c8b8:	3702      	adds	r7, #2
 800c8ba:	0023      	movs	r3, r4
 800c8bc:	2200      	movs	r2, #0
 800c8be:	3343      	adds	r3, #67	; 0x43
 800c8c0:	701a      	strb	r2, [r3, #0]
 800c8c2:	6863      	ldr	r3, [r4, #4]
 800c8c4:	60a3      	str	r3, [r4, #8]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	db03      	blt.n	800c8d2 <_printf_i+0xe6>
 800c8ca:	2204      	movs	r2, #4
 800c8cc:	6821      	ldr	r1, [r4, #0]
 800c8ce:	4391      	bics	r1, r2
 800c8d0:	6021      	str	r1, [r4, #0]
 800c8d2:	2d00      	cmp	r5, #0
 800c8d4:	d102      	bne.n	800c8dc <_printf_i+0xf0>
 800c8d6:	9e04      	ldr	r6, [sp, #16]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d00c      	beq.n	800c8f6 <_printf_i+0x10a>
 800c8dc:	9e04      	ldr	r6, [sp, #16]
 800c8de:	0028      	movs	r0, r5
 800c8e0:	0039      	movs	r1, r7
 800c8e2:	f7f3 fcaf 	bl	8000244 <__aeabi_uidivmod>
 800c8e6:	9b03      	ldr	r3, [sp, #12]
 800c8e8:	3e01      	subs	r6, #1
 800c8ea:	5c5b      	ldrb	r3, [r3, r1]
 800c8ec:	7033      	strb	r3, [r6, #0]
 800c8ee:	002b      	movs	r3, r5
 800c8f0:	0005      	movs	r5, r0
 800c8f2:	429f      	cmp	r7, r3
 800c8f4:	d9f3      	bls.n	800c8de <_printf_i+0xf2>
 800c8f6:	2f08      	cmp	r7, #8
 800c8f8:	d109      	bne.n	800c90e <_printf_i+0x122>
 800c8fa:	6823      	ldr	r3, [r4, #0]
 800c8fc:	07db      	lsls	r3, r3, #31
 800c8fe:	d506      	bpl.n	800c90e <_printf_i+0x122>
 800c900:	6863      	ldr	r3, [r4, #4]
 800c902:	6922      	ldr	r2, [r4, #16]
 800c904:	4293      	cmp	r3, r2
 800c906:	dc02      	bgt.n	800c90e <_printf_i+0x122>
 800c908:	2330      	movs	r3, #48	; 0x30
 800c90a:	3e01      	subs	r6, #1
 800c90c:	7033      	strb	r3, [r6, #0]
 800c90e:	9b04      	ldr	r3, [sp, #16]
 800c910:	1b9b      	subs	r3, r3, r6
 800c912:	6123      	str	r3, [r4, #16]
 800c914:	9b07      	ldr	r3, [sp, #28]
 800c916:	0021      	movs	r1, r4
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	9805      	ldr	r0, [sp, #20]
 800c91c:	9b06      	ldr	r3, [sp, #24]
 800c91e:	aa09      	add	r2, sp, #36	; 0x24
 800c920:	f7ff fef4 	bl	800c70c <_printf_common>
 800c924:	1c43      	adds	r3, r0, #1
 800c926:	d14c      	bne.n	800c9c2 <_printf_i+0x1d6>
 800c928:	2001      	movs	r0, #1
 800c92a:	4240      	negs	r0, r0
 800c92c:	b00b      	add	sp, #44	; 0x2c
 800c92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c930:	3145      	adds	r1, #69	; 0x45
 800c932:	700a      	strb	r2, [r1, #0]
 800c934:	4a34      	ldr	r2, [pc, #208]	; (800ca08 <_printf_i+0x21c>)
 800c936:	9203      	str	r2, [sp, #12]
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	6821      	ldr	r1, [r4, #0]
 800c93c:	ca20      	ldmia	r2!, {r5}
 800c93e:	601a      	str	r2, [r3, #0]
 800c940:	0608      	lsls	r0, r1, #24
 800c942:	d516      	bpl.n	800c972 <_printf_i+0x186>
 800c944:	07cb      	lsls	r3, r1, #31
 800c946:	d502      	bpl.n	800c94e <_printf_i+0x162>
 800c948:	2320      	movs	r3, #32
 800c94a:	4319      	orrs	r1, r3
 800c94c:	6021      	str	r1, [r4, #0]
 800c94e:	2710      	movs	r7, #16
 800c950:	2d00      	cmp	r5, #0
 800c952:	d1b2      	bne.n	800c8ba <_printf_i+0xce>
 800c954:	2320      	movs	r3, #32
 800c956:	6822      	ldr	r2, [r4, #0]
 800c958:	439a      	bics	r2, r3
 800c95a:	6022      	str	r2, [r4, #0]
 800c95c:	e7ad      	b.n	800c8ba <_printf_i+0xce>
 800c95e:	2220      	movs	r2, #32
 800c960:	6809      	ldr	r1, [r1, #0]
 800c962:	430a      	orrs	r2, r1
 800c964:	6022      	str	r2, [r4, #0]
 800c966:	0022      	movs	r2, r4
 800c968:	2178      	movs	r1, #120	; 0x78
 800c96a:	3245      	adds	r2, #69	; 0x45
 800c96c:	7011      	strb	r1, [r2, #0]
 800c96e:	4a27      	ldr	r2, [pc, #156]	; (800ca0c <_printf_i+0x220>)
 800c970:	e7e1      	b.n	800c936 <_printf_i+0x14a>
 800c972:	0648      	lsls	r0, r1, #25
 800c974:	d5e6      	bpl.n	800c944 <_printf_i+0x158>
 800c976:	b2ad      	uxth	r5, r5
 800c978:	e7e4      	b.n	800c944 <_printf_i+0x158>
 800c97a:	681a      	ldr	r2, [r3, #0]
 800c97c:	680d      	ldr	r5, [r1, #0]
 800c97e:	1d10      	adds	r0, r2, #4
 800c980:	6949      	ldr	r1, [r1, #20]
 800c982:	6018      	str	r0, [r3, #0]
 800c984:	6813      	ldr	r3, [r2, #0]
 800c986:	062e      	lsls	r6, r5, #24
 800c988:	d501      	bpl.n	800c98e <_printf_i+0x1a2>
 800c98a:	6019      	str	r1, [r3, #0]
 800c98c:	e002      	b.n	800c994 <_printf_i+0x1a8>
 800c98e:	066d      	lsls	r5, r5, #25
 800c990:	d5fb      	bpl.n	800c98a <_printf_i+0x19e>
 800c992:	8019      	strh	r1, [r3, #0]
 800c994:	2300      	movs	r3, #0
 800c996:	9e04      	ldr	r6, [sp, #16]
 800c998:	6123      	str	r3, [r4, #16]
 800c99a:	e7bb      	b.n	800c914 <_printf_i+0x128>
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	1d11      	adds	r1, r2, #4
 800c9a0:	6019      	str	r1, [r3, #0]
 800c9a2:	6816      	ldr	r6, [r2, #0]
 800c9a4:	2100      	movs	r1, #0
 800c9a6:	0030      	movs	r0, r6
 800c9a8:	6862      	ldr	r2, [r4, #4]
 800c9aa:	f000 ff0d 	bl	800d7c8 <memchr>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	d001      	beq.n	800c9b6 <_printf_i+0x1ca>
 800c9b2:	1b80      	subs	r0, r0, r6
 800c9b4:	6060      	str	r0, [r4, #4]
 800c9b6:	6863      	ldr	r3, [r4, #4]
 800c9b8:	6123      	str	r3, [r4, #16]
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	9a04      	ldr	r2, [sp, #16]
 800c9be:	7013      	strb	r3, [r2, #0]
 800c9c0:	e7a8      	b.n	800c914 <_printf_i+0x128>
 800c9c2:	6923      	ldr	r3, [r4, #16]
 800c9c4:	0032      	movs	r2, r6
 800c9c6:	9906      	ldr	r1, [sp, #24]
 800c9c8:	9805      	ldr	r0, [sp, #20]
 800c9ca:	9d07      	ldr	r5, [sp, #28]
 800c9cc:	47a8      	blx	r5
 800c9ce:	1c43      	adds	r3, r0, #1
 800c9d0:	d0aa      	beq.n	800c928 <_printf_i+0x13c>
 800c9d2:	6823      	ldr	r3, [r4, #0]
 800c9d4:	079b      	lsls	r3, r3, #30
 800c9d6:	d415      	bmi.n	800ca04 <_printf_i+0x218>
 800c9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9da:	68e0      	ldr	r0, [r4, #12]
 800c9dc:	4298      	cmp	r0, r3
 800c9de:	daa5      	bge.n	800c92c <_printf_i+0x140>
 800c9e0:	0018      	movs	r0, r3
 800c9e2:	e7a3      	b.n	800c92c <_printf_i+0x140>
 800c9e4:	0022      	movs	r2, r4
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	9906      	ldr	r1, [sp, #24]
 800c9ea:	9805      	ldr	r0, [sp, #20]
 800c9ec:	9e07      	ldr	r6, [sp, #28]
 800c9ee:	3219      	adds	r2, #25
 800c9f0:	47b0      	blx	r6
 800c9f2:	1c43      	adds	r3, r0, #1
 800c9f4:	d098      	beq.n	800c928 <_printf_i+0x13c>
 800c9f6:	3501      	adds	r5, #1
 800c9f8:	68e3      	ldr	r3, [r4, #12]
 800c9fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9fc:	1a9b      	subs	r3, r3, r2
 800c9fe:	42ab      	cmp	r3, r5
 800ca00:	dcf0      	bgt.n	800c9e4 <_printf_i+0x1f8>
 800ca02:	e7e9      	b.n	800c9d8 <_printf_i+0x1ec>
 800ca04:	2500      	movs	r5, #0
 800ca06:	e7f7      	b.n	800c9f8 <_printf_i+0x20c>
 800ca08:	0800f326 	.word	0x0800f326
 800ca0c:	0800f337 	.word	0x0800f337

0800ca10 <_sbrk_r>:
 800ca10:	2300      	movs	r3, #0
 800ca12:	b570      	push	{r4, r5, r6, lr}
 800ca14:	4d06      	ldr	r5, [pc, #24]	; (800ca30 <_sbrk_r+0x20>)
 800ca16:	0004      	movs	r4, r0
 800ca18:	0008      	movs	r0, r1
 800ca1a:	602b      	str	r3, [r5, #0]
 800ca1c:	f7f9 fa5e 	bl	8005edc <_sbrk>
 800ca20:	1c43      	adds	r3, r0, #1
 800ca22:	d103      	bne.n	800ca2c <_sbrk_r+0x1c>
 800ca24:	682b      	ldr	r3, [r5, #0]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d000      	beq.n	800ca2c <_sbrk_r+0x1c>
 800ca2a:	6023      	str	r3, [r4, #0]
 800ca2c:	bd70      	pop	{r4, r5, r6, pc}
 800ca2e:	46c0      	nop			; (mov r8, r8)
 800ca30:	2000088c 	.word	0x2000088c

0800ca34 <siprintf>:
 800ca34:	b40e      	push	{r1, r2, r3}
 800ca36:	b500      	push	{lr}
 800ca38:	490b      	ldr	r1, [pc, #44]	; (800ca68 <siprintf+0x34>)
 800ca3a:	b09c      	sub	sp, #112	; 0x70
 800ca3c:	ab1d      	add	r3, sp, #116	; 0x74
 800ca3e:	9002      	str	r0, [sp, #8]
 800ca40:	9006      	str	r0, [sp, #24]
 800ca42:	9107      	str	r1, [sp, #28]
 800ca44:	9104      	str	r1, [sp, #16]
 800ca46:	4809      	ldr	r0, [pc, #36]	; (800ca6c <siprintf+0x38>)
 800ca48:	4909      	ldr	r1, [pc, #36]	; (800ca70 <siprintf+0x3c>)
 800ca4a:	cb04      	ldmia	r3!, {r2}
 800ca4c:	9105      	str	r1, [sp, #20]
 800ca4e:	6800      	ldr	r0, [r0, #0]
 800ca50:	a902      	add	r1, sp, #8
 800ca52:	9301      	str	r3, [sp, #4]
 800ca54:	f001 fafe 	bl	800e054 <_svfiprintf_r>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	9a02      	ldr	r2, [sp, #8]
 800ca5c:	7013      	strb	r3, [r2, #0]
 800ca5e:	b01c      	add	sp, #112	; 0x70
 800ca60:	bc08      	pop	{r3}
 800ca62:	b003      	add	sp, #12
 800ca64:	4718      	bx	r3
 800ca66:	46c0      	nop			; (mov r8, r8)
 800ca68:	7fffffff 	.word	0x7fffffff
 800ca6c:	20000010 	.word	0x20000010
 800ca70:	ffff0208 	.word	0xffff0208

0800ca74 <quorem>:
 800ca74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca76:	0006      	movs	r6, r0
 800ca78:	690b      	ldr	r3, [r1, #16]
 800ca7a:	6932      	ldr	r2, [r6, #16]
 800ca7c:	b087      	sub	sp, #28
 800ca7e:	2000      	movs	r0, #0
 800ca80:	9103      	str	r1, [sp, #12]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	db65      	blt.n	800cb52 <quorem+0xde>
 800ca86:	3b01      	subs	r3, #1
 800ca88:	009c      	lsls	r4, r3, #2
 800ca8a:	9300      	str	r3, [sp, #0]
 800ca8c:	000b      	movs	r3, r1
 800ca8e:	3314      	adds	r3, #20
 800ca90:	9305      	str	r3, [sp, #20]
 800ca92:	191b      	adds	r3, r3, r4
 800ca94:	9304      	str	r3, [sp, #16]
 800ca96:	0033      	movs	r3, r6
 800ca98:	3314      	adds	r3, #20
 800ca9a:	9302      	str	r3, [sp, #8]
 800ca9c:	191c      	adds	r4, r3, r4
 800ca9e:	9b04      	ldr	r3, [sp, #16]
 800caa0:	6827      	ldr	r7, [r4, #0]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	0038      	movs	r0, r7
 800caa6:	1c5d      	adds	r5, r3, #1
 800caa8:	0029      	movs	r1, r5
 800caaa:	9301      	str	r3, [sp, #4]
 800caac:	f7f3 fb44 	bl	8000138 <__udivsi3>
 800cab0:	9001      	str	r0, [sp, #4]
 800cab2:	42af      	cmp	r7, r5
 800cab4:	d324      	bcc.n	800cb00 <quorem+0x8c>
 800cab6:	2500      	movs	r5, #0
 800cab8:	46ac      	mov	ip, r5
 800caba:	9802      	ldr	r0, [sp, #8]
 800cabc:	9f05      	ldr	r7, [sp, #20]
 800cabe:	cf08      	ldmia	r7!, {r3}
 800cac0:	9a01      	ldr	r2, [sp, #4]
 800cac2:	b299      	uxth	r1, r3
 800cac4:	4351      	muls	r1, r2
 800cac6:	0c1b      	lsrs	r3, r3, #16
 800cac8:	4353      	muls	r3, r2
 800caca:	1949      	adds	r1, r1, r5
 800cacc:	0c0a      	lsrs	r2, r1, #16
 800cace:	189b      	adds	r3, r3, r2
 800cad0:	6802      	ldr	r2, [r0, #0]
 800cad2:	b289      	uxth	r1, r1
 800cad4:	b292      	uxth	r2, r2
 800cad6:	4462      	add	r2, ip
 800cad8:	1a52      	subs	r2, r2, r1
 800cada:	6801      	ldr	r1, [r0, #0]
 800cadc:	0c1d      	lsrs	r5, r3, #16
 800cade:	0c09      	lsrs	r1, r1, #16
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	1acb      	subs	r3, r1, r3
 800cae4:	1411      	asrs	r1, r2, #16
 800cae6:	185b      	adds	r3, r3, r1
 800cae8:	1419      	asrs	r1, r3, #16
 800caea:	b292      	uxth	r2, r2
 800caec:	041b      	lsls	r3, r3, #16
 800caee:	431a      	orrs	r2, r3
 800caf0:	9b04      	ldr	r3, [sp, #16]
 800caf2:	468c      	mov	ip, r1
 800caf4:	c004      	stmia	r0!, {r2}
 800caf6:	42bb      	cmp	r3, r7
 800caf8:	d2e1      	bcs.n	800cabe <quorem+0x4a>
 800cafa:	6823      	ldr	r3, [r4, #0]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d030      	beq.n	800cb62 <quorem+0xee>
 800cb00:	0030      	movs	r0, r6
 800cb02:	9903      	ldr	r1, [sp, #12]
 800cb04:	f001 f900 	bl	800dd08 <__mcmp>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	db21      	blt.n	800cb50 <quorem+0xdc>
 800cb0c:	0030      	movs	r0, r6
 800cb0e:	2400      	movs	r4, #0
 800cb10:	9b01      	ldr	r3, [sp, #4]
 800cb12:	9903      	ldr	r1, [sp, #12]
 800cb14:	3301      	adds	r3, #1
 800cb16:	9301      	str	r3, [sp, #4]
 800cb18:	3014      	adds	r0, #20
 800cb1a:	3114      	adds	r1, #20
 800cb1c:	6803      	ldr	r3, [r0, #0]
 800cb1e:	c920      	ldmia	r1!, {r5}
 800cb20:	b29a      	uxth	r2, r3
 800cb22:	1914      	adds	r4, r2, r4
 800cb24:	b2aa      	uxth	r2, r5
 800cb26:	1aa2      	subs	r2, r4, r2
 800cb28:	0c1b      	lsrs	r3, r3, #16
 800cb2a:	0c2d      	lsrs	r5, r5, #16
 800cb2c:	1414      	asrs	r4, r2, #16
 800cb2e:	1b5b      	subs	r3, r3, r5
 800cb30:	191b      	adds	r3, r3, r4
 800cb32:	141c      	asrs	r4, r3, #16
 800cb34:	b292      	uxth	r2, r2
 800cb36:	041b      	lsls	r3, r3, #16
 800cb38:	4313      	orrs	r3, r2
 800cb3a:	c008      	stmia	r0!, {r3}
 800cb3c:	9b04      	ldr	r3, [sp, #16]
 800cb3e:	428b      	cmp	r3, r1
 800cb40:	d2ec      	bcs.n	800cb1c <quorem+0xa8>
 800cb42:	9b00      	ldr	r3, [sp, #0]
 800cb44:	9a02      	ldr	r2, [sp, #8]
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	18d3      	adds	r3, r2, r3
 800cb4a:	681a      	ldr	r2, [r3, #0]
 800cb4c:	2a00      	cmp	r2, #0
 800cb4e:	d015      	beq.n	800cb7c <quorem+0x108>
 800cb50:	9801      	ldr	r0, [sp, #4]
 800cb52:	b007      	add	sp, #28
 800cb54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb56:	6823      	ldr	r3, [r4, #0]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d106      	bne.n	800cb6a <quorem+0xf6>
 800cb5c:	9b00      	ldr	r3, [sp, #0]
 800cb5e:	3b01      	subs	r3, #1
 800cb60:	9300      	str	r3, [sp, #0]
 800cb62:	9b02      	ldr	r3, [sp, #8]
 800cb64:	3c04      	subs	r4, #4
 800cb66:	42a3      	cmp	r3, r4
 800cb68:	d3f5      	bcc.n	800cb56 <quorem+0xe2>
 800cb6a:	9b00      	ldr	r3, [sp, #0]
 800cb6c:	6133      	str	r3, [r6, #16]
 800cb6e:	e7c7      	b.n	800cb00 <quorem+0x8c>
 800cb70:	681a      	ldr	r2, [r3, #0]
 800cb72:	2a00      	cmp	r2, #0
 800cb74:	d106      	bne.n	800cb84 <quorem+0x110>
 800cb76:	9a00      	ldr	r2, [sp, #0]
 800cb78:	3a01      	subs	r2, #1
 800cb7a:	9200      	str	r2, [sp, #0]
 800cb7c:	9a02      	ldr	r2, [sp, #8]
 800cb7e:	3b04      	subs	r3, #4
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d3f5      	bcc.n	800cb70 <quorem+0xfc>
 800cb84:	9b00      	ldr	r3, [sp, #0]
 800cb86:	6133      	str	r3, [r6, #16]
 800cb88:	e7e2      	b.n	800cb50 <quorem+0xdc>
	...

0800cb8c <_dtoa_r>:
 800cb8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb8e:	b09d      	sub	sp, #116	; 0x74
 800cb90:	9202      	str	r2, [sp, #8]
 800cb92:	9303      	str	r3, [sp, #12]
 800cb94:	9b02      	ldr	r3, [sp, #8]
 800cb96:	9c03      	ldr	r4, [sp, #12]
 800cb98:	9308      	str	r3, [sp, #32]
 800cb9a:	9409      	str	r4, [sp, #36]	; 0x24
 800cb9c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800cb9e:	0007      	movs	r7, r0
 800cba0:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800cba2:	2c00      	cmp	r4, #0
 800cba4:	d10e      	bne.n	800cbc4 <_dtoa_r+0x38>
 800cba6:	2010      	movs	r0, #16
 800cba8:	f7ff f9b8 	bl	800bf1c <malloc>
 800cbac:	1e02      	subs	r2, r0, #0
 800cbae:	6278      	str	r0, [r7, #36]	; 0x24
 800cbb0:	d104      	bne.n	800cbbc <_dtoa_r+0x30>
 800cbb2:	21ea      	movs	r1, #234	; 0xea
 800cbb4:	4bc7      	ldr	r3, [pc, #796]	; (800ced4 <_dtoa_r+0x348>)
 800cbb6:	48c8      	ldr	r0, [pc, #800]	; (800ced8 <_dtoa_r+0x34c>)
 800cbb8:	f001 fb4c 	bl	800e254 <__assert_func>
 800cbbc:	6044      	str	r4, [r0, #4]
 800cbbe:	6084      	str	r4, [r0, #8]
 800cbc0:	6004      	str	r4, [r0, #0]
 800cbc2:	60c4      	str	r4, [r0, #12]
 800cbc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbc6:	6819      	ldr	r1, [r3, #0]
 800cbc8:	2900      	cmp	r1, #0
 800cbca:	d00a      	beq.n	800cbe2 <_dtoa_r+0x56>
 800cbcc:	685a      	ldr	r2, [r3, #4]
 800cbce:	2301      	movs	r3, #1
 800cbd0:	4093      	lsls	r3, r2
 800cbd2:	604a      	str	r2, [r1, #4]
 800cbd4:	608b      	str	r3, [r1, #8]
 800cbd6:	0038      	movs	r0, r7
 800cbd8:	f000 fe56 	bl	800d888 <_Bfree>
 800cbdc:	2200      	movs	r2, #0
 800cbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe0:	601a      	str	r2, [r3, #0]
 800cbe2:	9b03      	ldr	r3, [sp, #12]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	da20      	bge.n	800cc2a <_dtoa_r+0x9e>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	602b      	str	r3, [r5, #0]
 800cbec:	9b03      	ldr	r3, [sp, #12]
 800cbee:	005b      	lsls	r3, r3, #1
 800cbf0:	085b      	lsrs	r3, r3, #1
 800cbf2:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cbf6:	4bb9      	ldr	r3, [pc, #740]	; (800cedc <_dtoa_r+0x350>)
 800cbf8:	4ab8      	ldr	r2, [pc, #736]	; (800cedc <_dtoa_r+0x350>)
 800cbfa:	402b      	ands	r3, r5
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d117      	bne.n	800cc30 <_dtoa_r+0xa4>
 800cc00:	4bb7      	ldr	r3, [pc, #732]	; (800cee0 <_dtoa_r+0x354>)
 800cc02:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cc04:	0328      	lsls	r0, r5, #12
 800cc06:	6013      	str	r3, [r2, #0]
 800cc08:	9b02      	ldr	r3, [sp, #8]
 800cc0a:	0b00      	lsrs	r0, r0, #12
 800cc0c:	4318      	orrs	r0, r3
 800cc0e:	d101      	bne.n	800cc14 <_dtoa_r+0x88>
 800cc10:	f000 fdbf 	bl	800d792 <_dtoa_r+0xc06>
 800cc14:	48b3      	ldr	r0, [pc, #716]	; (800cee4 <_dtoa_r+0x358>)
 800cc16:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cc18:	9006      	str	r0, [sp, #24]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d002      	beq.n	800cc24 <_dtoa_r+0x98>
 800cc1e:	4bb2      	ldr	r3, [pc, #712]	; (800cee8 <_dtoa_r+0x35c>)
 800cc20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cc22:	6013      	str	r3, [r2, #0]
 800cc24:	9806      	ldr	r0, [sp, #24]
 800cc26:	b01d      	add	sp, #116	; 0x74
 800cc28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	602b      	str	r3, [r5, #0]
 800cc2e:	e7e1      	b.n	800cbf4 <_dtoa_r+0x68>
 800cc30:	9b08      	ldr	r3, [sp, #32]
 800cc32:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800cc34:	9312      	str	r3, [sp, #72]	; 0x48
 800cc36:	9413      	str	r4, [sp, #76]	; 0x4c
 800cc38:	9812      	ldr	r0, [sp, #72]	; 0x48
 800cc3a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	2300      	movs	r3, #0
 800cc40:	f7f3 fc00 	bl	8000444 <__aeabi_dcmpeq>
 800cc44:	1e04      	subs	r4, r0, #0
 800cc46:	d009      	beq.n	800cc5c <_dtoa_r+0xd0>
 800cc48:	2301      	movs	r3, #1
 800cc4a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cc4c:	6013      	str	r3, [r2, #0]
 800cc4e:	4ba7      	ldr	r3, [pc, #668]	; (800ceec <_dtoa_r+0x360>)
 800cc50:	9306      	str	r3, [sp, #24]
 800cc52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d0e5      	beq.n	800cc24 <_dtoa_r+0x98>
 800cc58:	4ba5      	ldr	r3, [pc, #660]	; (800cef0 <_dtoa_r+0x364>)
 800cc5a:	e7e1      	b.n	800cc20 <_dtoa_r+0x94>
 800cc5c:	ab1a      	add	r3, sp, #104	; 0x68
 800cc5e:	9301      	str	r3, [sp, #4]
 800cc60:	ab1b      	add	r3, sp, #108	; 0x6c
 800cc62:	9300      	str	r3, [sp, #0]
 800cc64:	0038      	movs	r0, r7
 800cc66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc6a:	f001 f901 	bl	800de70 <__d2b>
 800cc6e:	006e      	lsls	r6, r5, #1
 800cc70:	9005      	str	r0, [sp, #20]
 800cc72:	0d76      	lsrs	r6, r6, #21
 800cc74:	d100      	bne.n	800cc78 <_dtoa_r+0xec>
 800cc76:	e07c      	b.n	800cd72 <_dtoa_r+0x1e6>
 800cc78:	9812      	ldr	r0, [sp, #72]	; 0x48
 800cc7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cc7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc7e:	4a9d      	ldr	r2, [pc, #628]	; (800cef4 <_dtoa_r+0x368>)
 800cc80:	031b      	lsls	r3, r3, #12
 800cc82:	0b1b      	lsrs	r3, r3, #12
 800cc84:	431a      	orrs	r2, r3
 800cc86:	0011      	movs	r1, r2
 800cc88:	4b9b      	ldr	r3, [pc, #620]	; (800cef8 <_dtoa_r+0x36c>)
 800cc8a:	9418      	str	r4, [sp, #96]	; 0x60
 800cc8c:	18f6      	adds	r6, r6, r3
 800cc8e:	2200      	movs	r2, #0
 800cc90:	4b9a      	ldr	r3, [pc, #616]	; (800cefc <_dtoa_r+0x370>)
 800cc92:	f7f5 f967 	bl	8001f64 <__aeabi_dsub>
 800cc96:	4a9a      	ldr	r2, [pc, #616]	; (800cf00 <_dtoa_r+0x374>)
 800cc98:	4b9a      	ldr	r3, [pc, #616]	; (800cf04 <_dtoa_r+0x378>)
 800cc9a:	f7f4 fef7 	bl	8001a8c <__aeabi_dmul>
 800cc9e:	4a9a      	ldr	r2, [pc, #616]	; (800cf08 <_dtoa_r+0x37c>)
 800cca0:	4b9a      	ldr	r3, [pc, #616]	; (800cf0c <_dtoa_r+0x380>)
 800cca2:	f7f3 ffb5 	bl	8000c10 <__aeabi_dadd>
 800cca6:	0004      	movs	r4, r0
 800cca8:	0030      	movs	r0, r6
 800ccaa:	000d      	movs	r5, r1
 800ccac:	f7f5 fd40 	bl	8002730 <__aeabi_i2d>
 800ccb0:	4a97      	ldr	r2, [pc, #604]	; (800cf10 <_dtoa_r+0x384>)
 800ccb2:	4b98      	ldr	r3, [pc, #608]	; (800cf14 <_dtoa_r+0x388>)
 800ccb4:	f7f4 feea 	bl	8001a8c <__aeabi_dmul>
 800ccb8:	0002      	movs	r2, r0
 800ccba:	000b      	movs	r3, r1
 800ccbc:	0020      	movs	r0, r4
 800ccbe:	0029      	movs	r1, r5
 800ccc0:	f7f3 ffa6 	bl	8000c10 <__aeabi_dadd>
 800ccc4:	0004      	movs	r4, r0
 800ccc6:	000d      	movs	r5, r1
 800ccc8:	f7f5 fcfc 	bl	80026c4 <__aeabi_d2iz>
 800cccc:	2200      	movs	r2, #0
 800ccce:	9002      	str	r0, [sp, #8]
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	0020      	movs	r0, r4
 800ccd4:	0029      	movs	r1, r5
 800ccd6:	f7f3 fbbb 	bl	8000450 <__aeabi_dcmplt>
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	d00b      	beq.n	800ccf6 <_dtoa_r+0x16a>
 800ccde:	9802      	ldr	r0, [sp, #8]
 800cce0:	f7f5 fd26 	bl	8002730 <__aeabi_i2d>
 800cce4:	002b      	movs	r3, r5
 800cce6:	0022      	movs	r2, r4
 800cce8:	f7f3 fbac 	bl	8000444 <__aeabi_dcmpeq>
 800ccec:	4243      	negs	r3, r0
 800ccee:	4158      	adcs	r0, r3
 800ccf0:	9b02      	ldr	r3, [sp, #8]
 800ccf2:	1a1b      	subs	r3, r3, r0
 800ccf4:	9302      	str	r3, [sp, #8]
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	9316      	str	r3, [sp, #88]	; 0x58
 800ccfa:	9b02      	ldr	r3, [sp, #8]
 800ccfc:	2b16      	cmp	r3, #22
 800ccfe:	d80f      	bhi.n	800cd20 <_dtoa_r+0x194>
 800cd00:	9812      	ldr	r0, [sp, #72]	; 0x48
 800cd02:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cd04:	00da      	lsls	r2, r3, #3
 800cd06:	4b84      	ldr	r3, [pc, #528]	; (800cf18 <_dtoa_r+0x38c>)
 800cd08:	189b      	adds	r3, r3, r2
 800cd0a:	681a      	ldr	r2, [r3, #0]
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	f7f3 fb9f 	bl	8000450 <__aeabi_dcmplt>
 800cd12:	2800      	cmp	r0, #0
 800cd14:	d049      	beq.n	800cdaa <_dtoa_r+0x21e>
 800cd16:	9b02      	ldr	r3, [sp, #8]
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	9302      	str	r3, [sp, #8]
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	9316      	str	r3, [sp, #88]	; 0x58
 800cd20:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cd22:	1b9e      	subs	r6, r3, r6
 800cd24:	2300      	movs	r3, #0
 800cd26:	930a      	str	r3, [sp, #40]	; 0x28
 800cd28:	0033      	movs	r3, r6
 800cd2a:	3b01      	subs	r3, #1
 800cd2c:	930d      	str	r3, [sp, #52]	; 0x34
 800cd2e:	d504      	bpl.n	800cd3a <_dtoa_r+0x1ae>
 800cd30:	2301      	movs	r3, #1
 800cd32:	1b9b      	subs	r3, r3, r6
 800cd34:	930a      	str	r3, [sp, #40]	; 0x28
 800cd36:	2300      	movs	r3, #0
 800cd38:	930d      	str	r3, [sp, #52]	; 0x34
 800cd3a:	9b02      	ldr	r3, [sp, #8]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	db36      	blt.n	800cdae <_dtoa_r+0x222>
 800cd40:	9a02      	ldr	r2, [sp, #8]
 800cd42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd44:	4694      	mov	ip, r2
 800cd46:	4463      	add	r3, ip
 800cd48:	930d      	str	r3, [sp, #52]	; 0x34
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	9215      	str	r2, [sp, #84]	; 0x54
 800cd4e:	930e      	str	r3, [sp, #56]	; 0x38
 800cd50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd52:	2401      	movs	r4, #1
 800cd54:	2b09      	cmp	r3, #9
 800cd56:	d864      	bhi.n	800ce22 <_dtoa_r+0x296>
 800cd58:	2b05      	cmp	r3, #5
 800cd5a:	dd02      	ble.n	800cd62 <_dtoa_r+0x1d6>
 800cd5c:	2400      	movs	r4, #0
 800cd5e:	3b04      	subs	r3, #4
 800cd60:	9322      	str	r3, [sp, #136]	; 0x88
 800cd62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd64:	1e98      	subs	r0, r3, #2
 800cd66:	2803      	cmp	r0, #3
 800cd68:	d864      	bhi.n	800ce34 <_dtoa_r+0x2a8>
 800cd6a:	f7f3 f9d1 	bl	8000110 <__gnu_thumb1_case_uqi>
 800cd6e:	3829      	.short	0x3829
 800cd70:	5836      	.short	0x5836
 800cd72:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cd74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800cd76:	189e      	adds	r6, r3, r2
 800cd78:	4b68      	ldr	r3, [pc, #416]	; (800cf1c <_dtoa_r+0x390>)
 800cd7a:	18f2      	adds	r2, r6, r3
 800cd7c:	2a20      	cmp	r2, #32
 800cd7e:	dd0f      	ble.n	800cda0 <_dtoa_r+0x214>
 800cd80:	2340      	movs	r3, #64	; 0x40
 800cd82:	1a9b      	subs	r3, r3, r2
 800cd84:	409d      	lsls	r5, r3
 800cd86:	4b66      	ldr	r3, [pc, #408]	; (800cf20 <_dtoa_r+0x394>)
 800cd88:	9802      	ldr	r0, [sp, #8]
 800cd8a:	18f3      	adds	r3, r6, r3
 800cd8c:	40d8      	lsrs	r0, r3
 800cd8e:	4328      	orrs	r0, r5
 800cd90:	f7f5 fcfe 	bl	8002790 <__aeabi_ui2d>
 800cd94:	2301      	movs	r3, #1
 800cd96:	4c63      	ldr	r4, [pc, #396]	; (800cf24 <_dtoa_r+0x398>)
 800cd98:	3e01      	subs	r6, #1
 800cd9a:	1909      	adds	r1, r1, r4
 800cd9c:	9318      	str	r3, [sp, #96]	; 0x60
 800cd9e:	e776      	b.n	800cc8e <_dtoa_r+0x102>
 800cda0:	2320      	movs	r3, #32
 800cda2:	9802      	ldr	r0, [sp, #8]
 800cda4:	1a9b      	subs	r3, r3, r2
 800cda6:	4098      	lsls	r0, r3
 800cda8:	e7f2      	b.n	800cd90 <_dtoa_r+0x204>
 800cdaa:	9016      	str	r0, [sp, #88]	; 0x58
 800cdac:	e7b8      	b.n	800cd20 <_dtoa_r+0x194>
 800cdae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdb0:	9a02      	ldr	r2, [sp, #8]
 800cdb2:	1a9b      	subs	r3, r3, r2
 800cdb4:	930a      	str	r3, [sp, #40]	; 0x28
 800cdb6:	4253      	negs	r3, r2
 800cdb8:	930e      	str	r3, [sp, #56]	; 0x38
 800cdba:	2300      	movs	r3, #0
 800cdbc:	9315      	str	r3, [sp, #84]	; 0x54
 800cdbe:	e7c7      	b.n	800cd50 <_dtoa_r+0x1c4>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cdc6:	930c      	str	r3, [sp, #48]	; 0x30
 800cdc8:	9307      	str	r3, [sp, #28]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	dc13      	bgt.n	800cdf6 <_dtoa_r+0x26a>
 800cdce:	2301      	movs	r3, #1
 800cdd0:	001a      	movs	r2, r3
 800cdd2:	930c      	str	r3, [sp, #48]	; 0x30
 800cdd4:	9307      	str	r3, [sp, #28]
 800cdd6:	9223      	str	r2, [sp, #140]	; 0x8c
 800cdd8:	e00d      	b.n	800cdf6 <_dtoa_r+0x26a>
 800cdda:	2301      	movs	r3, #1
 800cddc:	e7f1      	b.n	800cdc2 <_dtoa_r+0x236>
 800cdde:	2300      	movs	r3, #0
 800cde0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800cde2:	930f      	str	r3, [sp, #60]	; 0x3c
 800cde4:	4694      	mov	ip, r2
 800cde6:	9b02      	ldr	r3, [sp, #8]
 800cde8:	4463      	add	r3, ip
 800cdea:	930c      	str	r3, [sp, #48]	; 0x30
 800cdec:	3301      	adds	r3, #1
 800cdee:	9307      	str	r3, [sp, #28]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	dc00      	bgt.n	800cdf6 <_dtoa_r+0x26a>
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cdfa:	6042      	str	r2, [r0, #4]
 800cdfc:	3204      	adds	r2, #4
 800cdfe:	0015      	movs	r5, r2
 800ce00:	3514      	adds	r5, #20
 800ce02:	6841      	ldr	r1, [r0, #4]
 800ce04:	429d      	cmp	r5, r3
 800ce06:	d919      	bls.n	800ce3c <_dtoa_r+0x2b0>
 800ce08:	0038      	movs	r0, r7
 800ce0a:	f000 fcf9 	bl	800d800 <_Balloc>
 800ce0e:	9006      	str	r0, [sp, #24]
 800ce10:	2800      	cmp	r0, #0
 800ce12:	d117      	bne.n	800ce44 <_dtoa_r+0x2b8>
 800ce14:	21d5      	movs	r1, #213	; 0xd5
 800ce16:	0002      	movs	r2, r0
 800ce18:	4b43      	ldr	r3, [pc, #268]	; (800cf28 <_dtoa_r+0x39c>)
 800ce1a:	0049      	lsls	r1, r1, #1
 800ce1c:	e6cb      	b.n	800cbb6 <_dtoa_r+0x2a>
 800ce1e:	2301      	movs	r3, #1
 800ce20:	e7de      	b.n	800cde0 <_dtoa_r+0x254>
 800ce22:	2300      	movs	r3, #0
 800ce24:	940f      	str	r4, [sp, #60]	; 0x3c
 800ce26:	9322      	str	r3, [sp, #136]	; 0x88
 800ce28:	3b01      	subs	r3, #1
 800ce2a:	930c      	str	r3, [sp, #48]	; 0x30
 800ce2c:	9307      	str	r3, [sp, #28]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	3313      	adds	r3, #19
 800ce32:	e7d0      	b.n	800cdd6 <_dtoa_r+0x24a>
 800ce34:	2301      	movs	r3, #1
 800ce36:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce38:	3b02      	subs	r3, #2
 800ce3a:	e7f6      	b.n	800ce2a <_dtoa_r+0x29e>
 800ce3c:	3101      	adds	r1, #1
 800ce3e:	6041      	str	r1, [r0, #4]
 800ce40:	0052      	lsls	r2, r2, #1
 800ce42:	e7dc      	b.n	800cdfe <_dtoa_r+0x272>
 800ce44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce46:	9a06      	ldr	r2, [sp, #24]
 800ce48:	601a      	str	r2, [r3, #0]
 800ce4a:	9b07      	ldr	r3, [sp, #28]
 800ce4c:	2b0e      	cmp	r3, #14
 800ce4e:	d900      	bls.n	800ce52 <_dtoa_r+0x2c6>
 800ce50:	e0eb      	b.n	800d02a <_dtoa_r+0x49e>
 800ce52:	2c00      	cmp	r4, #0
 800ce54:	d100      	bne.n	800ce58 <_dtoa_r+0x2cc>
 800ce56:	e0e8      	b.n	800d02a <_dtoa_r+0x49e>
 800ce58:	9b02      	ldr	r3, [sp, #8]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	dd68      	ble.n	800cf30 <_dtoa_r+0x3a4>
 800ce5e:	001a      	movs	r2, r3
 800ce60:	210f      	movs	r1, #15
 800ce62:	4b2d      	ldr	r3, [pc, #180]	; (800cf18 <_dtoa_r+0x38c>)
 800ce64:	400a      	ands	r2, r1
 800ce66:	00d2      	lsls	r2, r2, #3
 800ce68:	189b      	adds	r3, r3, r2
 800ce6a:	681d      	ldr	r5, [r3, #0]
 800ce6c:	685e      	ldr	r6, [r3, #4]
 800ce6e:	9b02      	ldr	r3, [sp, #8]
 800ce70:	111c      	asrs	r4, r3, #4
 800ce72:	2302      	movs	r3, #2
 800ce74:	9310      	str	r3, [sp, #64]	; 0x40
 800ce76:	9b02      	ldr	r3, [sp, #8]
 800ce78:	05db      	lsls	r3, r3, #23
 800ce7a:	d50b      	bpl.n	800ce94 <_dtoa_r+0x308>
 800ce7c:	4b2b      	ldr	r3, [pc, #172]	; (800cf2c <_dtoa_r+0x3a0>)
 800ce7e:	400c      	ands	r4, r1
 800ce80:	6a1a      	ldr	r2, [r3, #32]
 800ce82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce84:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ce86:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ce88:	f7f4 f9fe 	bl	8001288 <__aeabi_ddiv>
 800ce8c:	2303      	movs	r3, #3
 800ce8e:	9008      	str	r0, [sp, #32]
 800ce90:	9109      	str	r1, [sp, #36]	; 0x24
 800ce92:	9310      	str	r3, [sp, #64]	; 0x40
 800ce94:	4b25      	ldr	r3, [pc, #148]	; (800cf2c <_dtoa_r+0x3a0>)
 800ce96:	9314      	str	r3, [sp, #80]	; 0x50
 800ce98:	2c00      	cmp	r4, #0
 800ce9a:	d108      	bne.n	800ceae <_dtoa_r+0x322>
 800ce9c:	9808      	ldr	r0, [sp, #32]
 800ce9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cea0:	002a      	movs	r2, r5
 800cea2:	0033      	movs	r3, r6
 800cea4:	f7f4 f9f0 	bl	8001288 <__aeabi_ddiv>
 800cea8:	9008      	str	r0, [sp, #32]
 800ceaa:	9109      	str	r1, [sp, #36]	; 0x24
 800ceac:	e05c      	b.n	800cf68 <_dtoa_r+0x3dc>
 800ceae:	2301      	movs	r3, #1
 800ceb0:	421c      	tst	r4, r3
 800ceb2:	d00b      	beq.n	800cecc <_dtoa_r+0x340>
 800ceb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ceb6:	0028      	movs	r0, r5
 800ceb8:	3301      	adds	r3, #1
 800ceba:	9310      	str	r3, [sp, #64]	; 0x40
 800cebc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cebe:	0031      	movs	r1, r6
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	f7f4 fde2 	bl	8001a8c <__aeabi_dmul>
 800cec8:	0005      	movs	r5, r0
 800ceca:	000e      	movs	r6, r1
 800cecc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cece:	1064      	asrs	r4, r4, #1
 800ced0:	3308      	adds	r3, #8
 800ced2:	e7e0      	b.n	800ce96 <_dtoa_r+0x30a>
 800ced4:	0800f355 	.word	0x0800f355
 800ced8:	0800f36c 	.word	0x0800f36c
 800cedc:	7ff00000 	.word	0x7ff00000
 800cee0:	0000270f 	.word	0x0000270f
 800cee4:	0800f351 	.word	0x0800f351
 800cee8:	0800f354 	.word	0x0800f354
 800ceec:	0800f324 	.word	0x0800f324
 800cef0:	0800f325 	.word	0x0800f325
 800cef4:	3ff00000 	.word	0x3ff00000
 800cef8:	fffffc01 	.word	0xfffffc01
 800cefc:	3ff80000 	.word	0x3ff80000
 800cf00:	636f4361 	.word	0x636f4361
 800cf04:	3fd287a7 	.word	0x3fd287a7
 800cf08:	8b60c8b3 	.word	0x8b60c8b3
 800cf0c:	3fc68a28 	.word	0x3fc68a28
 800cf10:	509f79fb 	.word	0x509f79fb
 800cf14:	3fd34413 	.word	0x3fd34413
 800cf18:	0800f460 	.word	0x0800f460
 800cf1c:	00000432 	.word	0x00000432
 800cf20:	00000412 	.word	0x00000412
 800cf24:	fe100000 	.word	0xfe100000
 800cf28:	0800f3c7 	.word	0x0800f3c7
 800cf2c:	0800f438 	.word	0x0800f438
 800cf30:	2302      	movs	r3, #2
 800cf32:	9310      	str	r3, [sp, #64]	; 0x40
 800cf34:	9b02      	ldr	r3, [sp, #8]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d016      	beq.n	800cf68 <_dtoa_r+0x3dc>
 800cf3a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800cf3c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cf3e:	425c      	negs	r4, r3
 800cf40:	230f      	movs	r3, #15
 800cf42:	4ab6      	ldr	r2, [pc, #728]	; (800d21c <_dtoa_r+0x690>)
 800cf44:	4023      	ands	r3, r4
 800cf46:	00db      	lsls	r3, r3, #3
 800cf48:	18d3      	adds	r3, r2, r3
 800cf4a:	681a      	ldr	r2, [r3, #0]
 800cf4c:	685b      	ldr	r3, [r3, #4]
 800cf4e:	f7f4 fd9d 	bl	8001a8c <__aeabi_dmul>
 800cf52:	2601      	movs	r6, #1
 800cf54:	2300      	movs	r3, #0
 800cf56:	9008      	str	r0, [sp, #32]
 800cf58:	9109      	str	r1, [sp, #36]	; 0x24
 800cf5a:	4db1      	ldr	r5, [pc, #708]	; (800d220 <_dtoa_r+0x694>)
 800cf5c:	1124      	asrs	r4, r4, #4
 800cf5e:	2c00      	cmp	r4, #0
 800cf60:	d000      	beq.n	800cf64 <_dtoa_r+0x3d8>
 800cf62:	e094      	b.n	800d08e <_dtoa_r+0x502>
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d19f      	bne.n	800cea8 <_dtoa_r+0x31c>
 800cf68:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d100      	bne.n	800cf70 <_dtoa_r+0x3e4>
 800cf6e:	e09b      	b.n	800d0a8 <_dtoa_r+0x51c>
 800cf70:	9c08      	ldr	r4, [sp, #32]
 800cf72:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cf74:	2200      	movs	r2, #0
 800cf76:	0020      	movs	r0, r4
 800cf78:	0029      	movs	r1, r5
 800cf7a:	4baa      	ldr	r3, [pc, #680]	; (800d224 <_dtoa_r+0x698>)
 800cf7c:	f7f3 fa68 	bl	8000450 <__aeabi_dcmplt>
 800cf80:	2800      	cmp	r0, #0
 800cf82:	d100      	bne.n	800cf86 <_dtoa_r+0x3fa>
 800cf84:	e090      	b.n	800d0a8 <_dtoa_r+0x51c>
 800cf86:	9b07      	ldr	r3, [sp, #28]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d100      	bne.n	800cf8e <_dtoa_r+0x402>
 800cf8c:	e08c      	b.n	800d0a8 <_dtoa_r+0x51c>
 800cf8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	dd46      	ble.n	800d022 <_dtoa_r+0x496>
 800cf94:	9b02      	ldr	r3, [sp, #8]
 800cf96:	2200      	movs	r2, #0
 800cf98:	0020      	movs	r0, r4
 800cf9a:	0029      	movs	r1, r5
 800cf9c:	1e5e      	subs	r6, r3, #1
 800cf9e:	4ba2      	ldr	r3, [pc, #648]	; (800d228 <_dtoa_r+0x69c>)
 800cfa0:	f7f4 fd74 	bl	8001a8c <__aeabi_dmul>
 800cfa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfa6:	9008      	str	r0, [sp, #32]
 800cfa8:	9109      	str	r1, [sp, #36]	; 0x24
 800cfaa:	3301      	adds	r3, #1
 800cfac:	9310      	str	r3, [sp, #64]	; 0x40
 800cfae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cfb0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cfb2:	9c08      	ldr	r4, [sp, #32]
 800cfb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cfb6:	9314      	str	r3, [sp, #80]	; 0x50
 800cfb8:	f7f5 fbba 	bl	8002730 <__aeabi_i2d>
 800cfbc:	0022      	movs	r2, r4
 800cfbe:	002b      	movs	r3, r5
 800cfc0:	f7f4 fd64 	bl	8001a8c <__aeabi_dmul>
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	4b99      	ldr	r3, [pc, #612]	; (800d22c <_dtoa_r+0x6a0>)
 800cfc8:	f7f3 fe22 	bl	8000c10 <__aeabi_dadd>
 800cfcc:	9010      	str	r0, [sp, #64]	; 0x40
 800cfce:	9111      	str	r1, [sp, #68]	; 0x44
 800cfd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cfd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cfd4:	9208      	str	r2, [sp, #32]
 800cfd6:	9309      	str	r3, [sp, #36]	; 0x24
 800cfd8:	4a95      	ldr	r2, [pc, #596]	; (800d230 <_dtoa_r+0x6a4>)
 800cfda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cfdc:	4694      	mov	ip, r2
 800cfde:	4463      	add	r3, ip
 800cfe0:	9317      	str	r3, [sp, #92]	; 0x5c
 800cfe2:	9309      	str	r3, [sp, #36]	; 0x24
 800cfe4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d161      	bne.n	800d0ae <_dtoa_r+0x522>
 800cfea:	2200      	movs	r2, #0
 800cfec:	0020      	movs	r0, r4
 800cfee:	0029      	movs	r1, r5
 800cff0:	4b90      	ldr	r3, [pc, #576]	; (800d234 <_dtoa_r+0x6a8>)
 800cff2:	f7f4 ffb7 	bl	8001f64 <__aeabi_dsub>
 800cff6:	9a08      	ldr	r2, [sp, #32]
 800cff8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cffa:	0004      	movs	r4, r0
 800cffc:	000d      	movs	r5, r1
 800cffe:	f7f3 fa3b 	bl	8000478 <__aeabi_dcmpgt>
 800d002:	2800      	cmp	r0, #0
 800d004:	d000      	beq.n	800d008 <_dtoa_r+0x47c>
 800d006:	e2af      	b.n	800d568 <_dtoa_r+0x9dc>
 800d008:	488b      	ldr	r0, [pc, #556]	; (800d238 <_dtoa_r+0x6ac>)
 800d00a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d00c:	4684      	mov	ip, r0
 800d00e:	4461      	add	r1, ip
 800d010:	000b      	movs	r3, r1
 800d012:	0020      	movs	r0, r4
 800d014:	0029      	movs	r1, r5
 800d016:	9a08      	ldr	r2, [sp, #32]
 800d018:	f7f3 fa1a 	bl	8000450 <__aeabi_dcmplt>
 800d01c:	2800      	cmp	r0, #0
 800d01e:	d000      	beq.n	800d022 <_dtoa_r+0x496>
 800d020:	e29f      	b.n	800d562 <_dtoa_r+0x9d6>
 800d022:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d024:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d026:	9308      	str	r3, [sp, #32]
 800d028:	9409      	str	r4, [sp, #36]	; 0x24
 800d02a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	da00      	bge.n	800d032 <_dtoa_r+0x4a6>
 800d030:	e172      	b.n	800d318 <_dtoa_r+0x78c>
 800d032:	9a02      	ldr	r2, [sp, #8]
 800d034:	2a0e      	cmp	r2, #14
 800d036:	dd00      	ble.n	800d03a <_dtoa_r+0x4ae>
 800d038:	e16e      	b.n	800d318 <_dtoa_r+0x78c>
 800d03a:	4b78      	ldr	r3, [pc, #480]	; (800d21c <_dtoa_r+0x690>)
 800d03c:	00d2      	lsls	r2, r2, #3
 800d03e:	189b      	adds	r3, r3, r2
 800d040:	685c      	ldr	r4, [r3, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	930a      	str	r3, [sp, #40]	; 0x28
 800d046:	940b      	str	r4, [sp, #44]	; 0x2c
 800d048:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	db00      	blt.n	800d050 <_dtoa_r+0x4c4>
 800d04e:	e0f7      	b.n	800d240 <_dtoa_r+0x6b4>
 800d050:	9b07      	ldr	r3, [sp, #28]
 800d052:	2b00      	cmp	r3, #0
 800d054:	dd00      	ble.n	800d058 <_dtoa_r+0x4cc>
 800d056:	e0f3      	b.n	800d240 <_dtoa_r+0x6b4>
 800d058:	d000      	beq.n	800d05c <_dtoa_r+0x4d0>
 800d05a:	e282      	b.n	800d562 <_dtoa_r+0x9d6>
 800d05c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d05e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d060:	2200      	movs	r2, #0
 800d062:	4b74      	ldr	r3, [pc, #464]	; (800d234 <_dtoa_r+0x6a8>)
 800d064:	f7f4 fd12 	bl	8001a8c <__aeabi_dmul>
 800d068:	9a08      	ldr	r2, [sp, #32]
 800d06a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d06c:	f7f3 fa0e 	bl	800048c <__aeabi_dcmpge>
 800d070:	9e07      	ldr	r6, [sp, #28]
 800d072:	0035      	movs	r5, r6
 800d074:	2800      	cmp	r0, #0
 800d076:	d000      	beq.n	800d07a <_dtoa_r+0x4ee>
 800d078:	e259      	b.n	800d52e <_dtoa_r+0x9a2>
 800d07a:	9b06      	ldr	r3, [sp, #24]
 800d07c:	9a06      	ldr	r2, [sp, #24]
 800d07e:	3301      	adds	r3, #1
 800d080:	9308      	str	r3, [sp, #32]
 800d082:	2331      	movs	r3, #49	; 0x31
 800d084:	7013      	strb	r3, [r2, #0]
 800d086:	9b02      	ldr	r3, [sp, #8]
 800d088:	3301      	adds	r3, #1
 800d08a:	9302      	str	r3, [sp, #8]
 800d08c:	e254      	b.n	800d538 <_dtoa_r+0x9ac>
 800d08e:	4234      	tst	r4, r6
 800d090:	d007      	beq.n	800d0a2 <_dtoa_r+0x516>
 800d092:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d094:	3301      	adds	r3, #1
 800d096:	9310      	str	r3, [sp, #64]	; 0x40
 800d098:	682a      	ldr	r2, [r5, #0]
 800d09a:	686b      	ldr	r3, [r5, #4]
 800d09c:	f7f4 fcf6 	bl	8001a8c <__aeabi_dmul>
 800d0a0:	0033      	movs	r3, r6
 800d0a2:	1064      	asrs	r4, r4, #1
 800d0a4:	3508      	adds	r5, #8
 800d0a6:	e75a      	b.n	800cf5e <_dtoa_r+0x3d2>
 800d0a8:	9e02      	ldr	r6, [sp, #8]
 800d0aa:	9b07      	ldr	r3, [sp, #28]
 800d0ac:	e780      	b.n	800cfb0 <_dtoa_r+0x424>
 800d0ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d0b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d0b2:	1e5a      	subs	r2, r3, #1
 800d0b4:	4b59      	ldr	r3, [pc, #356]	; (800d21c <_dtoa_r+0x690>)
 800d0b6:	00d2      	lsls	r2, r2, #3
 800d0b8:	189b      	adds	r3, r3, r2
 800d0ba:	681a      	ldr	r2, [r3, #0]
 800d0bc:	685b      	ldr	r3, [r3, #4]
 800d0be:	2900      	cmp	r1, #0
 800d0c0:	d051      	beq.n	800d166 <_dtoa_r+0x5da>
 800d0c2:	2000      	movs	r0, #0
 800d0c4:	495d      	ldr	r1, [pc, #372]	; (800d23c <_dtoa_r+0x6b0>)
 800d0c6:	f7f4 f8df 	bl	8001288 <__aeabi_ddiv>
 800d0ca:	9a08      	ldr	r2, [sp, #32]
 800d0cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0ce:	f7f4 ff49 	bl	8001f64 <__aeabi_dsub>
 800d0d2:	9a06      	ldr	r2, [sp, #24]
 800d0d4:	9b06      	ldr	r3, [sp, #24]
 800d0d6:	4694      	mov	ip, r2
 800d0d8:	9317      	str	r3, [sp, #92]	; 0x5c
 800d0da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d0dc:	9010      	str	r0, [sp, #64]	; 0x40
 800d0de:	9111      	str	r1, [sp, #68]	; 0x44
 800d0e0:	4463      	add	r3, ip
 800d0e2:	9319      	str	r3, [sp, #100]	; 0x64
 800d0e4:	0029      	movs	r1, r5
 800d0e6:	0020      	movs	r0, r4
 800d0e8:	f7f5 faec 	bl	80026c4 <__aeabi_d2iz>
 800d0ec:	9014      	str	r0, [sp, #80]	; 0x50
 800d0ee:	f7f5 fb1f 	bl	8002730 <__aeabi_i2d>
 800d0f2:	0002      	movs	r2, r0
 800d0f4:	000b      	movs	r3, r1
 800d0f6:	0020      	movs	r0, r4
 800d0f8:	0029      	movs	r1, r5
 800d0fa:	f7f4 ff33 	bl	8001f64 <__aeabi_dsub>
 800d0fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d100:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d102:	3301      	adds	r3, #1
 800d104:	9308      	str	r3, [sp, #32]
 800d106:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d108:	0004      	movs	r4, r0
 800d10a:	3330      	adds	r3, #48	; 0x30
 800d10c:	7013      	strb	r3, [r2, #0]
 800d10e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d110:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d112:	000d      	movs	r5, r1
 800d114:	f7f3 f99c 	bl	8000450 <__aeabi_dcmplt>
 800d118:	2800      	cmp	r0, #0
 800d11a:	d175      	bne.n	800d208 <_dtoa_r+0x67c>
 800d11c:	0022      	movs	r2, r4
 800d11e:	002b      	movs	r3, r5
 800d120:	2000      	movs	r0, #0
 800d122:	4940      	ldr	r1, [pc, #256]	; (800d224 <_dtoa_r+0x698>)
 800d124:	f7f4 ff1e 	bl	8001f64 <__aeabi_dsub>
 800d128:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d12a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d12c:	f7f3 f990 	bl	8000450 <__aeabi_dcmplt>
 800d130:	2800      	cmp	r0, #0
 800d132:	d000      	beq.n	800d136 <_dtoa_r+0x5aa>
 800d134:	e0d2      	b.n	800d2dc <_dtoa_r+0x750>
 800d136:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d138:	9a08      	ldr	r2, [sp, #32]
 800d13a:	4293      	cmp	r3, r2
 800d13c:	d100      	bne.n	800d140 <_dtoa_r+0x5b4>
 800d13e:	e770      	b.n	800d022 <_dtoa_r+0x496>
 800d140:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d142:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d144:	2200      	movs	r2, #0
 800d146:	4b38      	ldr	r3, [pc, #224]	; (800d228 <_dtoa_r+0x69c>)
 800d148:	f7f4 fca0 	bl	8001a8c <__aeabi_dmul>
 800d14c:	4b36      	ldr	r3, [pc, #216]	; (800d228 <_dtoa_r+0x69c>)
 800d14e:	9010      	str	r0, [sp, #64]	; 0x40
 800d150:	9111      	str	r1, [sp, #68]	; 0x44
 800d152:	2200      	movs	r2, #0
 800d154:	0020      	movs	r0, r4
 800d156:	0029      	movs	r1, r5
 800d158:	f7f4 fc98 	bl	8001a8c <__aeabi_dmul>
 800d15c:	9b08      	ldr	r3, [sp, #32]
 800d15e:	0004      	movs	r4, r0
 800d160:	000d      	movs	r5, r1
 800d162:	9317      	str	r3, [sp, #92]	; 0x5c
 800d164:	e7be      	b.n	800d0e4 <_dtoa_r+0x558>
 800d166:	9808      	ldr	r0, [sp, #32]
 800d168:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d16a:	f7f4 fc8f 	bl	8001a8c <__aeabi_dmul>
 800d16e:	9a06      	ldr	r2, [sp, #24]
 800d170:	9b06      	ldr	r3, [sp, #24]
 800d172:	4694      	mov	ip, r2
 800d174:	9308      	str	r3, [sp, #32]
 800d176:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d178:	9010      	str	r0, [sp, #64]	; 0x40
 800d17a:	9111      	str	r1, [sp, #68]	; 0x44
 800d17c:	4463      	add	r3, ip
 800d17e:	9319      	str	r3, [sp, #100]	; 0x64
 800d180:	0029      	movs	r1, r5
 800d182:	0020      	movs	r0, r4
 800d184:	f7f5 fa9e 	bl	80026c4 <__aeabi_d2iz>
 800d188:	9017      	str	r0, [sp, #92]	; 0x5c
 800d18a:	f7f5 fad1 	bl	8002730 <__aeabi_i2d>
 800d18e:	0002      	movs	r2, r0
 800d190:	000b      	movs	r3, r1
 800d192:	0020      	movs	r0, r4
 800d194:	0029      	movs	r1, r5
 800d196:	f7f4 fee5 	bl	8001f64 <__aeabi_dsub>
 800d19a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d19c:	9a08      	ldr	r2, [sp, #32]
 800d19e:	3330      	adds	r3, #48	; 0x30
 800d1a0:	7013      	strb	r3, [r2, #0]
 800d1a2:	0013      	movs	r3, r2
 800d1a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	0004      	movs	r4, r0
 800d1aa:	000d      	movs	r5, r1
 800d1ac:	9308      	str	r3, [sp, #32]
 800d1ae:	4293      	cmp	r3, r2
 800d1b0:	d12c      	bne.n	800d20c <_dtoa_r+0x680>
 800d1b2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d1b4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d1b6:	9a06      	ldr	r2, [sp, #24]
 800d1b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d1ba:	4694      	mov	ip, r2
 800d1bc:	4463      	add	r3, ip
 800d1be:	2200      	movs	r2, #0
 800d1c0:	9308      	str	r3, [sp, #32]
 800d1c2:	4b1e      	ldr	r3, [pc, #120]	; (800d23c <_dtoa_r+0x6b0>)
 800d1c4:	f7f3 fd24 	bl	8000c10 <__aeabi_dadd>
 800d1c8:	0002      	movs	r2, r0
 800d1ca:	000b      	movs	r3, r1
 800d1cc:	0020      	movs	r0, r4
 800d1ce:	0029      	movs	r1, r5
 800d1d0:	f7f3 f952 	bl	8000478 <__aeabi_dcmpgt>
 800d1d4:	2800      	cmp	r0, #0
 800d1d6:	d000      	beq.n	800d1da <_dtoa_r+0x64e>
 800d1d8:	e080      	b.n	800d2dc <_dtoa_r+0x750>
 800d1da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d1dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d1de:	2000      	movs	r0, #0
 800d1e0:	4916      	ldr	r1, [pc, #88]	; (800d23c <_dtoa_r+0x6b0>)
 800d1e2:	f7f4 febf 	bl	8001f64 <__aeabi_dsub>
 800d1e6:	0002      	movs	r2, r0
 800d1e8:	000b      	movs	r3, r1
 800d1ea:	0020      	movs	r0, r4
 800d1ec:	0029      	movs	r1, r5
 800d1ee:	f7f3 f92f 	bl	8000450 <__aeabi_dcmplt>
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	d100      	bne.n	800d1f8 <_dtoa_r+0x66c>
 800d1f6:	e714      	b.n	800d022 <_dtoa_r+0x496>
 800d1f8:	9b08      	ldr	r3, [sp, #32]
 800d1fa:	001a      	movs	r2, r3
 800d1fc:	3a01      	subs	r2, #1
 800d1fe:	9208      	str	r2, [sp, #32]
 800d200:	7812      	ldrb	r2, [r2, #0]
 800d202:	2a30      	cmp	r2, #48	; 0x30
 800d204:	d0f8      	beq.n	800d1f8 <_dtoa_r+0x66c>
 800d206:	9308      	str	r3, [sp, #32]
 800d208:	9602      	str	r6, [sp, #8]
 800d20a:	e055      	b.n	800d2b8 <_dtoa_r+0x72c>
 800d20c:	2200      	movs	r2, #0
 800d20e:	4b06      	ldr	r3, [pc, #24]	; (800d228 <_dtoa_r+0x69c>)
 800d210:	f7f4 fc3c 	bl	8001a8c <__aeabi_dmul>
 800d214:	0004      	movs	r4, r0
 800d216:	000d      	movs	r5, r1
 800d218:	e7b2      	b.n	800d180 <_dtoa_r+0x5f4>
 800d21a:	46c0      	nop			; (mov r8, r8)
 800d21c:	0800f460 	.word	0x0800f460
 800d220:	0800f438 	.word	0x0800f438
 800d224:	3ff00000 	.word	0x3ff00000
 800d228:	40240000 	.word	0x40240000
 800d22c:	401c0000 	.word	0x401c0000
 800d230:	fcc00000 	.word	0xfcc00000
 800d234:	40140000 	.word	0x40140000
 800d238:	7cc00000 	.word	0x7cc00000
 800d23c:	3fe00000 	.word	0x3fe00000
 800d240:	9b07      	ldr	r3, [sp, #28]
 800d242:	9e06      	ldr	r6, [sp, #24]
 800d244:	3b01      	subs	r3, #1
 800d246:	199b      	adds	r3, r3, r6
 800d248:	930c      	str	r3, [sp, #48]	; 0x30
 800d24a:	9c08      	ldr	r4, [sp, #32]
 800d24c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d24e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d252:	0020      	movs	r0, r4
 800d254:	0029      	movs	r1, r5
 800d256:	f7f4 f817 	bl	8001288 <__aeabi_ddiv>
 800d25a:	f7f5 fa33 	bl	80026c4 <__aeabi_d2iz>
 800d25e:	9007      	str	r0, [sp, #28]
 800d260:	f7f5 fa66 	bl	8002730 <__aeabi_i2d>
 800d264:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d268:	f7f4 fc10 	bl	8001a8c <__aeabi_dmul>
 800d26c:	0002      	movs	r2, r0
 800d26e:	000b      	movs	r3, r1
 800d270:	0020      	movs	r0, r4
 800d272:	0029      	movs	r1, r5
 800d274:	f7f4 fe76 	bl	8001f64 <__aeabi_dsub>
 800d278:	0033      	movs	r3, r6
 800d27a:	9a07      	ldr	r2, [sp, #28]
 800d27c:	3601      	adds	r6, #1
 800d27e:	3230      	adds	r2, #48	; 0x30
 800d280:	701a      	strb	r2, [r3, #0]
 800d282:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d284:	9608      	str	r6, [sp, #32]
 800d286:	429a      	cmp	r2, r3
 800d288:	d139      	bne.n	800d2fe <_dtoa_r+0x772>
 800d28a:	0002      	movs	r2, r0
 800d28c:	000b      	movs	r3, r1
 800d28e:	f7f3 fcbf 	bl	8000c10 <__aeabi_dadd>
 800d292:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d294:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d296:	0004      	movs	r4, r0
 800d298:	000d      	movs	r5, r1
 800d29a:	f7f3 f8ed 	bl	8000478 <__aeabi_dcmpgt>
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d11b      	bne.n	800d2da <_dtoa_r+0x74e>
 800d2a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d2a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2a6:	0020      	movs	r0, r4
 800d2a8:	0029      	movs	r1, r5
 800d2aa:	f7f3 f8cb 	bl	8000444 <__aeabi_dcmpeq>
 800d2ae:	2800      	cmp	r0, #0
 800d2b0:	d002      	beq.n	800d2b8 <_dtoa_r+0x72c>
 800d2b2:	9b07      	ldr	r3, [sp, #28]
 800d2b4:	07db      	lsls	r3, r3, #31
 800d2b6:	d410      	bmi.n	800d2da <_dtoa_r+0x74e>
 800d2b8:	0038      	movs	r0, r7
 800d2ba:	9905      	ldr	r1, [sp, #20]
 800d2bc:	f000 fae4 	bl	800d888 <_Bfree>
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	9a08      	ldr	r2, [sp, #32]
 800d2c4:	9802      	ldr	r0, [sp, #8]
 800d2c6:	7013      	strb	r3, [r2, #0]
 800d2c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d2ca:	3001      	adds	r0, #1
 800d2cc:	6018      	str	r0, [r3, #0]
 800d2ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d100      	bne.n	800d2d6 <_dtoa_r+0x74a>
 800d2d4:	e4a6      	b.n	800cc24 <_dtoa_r+0x98>
 800d2d6:	601a      	str	r2, [r3, #0]
 800d2d8:	e4a4      	b.n	800cc24 <_dtoa_r+0x98>
 800d2da:	9e02      	ldr	r6, [sp, #8]
 800d2dc:	9b08      	ldr	r3, [sp, #32]
 800d2de:	9308      	str	r3, [sp, #32]
 800d2e0:	3b01      	subs	r3, #1
 800d2e2:	781a      	ldrb	r2, [r3, #0]
 800d2e4:	2a39      	cmp	r2, #57	; 0x39
 800d2e6:	d106      	bne.n	800d2f6 <_dtoa_r+0x76a>
 800d2e8:	9a06      	ldr	r2, [sp, #24]
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d1f7      	bne.n	800d2de <_dtoa_r+0x752>
 800d2ee:	2230      	movs	r2, #48	; 0x30
 800d2f0:	9906      	ldr	r1, [sp, #24]
 800d2f2:	3601      	adds	r6, #1
 800d2f4:	700a      	strb	r2, [r1, #0]
 800d2f6:	781a      	ldrb	r2, [r3, #0]
 800d2f8:	3201      	adds	r2, #1
 800d2fa:	701a      	strb	r2, [r3, #0]
 800d2fc:	e784      	b.n	800d208 <_dtoa_r+0x67c>
 800d2fe:	2200      	movs	r2, #0
 800d300:	4baa      	ldr	r3, [pc, #680]	; (800d5ac <_dtoa_r+0xa20>)
 800d302:	f7f4 fbc3 	bl	8001a8c <__aeabi_dmul>
 800d306:	2200      	movs	r2, #0
 800d308:	2300      	movs	r3, #0
 800d30a:	0004      	movs	r4, r0
 800d30c:	000d      	movs	r5, r1
 800d30e:	f7f3 f899 	bl	8000444 <__aeabi_dcmpeq>
 800d312:	2800      	cmp	r0, #0
 800d314:	d09b      	beq.n	800d24e <_dtoa_r+0x6c2>
 800d316:	e7cf      	b.n	800d2b8 <_dtoa_r+0x72c>
 800d318:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d31a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800d31c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d31e:	2d00      	cmp	r5, #0
 800d320:	d012      	beq.n	800d348 <_dtoa_r+0x7bc>
 800d322:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d324:	2a01      	cmp	r2, #1
 800d326:	dc66      	bgt.n	800d3f6 <_dtoa_r+0x86a>
 800d328:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d32a:	2a00      	cmp	r2, #0
 800d32c:	d05d      	beq.n	800d3ea <_dtoa_r+0x85e>
 800d32e:	4aa0      	ldr	r2, [pc, #640]	; (800d5b0 <_dtoa_r+0xa24>)
 800d330:	189b      	adds	r3, r3, r2
 800d332:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d334:	2101      	movs	r1, #1
 800d336:	18d2      	adds	r2, r2, r3
 800d338:	920a      	str	r2, [sp, #40]	; 0x28
 800d33a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d33c:	0038      	movs	r0, r7
 800d33e:	18d3      	adds	r3, r2, r3
 800d340:	930d      	str	r3, [sp, #52]	; 0x34
 800d342:	f000 fb51 	bl	800d9e8 <__i2b>
 800d346:	0005      	movs	r5, r0
 800d348:	2c00      	cmp	r4, #0
 800d34a:	dd0e      	ble.n	800d36a <_dtoa_r+0x7de>
 800d34c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d34e:	2b00      	cmp	r3, #0
 800d350:	dd0b      	ble.n	800d36a <_dtoa_r+0x7de>
 800d352:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d354:	0023      	movs	r3, r4
 800d356:	4294      	cmp	r4, r2
 800d358:	dd00      	ble.n	800d35c <_dtoa_r+0x7d0>
 800d35a:	0013      	movs	r3, r2
 800d35c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d35e:	1ae4      	subs	r4, r4, r3
 800d360:	1ad2      	subs	r2, r2, r3
 800d362:	920a      	str	r2, [sp, #40]	; 0x28
 800d364:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d366:	1ad3      	subs	r3, r2, r3
 800d368:	930d      	str	r3, [sp, #52]	; 0x34
 800d36a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d01f      	beq.n	800d3b0 <_dtoa_r+0x824>
 800d370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d372:	2b00      	cmp	r3, #0
 800d374:	d054      	beq.n	800d420 <_dtoa_r+0x894>
 800d376:	2e00      	cmp	r6, #0
 800d378:	dd11      	ble.n	800d39e <_dtoa_r+0x812>
 800d37a:	0029      	movs	r1, r5
 800d37c:	0032      	movs	r2, r6
 800d37e:	0038      	movs	r0, r7
 800d380:	f000 fbf8 	bl	800db74 <__pow5mult>
 800d384:	9a05      	ldr	r2, [sp, #20]
 800d386:	0001      	movs	r1, r0
 800d388:	0005      	movs	r5, r0
 800d38a:	0038      	movs	r0, r7
 800d38c:	f000 fb42 	bl	800da14 <__multiply>
 800d390:	9905      	ldr	r1, [sp, #20]
 800d392:	9014      	str	r0, [sp, #80]	; 0x50
 800d394:	0038      	movs	r0, r7
 800d396:	f000 fa77 	bl	800d888 <_Bfree>
 800d39a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d39c:	9305      	str	r3, [sp, #20]
 800d39e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3a0:	1b9a      	subs	r2, r3, r6
 800d3a2:	42b3      	cmp	r3, r6
 800d3a4:	d004      	beq.n	800d3b0 <_dtoa_r+0x824>
 800d3a6:	0038      	movs	r0, r7
 800d3a8:	9905      	ldr	r1, [sp, #20]
 800d3aa:	f000 fbe3 	bl	800db74 <__pow5mult>
 800d3ae:	9005      	str	r0, [sp, #20]
 800d3b0:	2101      	movs	r1, #1
 800d3b2:	0038      	movs	r0, r7
 800d3b4:	f000 fb18 	bl	800d9e8 <__i2b>
 800d3b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d3ba:	0006      	movs	r6, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	dd31      	ble.n	800d424 <_dtoa_r+0x898>
 800d3c0:	001a      	movs	r2, r3
 800d3c2:	0001      	movs	r1, r0
 800d3c4:	0038      	movs	r0, r7
 800d3c6:	f000 fbd5 	bl	800db74 <__pow5mult>
 800d3ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3cc:	0006      	movs	r6, r0
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	dd2d      	ble.n	800d42e <_dtoa_r+0x8a2>
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	930e      	str	r3, [sp, #56]	; 0x38
 800d3d6:	6933      	ldr	r3, [r6, #16]
 800d3d8:	3303      	adds	r3, #3
 800d3da:	009b      	lsls	r3, r3, #2
 800d3dc:	18f3      	adds	r3, r6, r3
 800d3de:	6858      	ldr	r0, [r3, #4]
 800d3e0:	f000 faba 	bl	800d958 <__hi0bits>
 800d3e4:	2320      	movs	r3, #32
 800d3e6:	1a18      	subs	r0, r3, r0
 800d3e8:	e039      	b.n	800d45e <_dtoa_r+0x8d2>
 800d3ea:	2336      	movs	r3, #54	; 0x36
 800d3ec:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d3ee:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800d3f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d3f2:	1a9b      	subs	r3, r3, r2
 800d3f4:	e79d      	b.n	800d332 <_dtoa_r+0x7a6>
 800d3f6:	9b07      	ldr	r3, [sp, #28]
 800d3f8:	1e5e      	subs	r6, r3, #1
 800d3fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3fc:	42b3      	cmp	r3, r6
 800d3fe:	db07      	blt.n	800d410 <_dtoa_r+0x884>
 800d400:	1b9e      	subs	r6, r3, r6
 800d402:	9b07      	ldr	r3, [sp, #28]
 800d404:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d406:	2b00      	cmp	r3, #0
 800d408:	da93      	bge.n	800d332 <_dtoa_r+0x7a6>
 800d40a:	1ae4      	subs	r4, r4, r3
 800d40c:	2300      	movs	r3, #0
 800d40e:	e790      	b.n	800d332 <_dtoa_r+0x7a6>
 800d410:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d412:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d414:	1af3      	subs	r3, r6, r3
 800d416:	18d3      	adds	r3, r2, r3
 800d418:	960e      	str	r6, [sp, #56]	; 0x38
 800d41a:	9315      	str	r3, [sp, #84]	; 0x54
 800d41c:	2600      	movs	r6, #0
 800d41e:	e7f0      	b.n	800d402 <_dtoa_r+0x876>
 800d420:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d422:	e7c0      	b.n	800d3a6 <_dtoa_r+0x81a>
 800d424:	2300      	movs	r3, #0
 800d426:	930e      	str	r3, [sp, #56]	; 0x38
 800d428:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	dc13      	bgt.n	800d456 <_dtoa_r+0x8ca>
 800d42e:	2300      	movs	r3, #0
 800d430:	930e      	str	r3, [sp, #56]	; 0x38
 800d432:	9b08      	ldr	r3, [sp, #32]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d10e      	bne.n	800d456 <_dtoa_r+0x8ca>
 800d438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d43a:	031b      	lsls	r3, r3, #12
 800d43c:	d10b      	bne.n	800d456 <_dtoa_r+0x8ca>
 800d43e:	4b5d      	ldr	r3, [pc, #372]	; (800d5b4 <_dtoa_r+0xa28>)
 800d440:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d442:	4213      	tst	r3, r2
 800d444:	d007      	beq.n	800d456 <_dtoa_r+0x8ca>
 800d446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d448:	3301      	adds	r3, #1
 800d44a:	930a      	str	r3, [sp, #40]	; 0x28
 800d44c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d44e:	3301      	adds	r3, #1
 800d450:	930d      	str	r3, [sp, #52]	; 0x34
 800d452:	2301      	movs	r3, #1
 800d454:	930e      	str	r3, [sp, #56]	; 0x38
 800d456:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d458:	2001      	movs	r0, #1
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d1bb      	bne.n	800d3d6 <_dtoa_r+0x84a>
 800d45e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d460:	221f      	movs	r2, #31
 800d462:	1818      	adds	r0, r3, r0
 800d464:	0003      	movs	r3, r0
 800d466:	4013      	ands	r3, r2
 800d468:	4210      	tst	r0, r2
 800d46a:	d046      	beq.n	800d4fa <_dtoa_r+0x96e>
 800d46c:	3201      	adds	r2, #1
 800d46e:	1ad2      	subs	r2, r2, r3
 800d470:	2a04      	cmp	r2, #4
 800d472:	dd3f      	ble.n	800d4f4 <_dtoa_r+0x968>
 800d474:	221c      	movs	r2, #28
 800d476:	1ad3      	subs	r3, r2, r3
 800d478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d47a:	18e4      	adds	r4, r4, r3
 800d47c:	18d2      	adds	r2, r2, r3
 800d47e:	920a      	str	r2, [sp, #40]	; 0x28
 800d480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d482:	18d3      	adds	r3, r2, r3
 800d484:	930d      	str	r3, [sp, #52]	; 0x34
 800d486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d488:	2b00      	cmp	r3, #0
 800d48a:	dd05      	ble.n	800d498 <_dtoa_r+0x90c>
 800d48c:	001a      	movs	r2, r3
 800d48e:	0038      	movs	r0, r7
 800d490:	9905      	ldr	r1, [sp, #20]
 800d492:	f000 fbcb 	bl	800dc2c <__lshift>
 800d496:	9005      	str	r0, [sp, #20]
 800d498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	dd05      	ble.n	800d4aa <_dtoa_r+0x91e>
 800d49e:	0031      	movs	r1, r6
 800d4a0:	001a      	movs	r2, r3
 800d4a2:	0038      	movs	r0, r7
 800d4a4:	f000 fbc2 	bl	800dc2c <__lshift>
 800d4a8:	0006      	movs	r6, r0
 800d4aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d026      	beq.n	800d4fe <_dtoa_r+0x972>
 800d4b0:	0031      	movs	r1, r6
 800d4b2:	9805      	ldr	r0, [sp, #20]
 800d4b4:	f000 fc28 	bl	800dd08 <__mcmp>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	da20      	bge.n	800d4fe <_dtoa_r+0x972>
 800d4bc:	9b02      	ldr	r3, [sp, #8]
 800d4be:	220a      	movs	r2, #10
 800d4c0:	3b01      	subs	r3, #1
 800d4c2:	9302      	str	r3, [sp, #8]
 800d4c4:	0038      	movs	r0, r7
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	9905      	ldr	r1, [sp, #20]
 800d4ca:	f000 fa01 	bl	800d8d0 <__multadd>
 800d4ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d4d0:	9005      	str	r0, [sp, #20]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d100      	bne.n	800d4d8 <_dtoa_r+0x94c>
 800d4d6:	e166      	b.n	800d7a6 <_dtoa_r+0xc1a>
 800d4d8:	2300      	movs	r3, #0
 800d4da:	0029      	movs	r1, r5
 800d4dc:	220a      	movs	r2, #10
 800d4de:	0038      	movs	r0, r7
 800d4e0:	f000 f9f6 	bl	800d8d0 <__multadd>
 800d4e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4e6:	0005      	movs	r5, r0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	dc47      	bgt.n	800d57c <_dtoa_r+0x9f0>
 800d4ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	dc0d      	bgt.n	800d50e <_dtoa_r+0x982>
 800d4f2:	e043      	b.n	800d57c <_dtoa_r+0x9f0>
 800d4f4:	2a04      	cmp	r2, #4
 800d4f6:	d0c6      	beq.n	800d486 <_dtoa_r+0x8fa>
 800d4f8:	0013      	movs	r3, r2
 800d4fa:	331c      	adds	r3, #28
 800d4fc:	e7bc      	b.n	800d478 <_dtoa_r+0x8ec>
 800d4fe:	9b07      	ldr	r3, [sp, #28]
 800d500:	2b00      	cmp	r3, #0
 800d502:	dc35      	bgt.n	800d570 <_dtoa_r+0x9e4>
 800d504:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d506:	2b02      	cmp	r3, #2
 800d508:	dd32      	ble.n	800d570 <_dtoa_r+0x9e4>
 800d50a:	9b07      	ldr	r3, [sp, #28]
 800d50c:	930c      	str	r3, [sp, #48]	; 0x30
 800d50e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d510:	2b00      	cmp	r3, #0
 800d512:	d10c      	bne.n	800d52e <_dtoa_r+0x9a2>
 800d514:	0031      	movs	r1, r6
 800d516:	2205      	movs	r2, #5
 800d518:	0038      	movs	r0, r7
 800d51a:	f000 f9d9 	bl	800d8d0 <__multadd>
 800d51e:	0006      	movs	r6, r0
 800d520:	0001      	movs	r1, r0
 800d522:	9805      	ldr	r0, [sp, #20]
 800d524:	f000 fbf0 	bl	800dd08 <__mcmp>
 800d528:	2800      	cmp	r0, #0
 800d52a:	dd00      	ble.n	800d52e <_dtoa_r+0x9a2>
 800d52c:	e5a5      	b.n	800d07a <_dtoa_r+0x4ee>
 800d52e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d530:	43db      	mvns	r3, r3
 800d532:	9302      	str	r3, [sp, #8]
 800d534:	9b06      	ldr	r3, [sp, #24]
 800d536:	9308      	str	r3, [sp, #32]
 800d538:	2400      	movs	r4, #0
 800d53a:	0031      	movs	r1, r6
 800d53c:	0038      	movs	r0, r7
 800d53e:	f000 f9a3 	bl	800d888 <_Bfree>
 800d542:	2d00      	cmp	r5, #0
 800d544:	d100      	bne.n	800d548 <_dtoa_r+0x9bc>
 800d546:	e6b7      	b.n	800d2b8 <_dtoa_r+0x72c>
 800d548:	2c00      	cmp	r4, #0
 800d54a:	d005      	beq.n	800d558 <_dtoa_r+0x9cc>
 800d54c:	42ac      	cmp	r4, r5
 800d54e:	d003      	beq.n	800d558 <_dtoa_r+0x9cc>
 800d550:	0021      	movs	r1, r4
 800d552:	0038      	movs	r0, r7
 800d554:	f000 f998 	bl	800d888 <_Bfree>
 800d558:	0029      	movs	r1, r5
 800d55a:	0038      	movs	r0, r7
 800d55c:	f000 f994 	bl	800d888 <_Bfree>
 800d560:	e6aa      	b.n	800d2b8 <_dtoa_r+0x72c>
 800d562:	2600      	movs	r6, #0
 800d564:	0035      	movs	r5, r6
 800d566:	e7e2      	b.n	800d52e <_dtoa_r+0x9a2>
 800d568:	9602      	str	r6, [sp, #8]
 800d56a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800d56c:	0035      	movs	r5, r6
 800d56e:	e584      	b.n	800d07a <_dtoa_r+0x4ee>
 800d570:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d572:	2b00      	cmp	r3, #0
 800d574:	d100      	bne.n	800d578 <_dtoa_r+0x9ec>
 800d576:	e0ce      	b.n	800d716 <_dtoa_r+0xb8a>
 800d578:	9b07      	ldr	r3, [sp, #28]
 800d57a:	930c      	str	r3, [sp, #48]	; 0x30
 800d57c:	2c00      	cmp	r4, #0
 800d57e:	dd05      	ble.n	800d58c <_dtoa_r+0xa00>
 800d580:	0029      	movs	r1, r5
 800d582:	0022      	movs	r2, r4
 800d584:	0038      	movs	r0, r7
 800d586:	f000 fb51 	bl	800dc2c <__lshift>
 800d58a:	0005      	movs	r5, r0
 800d58c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d58e:	0028      	movs	r0, r5
 800d590:	2b00      	cmp	r3, #0
 800d592:	d022      	beq.n	800d5da <_dtoa_r+0xa4e>
 800d594:	0038      	movs	r0, r7
 800d596:	6869      	ldr	r1, [r5, #4]
 800d598:	f000 f932 	bl	800d800 <_Balloc>
 800d59c:	1e04      	subs	r4, r0, #0
 800d59e:	d10f      	bne.n	800d5c0 <_dtoa_r+0xa34>
 800d5a0:	0002      	movs	r2, r0
 800d5a2:	4b05      	ldr	r3, [pc, #20]	; (800d5b8 <_dtoa_r+0xa2c>)
 800d5a4:	4905      	ldr	r1, [pc, #20]	; (800d5bc <_dtoa_r+0xa30>)
 800d5a6:	f7ff fb06 	bl	800cbb6 <_dtoa_r+0x2a>
 800d5aa:	46c0      	nop			; (mov r8, r8)
 800d5ac:	40240000 	.word	0x40240000
 800d5b0:	00000433 	.word	0x00000433
 800d5b4:	7ff00000 	.word	0x7ff00000
 800d5b8:	0800f3c7 	.word	0x0800f3c7
 800d5bc:	000002ea 	.word	0x000002ea
 800d5c0:	0029      	movs	r1, r5
 800d5c2:	692b      	ldr	r3, [r5, #16]
 800d5c4:	310c      	adds	r1, #12
 800d5c6:	1c9a      	adds	r2, r3, #2
 800d5c8:	0092      	lsls	r2, r2, #2
 800d5ca:	300c      	adds	r0, #12
 800d5cc:	f7fe fcbe 	bl	800bf4c <memcpy>
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	0021      	movs	r1, r4
 800d5d4:	0038      	movs	r0, r7
 800d5d6:	f000 fb29 	bl	800dc2c <__lshift>
 800d5da:	9b06      	ldr	r3, [sp, #24]
 800d5dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5de:	930a      	str	r3, [sp, #40]	; 0x28
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	189b      	adds	r3, r3, r2
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	002c      	movs	r4, r5
 800d5e8:	0005      	movs	r5, r0
 800d5ea:	9314      	str	r3, [sp, #80]	; 0x50
 800d5ec:	9b08      	ldr	r3, [sp, #32]
 800d5ee:	4013      	ands	r3, r2
 800d5f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5f2:	0031      	movs	r1, r6
 800d5f4:	9805      	ldr	r0, [sp, #20]
 800d5f6:	f7ff fa3d 	bl	800ca74 <quorem>
 800d5fa:	0003      	movs	r3, r0
 800d5fc:	0021      	movs	r1, r4
 800d5fe:	3330      	adds	r3, #48	; 0x30
 800d600:	900d      	str	r0, [sp, #52]	; 0x34
 800d602:	9805      	ldr	r0, [sp, #20]
 800d604:	9307      	str	r3, [sp, #28]
 800d606:	f000 fb7f 	bl	800dd08 <__mcmp>
 800d60a:	002a      	movs	r2, r5
 800d60c:	900e      	str	r0, [sp, #56]	; 0x38
 800d60e:	0031      	movs	r1, r6
 800d610:	0038      	movs	r0, r7
 800d612:	f000 fb95 	bl	800dd40 <__mdiff>
 800d616:	68c3      	ldr	r3, [r0, #12]
 800d618:	9008      	str	r0, [sp, #32]
 800d61a:	9310      	str	r3, [sp, #64]	; 0x40
 800d61c:	2301      	movs	r3, #1
 800d61e:	930c      	str	r3, [sp, #48]	; 0x30
 800d620:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d622:	2b00      	cmp	r3, #0
 800d624:	d104      	bne.n	800d630 <_dtoa_r+0xaa4>
 800d626:	0001      	movs	r1, r0
 800d628:	9805      	ldr	r0, [sp, #20]
 800d62a:	f000 fb6d 	bl	800dd08 <__mcmp>
 800d62e:	900c      	str	r0, [sp, #48]	; 0x30
 800d630:	0038      	movs	r0, r7
 800d632:	9908      	ldr	r1, [sp, #32]
 800d634:	f000 f928 	bl	800d888 <_Bfree>
 800d638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d63a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d63c:	3301      	adds	r3, #1
 800d63e:	9308      	str	r3, [sp, #32]
 800d640:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d642:	4313      	orrs	r3, r2
 800d644:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d646:	4313      	orrs	r3, r2
 800d648:	d10c      	bne.n	800d664 <_dtoa_r+0xad8>
 800d64a:	9b07      	ldr	r3, [sp, #28]
 800d64c:	2b39      	cmp	r3, #57	; 0x39
 800d64e:	d026      	beq.n	800d69e <_dtoa_r+0xb12>
 800d650:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d652:	2b00      	cmp	r3, #0
 800d654:	dd02      	ble.n	800d65c <_dtoa_r+0xad0>
 800d656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d658:	3331      	adds	r3, #49	; 0x31
 800d65a:	9307      	str	r3, [sp, #28]
 800d65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d65e:	9a07      	ldr	r2, [sp, #28]
 800d660:	701a      	strb	r2, [r3, #0]
 800d662:	e76a      	b.n	800d53a <_dtoa_r+0x9ae>
 800d664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d666:	2b00      	cmp	r3, #0
 800d668:	db04      	blt.n	800d674 <_dtoa_r+0xae8>
 800d66a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d66c:	4313      	orrs	r3, r2
 800d66e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d670:	4313      	orrs	r3, r2
 800d672:	d11f      	bne.n	800d6b4 <_dtoa_r+0xb28>
 800d674:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d676:	2b00      	cmp	r3, #0
 800d678:	ddf0      	ble.n	800d65c <_dtoa_r+0xad0>
 800d67a:	9905      	ldr	r1, [sp, #20]
 800d67c:	2201      	movs	r2, #1
 800d67e:	0038      	movs	r0, r7
 800d680:	f000 fad4 	bl	800dc2c <__lshift>
 800d684:	0031      	movs	r1, r6
 800d686:	9005      	str	r0, [sp, #20]
 800d688:	f000 fb3e 	bl	800dd08 <__mcmp>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	dc03      	bgt.n	800d698 <_dtoa_r+0xb0c>
 800d690:	d1e4      	bne.n	800d65c <_dtoa_r+0xad0>
 800d692:	9b07      	ldr	r3, [sp, #28]
 800d694:	07db      	lsls	r3, r3, #31
 800d696:	d5e1      	bpl.n	800d65c <_dtoa_r+0xad0>
 800d698:	9b07      	ldr	r3, [sp, #28]
 800d69a:	2b39      	cmp	r3, #57	; 0x39
 800d69c:	d1db      	bne.n	800d656 <_dtoa_r+0xaca>
 800d69e:	2339      	movs	r3, #57	; 0x39
 800d6a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6a2:	7013      	strb	r3, [r2, #0]
 800d6a4:	9b08      	ldr	r3, [sp, #32]
 800d6a6:	9308      	str	r3, [sp, #32]
 800d6a8:	3b01      	subs	r3, #1
 800d6aa:	781a      	ldrb	r2, [r3, #0]
 800d6ac:	2a39      	cmp	r2, #57	; 0x39
 800d6ae:	d068      	beq.n	800d782 <_dtoa_r+0xbf6>
 800d6b0:	3201      	adds	r2, #1
 800d6b2:	e7d5      	b.n	800d660 <_dtoa_r+0xad4>
 800d6b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	dd07      	ble.n	800d6ca <_dtoa_r+0xb3e>
 800d6ba:	9b07      	ldr	r3, [sp, #28]
 800d6bc:	2b39      	cmp	r3, #57	; 0x39
 800d6be:	d0ee      	beq.n	800d69e <_dtoa_r+0xb12>
 800d6c0:	9b07      	ldr	r3, [sp, #28]
 800d6c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6c4:	3301      	adds	r3, #1
 800d6c6:	7013      	strb	r3, [r2, #0]
 800d6c8:	e737      	b.n	800d53a <_dtoa_r+0x9ae>
 800d6ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6cc:	9a07      	ldr	r2, [sp, #28]
 800d6ce:	701a      	strb	r2, [r3, #0]
 800d6d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d6d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d03e      	beq.n	800d756 <_dtoa_r+0xbca>
 800d6d8:	2300      	movs	r3, #0
 800d6da:	220a      	movs	r2, #10
 800d6dc:	9905      	ldr	r1, [sp, #20]
 800d6de:	0038      	movs	r0, r7
 800d6e0:	f000 f8f6 	bl	800d8d0 <__multadd>
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	9005      	str	r0, [sp, #20]
 800d6e8:	220a      	movs	r2, #10
 800d6ea:	0021      	movs	r1, r4
 800d6ec:	0038      	movs	r0, r7
 800d6ee:	42ac      	cmp	r4, r5
 800d6f0:	d106      	bne.n	800d700 <_dtoa_r+0xb74>
 800d6f2:	f000 f8ed 	bl	800d8d0 <__multadd>
 800d6f6:	0004      	movs	r4, r0
 800d6f8:	0005      	movs	r5, r0
 800d6fa:	9b08      	ldr	r3, [sp, #32]
 800d6fc:	930a      	str	r3, [sp, #40]	; 0x28
 800d6fe:	e778      	b.n	800d5f2 <_dtoa_r+0xa66>
 800d700:	f000 f8e6 	bl	800d8d0 <__multadd>
 800d704:	0029      	movs	r1, r5
 800d706:	0004      	movs	r4, r0
 800d708:	2300      	movs	r3, #0
 800d70a:	220a      	movs	r2, #10
 800d70c:	0038      	movs	r0, r7
 800d70e:	f000 f8df 	bl	800d8d0 <__multadd>
 800d712:	0005      	movs	r5, r0
 800d714:	e7f1      	b.n	800d6fa <_dtoa_r+0xb6e>
 800d716:	9b07      	ldr	r3, [sp, #28]
 800d718:	930c      	str	r3, [sp, #48]	; 0x30
 800d71a:	2400      	movs	r4, #0
 800d71c:	0031      	movs	r1, r6
 800d71e:	9805      	ldr	r0, [sp, #20]
 800d720:	f7ff f9a8 	bl	800ca74 <quorem>
 800d724:	9b06      	ldr	r3, [sp, #24]
 800d726:	3030      	adds	r0, #48	; 0x30
 800d728:	5518      	strb	r0, [r3, r4]
 800d72a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d72c:	3401      	adds	r4, #1
 800d72e:	9007      	str	r0, [sp, #28]
 800d730:	42a3      	cmp	r3, r4
 800d732:	dd07      	ble.n	800d744 <_dtoa_r+0xbb8>
 800d734:	2300      	movs	r3, #0
 800d736:	220a      	movs	r2, #10
 800d738:	0038      	movs	r0, r7
 800d73a:	9905      	ldr	r1, [sp, #20]
 800d73c:	f000 f8c8 	bl	800d8d0 <__multadd>
 800d740:	9005      	str	r0, [sp, #20]
 800d742:	e7eb      	b.n	800d71c <_dtoa_r+0xb90>
 800d744:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d746:	2001      	movs	r0, #1
 800d748:	2b00      	cmp	r3, #0
 800d74a:	dd00      	ble.n	800d74e <_dtoa_r+0xbc2>
 800d74c:	0018      	movs	r0, r3
 800d74e:	2400      	movs	r4, #0
 800d750:	9b06      	ldr	r3, [sp, #24]
 800d752:	181b      	adds	r3, r3, r0
 800d754:	9308      	str	r3, [sp, #32]
 800d756:	9905      	ldr	r1, [sp, #20]
 800d758:	2201      	movs	r2, #1
 800d75a:	0038      	movs	r0, r7
 800d75c:	f000 fa66 	bl	800dc2c <__lshift>
 800d760:	0031      	movs	r1, r6
 800d762:	9005      	str	r0, [sp, #20]
 800d764:	f000 fad0 	bl	800dd08 <__mcmp>
 800d768:	2800      	cmp	r0, #0
 800d76a:	dc9b      	bgt.n	800d6a4 <_dtoa_r+0xb18>
 800d76c:	d102      	bne.n	800d774 <_dtoa_r+0xbe8>
 800d76e:	9b07      	ldr	r3, [sp, #28]
 800d770:	07db      	lsls	r3, r3, #31
 800d772:	d497      	bmi.n	800d6a4 <_dtoa_r+0xb18>
 800d774:	9b08      	ldr	r3, [sp, #32]
 800d776:	9308      	str	r3, [sp, #32]
 800d778:	3b01      	subs	r3, #1
 800d77a:	781a      	ldrb	r2, [r3, #0]
 800d77c:	2a30      	cmp	r2, #48	; 0x30
 800d77e:	d0fa      	beq.n	800d776 <_dtoa_r+0xbea>
 800d780:	e6db      	b.n	800d53a <_dtoa_r+0x9ae>
 800d782:	9a06      	ldr	r2, [sp, #24]
 800d784:	429a      	cmp	r2, r3
 800d786:	d18e      	bne.n	800d6a6 <_dtoa_r+0xb1a>
 800d788:	9b02      	ldr	r3, [sp, #8]
 800d78a:	3301      	adds	r3, #1
 800d78c:	9302      	str	r3, [sp, #8]
 800d78e:	2331      	movs	r3, #49	; 0x31
 800d790:	e799      	b.n	800d6c6 <_dtoa_r+0xb3a>
 800d792:	4b09      	ldr	r3, [pc, #36]	; (800d7b8 <_dtoa_r+0xc2c>)
 800d794:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d796:	9306      	str	r3, [sp, #24]
 800d798:	4b08      	ldr	r3, [pc, #32]	; (800d7bc <_dtoa_r+0xc30>)
 800d79a:	2a00      	cmp	r2, #0
 800d79c:	d001      	beq.n	800d7a2 <_dtoa_r+0xc16>
 800d79e:	f7ff fa3f 	bl	800cc20 <_dtoa_r+0x94>
 800d7a2:	f7ff fa3f 	bl	800cc24 <_dtoa_r+0x98>
 800d7a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	dcb6      	bgt.n	800d71a <_dtoa_r+0xb8e>
 800d7ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	dd00      	ble.n	800d7b4 <_dtoa_r+0xc28>
 800d7b2:	e6ac      	b.n	800d50e <_dtoa_r+0x982>
 800d7b4:	e7b1      	b.n	800d71a <_dtoa_r+0xb8e>
 800d7b6:	46c0      	nop			; (mov r8, r8)
 800d7b8:	0800f348 	.word	0x0800f348
 800d7bc:	0800f350 	.word	0x0800f350

0800d7c0 <_localeconv_r>:
 800d7c0:	4800      	ldr	r0, [pc, #0]	; (800d7c4 <_localeconv_r+0x4>)
 800d7c2:	4770      	bx	lr
 800d7c4:	20000164 	.word	0x20000164

0800d7c8 <memchr>:
 800d7c8:	b2c9      	uxtb	r1, r1
 800d7ca:	1882      	adds	r2, r0, r2
 800d7cc:	4290      	cmp	r0, r2
 800d7ce:	d101      	bne.n	800d7d4 <memchr+0xc>
 800d7d0:	2000      	movs	r0, #0
 800d7d2:	4770      	bx	lr
 800d7d4:	7803      	ldrb	r3, [r0, #0]
 800d7d6:	428b      	cmp	r3, r1
 800d7d8:	d0fb      	beq.n	800d7d2 <memchr+0xa>
 800d7da:	3001      	adds	r0, #1
 800d7dc:	e7f6      	b.n	800d7cc <memchr+0x4>
	...

0800d7e0 <__malloc_lock>:
 800d7e0:	b510      	push	{r4, lr}
 800d7e2:	4802      	ldr	r0, [pc, #8]	; (800d7ec <__malloc_lock+0xc>)
 800d7e4:	f000 fd65 	bl	800e2b2 <__retarget_lock_acquire_recursive>
 800d7e8:	bd10      	pop	{r4, pc}
 800d7ea:	46c0      	nop			; (mov r8, r8)
 800d7ec:	20000890 	.word	0x20000890

0800d7f0 <__malloc_unlock>:
 800d7f0:	b510      	push	{r4, lr}
 800d7f2:	4802      	ldr	r0, [pc, #8]	; (800d7fc <__malloc_unlock+0xc>)
 800d7f4:	f000 fd5e 	bl	800e2b4 <__retarget_lock_release_recursive>
 800d7f8:	bd10      	pop	{r4, pc}
 800d7fa:	46c0      	nop			; (mov r8, r8)
 800d7fc:	20000890 	.word	0x20000890

0800d800 <_Balloc>:
 800d800:	b570      	push	{r4, r5, r6, lr}
 800d802:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d804:	0006      	movs	r6, r0
 800d806:	000c      	movs	r4, r1
 800d808:	2d00      	cmp	r5, #0
 800d80a:	d10e      	bne.n	800d82a <_Balloc+0x2a>
 800d80c:	2010      	movs	r0, #16
 800d80e:	f7fe fb85 	bl	800bf1c <malloc>
 800d812:	1e02      	subs	r2, r0, #0
 800d814:	6270      	str	r0, [r6, #36]	; 0x24
 800d816:	d104      	bne.n	800d822 <_Balloc+0x22>
 800d818:	2166      	movs	r1, #102	; 0x66
 800d81a:	4b19      	ldr	r3, [pc, #100]	; (800d880 <_Balloc+0x80>)
 800d81c:	4819      	ldr	r0, [pc, #100]	; (800d884 <_Balloc+0x84>)
 800d81e:	f000 fd19 	bl	800e254 <__assert_func>
 800d822:	6045      	str	r5, [r0, #4]
 800d824:	6085      	str	r5, [r0, #8]
 800d826:	6005      	str	r5, [r0, #0]
 800d828:	60c5      	str	r5, [r0, #12]
 800d82a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800d82c:	68eb      	ldr	r3, [r5, #12]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d013      	beq.n	800d85a <_Balloc+0x5a>
 800d832:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d834:	00a2      	lsls	r2, r4, #2
 800d836:	68db      	ldr	r3, [r3, #12]
 800d838:	189b      	adds	r3, r3, r2
 800d83a:	6818      	ldr	r0, [r3, #0]
 800d83c:	2800      	cmp	r0, #0
 800d83e:	d118      	bne.n	800d872 <_Balloc+0x72>
 800d840:	2101      	movs	r1, #1
 800d842:	000d      	movs	r5, r1
 800d844:	40a5      	lsls	r5, r4
 800d846:	1d6a      	adds	r2, r5, #5
 800d848:	0030      	movs	r0, r6
 800d84a:	0092      	lsls	r2, r2, #2
 800d84c:	f000 fb74 	bl	800df38 <_calloc_r>
 800d850:	2800      	cmp	r0, #0
 800d852:	d00c      	beq.n	800d86e <_Balloc+0x6e>
 800d854:	6044      	str	r4, [r0, #4]
 800d856:	6085      	str	r5, [r0, #8]
 800d858:	e00d      	b.n	800d876 <_Balloc+0x76>
 800d85a:	2221      	movs	r2, #33	; 0x21
 800d85c:	2104      	movs	r1, #4
 800d85e:	0030      	movs	r0, r6
 800d860:	f000 fb6a 	bl	800df38 <_calloc_r>
 800d864:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d866:	60e8      	str	r0, [r5, #12]
 800d868:	68db      	ldr	r3, [r3, #12]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d1e1      	bne.n	800d832 <_Balloc+0x32>
 800d86e:	2000      	movs	r0, #0
 800d870:	bd70      	pop	{r4, r5, r6, pc}
 800d872:	6802      	ldr	r2, [r0, #0]
 800d874:	601a      	str	r2, [r3, #0]
 800d876:	2300      	movs	r3, #0
 800d878:	6103      	str	r3, [r0, #16]
 800d87a:	60c3      	str	r3, [r0, #12]
 800d87c:	e7f8      	b.n	800d870 <_Balloc+0x70>
 800d87e:	46c0      	nop			; (mov r8, r8)
 800d880:	0800f355 	.word	0x0800f355
 800d884:	0800f3d8 	.word	0x0800f3d8

0800d888 <_Bfree>:
 800d888:	b570      	push	{r4, r5, r6, lr}
 800d88a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d88c:	0005      	movs	r5, r0
 800d88e:	000c      	movs	r4, r1
 800d890:	2e00      	cmp	r6, #0
 800d892:	d10e      	bne.n	800d8b2 <_Bfree+0x2a>
 800d894:	2010      	movs	r0, #16
 800d896:	f7fe fb41 	bl	800bf1c <malloc>
 800d89a:	1e02      	subs	r2, r0, #0
 800d89c:	6268      	str	r0, [r5, #36]	; 0x24
 800d89e:	d104      	bne.n	800d8aa <_Bfree+0x22>
 800d8a0:	218a      	movs	r1, #138	; 0x8a
 800d8a2:	4b09      	ldr	r3, [pc, #36]	; (800d8c8 <_Bfree+0x40>)
 800d8a4:	4809      	ldr	r0, [pc, #36]	; (800d8cc <_Bfree+0x44>)
 800d8a6:	f000 fcd5 	bl	800e254 <__assert_func>
 800d8aa:	6046      	str	r6, [r0, #4]
 800d8ac:	6086      	str	r6, [r0, #8]
 800d8ae:	6006      	str	r6, [r0, #0]
 800d8b0:	60c6      	str	r6, [r0, #12]
 800d8b2:	2c00      	cmp	r4, #0
 800d8b4:	d007      	beq.n	800d8c6 <_Bfree+0x3e>
 800d8b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d8b8:	6862      	ldr	r2, [r4, #4]
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	0092      	lsls	r2, r2, #2
 800d8be:	189b      	adds	r3, r3, r2
 800d8c0:	681a      	ldr	r2, [r3, #0]
 800d8c2:	6022      	str	r2, [r4, #0]
 800d8c4:	601c      	str	r4, [r3, #0]
 800d8c6:	bd70      	pop	{r4, r5, r6, pc}
 800d8c8:	0800f355 	.word	0x0800f355
 800d8cc:	0800f3d8 	.word	0x0800f3d8

0800d8d0 <__multadd>:
 800d8d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8d2:	000e      	movs	r6, r1
 800d8d4:	9001      	str	r0, [sp, #4]
 800d8d6:	000c      	movs	r4, r1
 800d8d8:	001d      	movs	r5, r3
 800d8da:	2000      	movs	r0, #0
 800d8dc:	690f      	ldr	r7, [r1, #16]
 800d8de:	3614      	adds	r6, #20
 800d8e0:	6833      	ldr	r3, [r6, #0]
 800d8e2:	3001      	adds	r0, #1
 800d8e4:	b299      	uxth	r1, r3
 800d8e6:	4351      	muls	r1, r2
 800d8e8:	0c1b      	lsrs	r3, r3, #16
 800d8ea:	4353      	muls	r3, r2
 800d8ec:	1949      	adds	r1, r1, r5
 800d8ee:	0c0d      	lsrs	r5, r1, #16
 800d8f0:	195b      	adds	r3, r3, r5
 800d8f2:	0c1d      	lsrs	r5, r3, #16
 800d8f4:	b289      	uxth	r1, r1
 800d8f6:	041b      	lsls	r3, r3, #16
 800d8f8:	185b      	adds	r3, r3, r1
 800d8fa:	c608      	stmia	r6!, {r3}
 800d8fc:	4287      	cmp	r7, r0
 800d8fe:	dcef      	bgt.n	800d8e0 <__multadd+0x10>
 800d900:	2d00      	cmp	r5, #0
 800d902:	d022      	beq.n	800d94a <__multadd+0x7a>
 800d904:	68a3      	ldr	r3, [r4, #8]
 800d906:	42bb      	cmp	r3, r7
 800d908:	dc19      	bgt.n	800d93e <__multadd+0x6e>
 800d90a:	6863      	ldr	r3, [r4, #4]
 800d90c:	9801      	ldr	r0, [sp, #4]
 800d90e:	1c59      	adds	r1, r3, #1
 800d910:	f7ff ff76 	bl	800d800 <_Balloc>
 800d914:	1e06      	subs	r6, r0, #0
 800d916:	d105      	bne.n	800d924 <__multadd+0x54>
 800d918:	0002      	movs	r2, r0
 800d91a:	21b5      	movs	r1, #181	; 0xb5
 800d91c:	4b0c      	ldr	r3, [pc, #48]	; (800d950 <__multadd+0x80>)
 800d91e:	480d      	ldr	r0, [pc, #52]	; (800d954 <__multadd+0x84>)
 800d920:	f000 fc98 	bl	800e254 <__assert_func>
 800d924:	0021      	movs	r1, r4
 800d926:	6923      	ldr	r3, [r4, #16]
 800d928:	310c      	adds	r1, #12
 800d92a:	1c9a      	adds	r2, r3, #2
 800d92c:	0092      	lsls	r2, r2, #2
 800d92e:	300c      	adds	r0, #12
 800d930:	f7fe fb0c 	bl	800bf4c <memcpy>
 800d934:	0021      	movs	r1, r4
 800d936:	9801      	ldr	r0, [sp, #4]
 800d938:	f7ff ffa6 	bl	800d888 <_Bfree>
 800d93c:	0034      	movs	r4, r6
 800d93e:	1d3b      	adds	r3, r7, #4
 800d940:	009b      	lsls	r3, r3, #2
 800d942:	18e3      	adds	r3, r4, r3
 800d944:	605d      	str	r5, [r3, #4]
 800d946:	1c7b      	adds	r3, r7, #1
 800d948:	6123      	str	r3, [r4, #16]
 800d94a:	0020      	movs	r0, r4
 800d94c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d94e:	46c0      	nop			; (mov r8, r8)
 800d950:	0800f3c7 	.word	0x0800f3c7
 800d954:	0800f3d8 	.word	0x0800f3d8

0800d958 <__hi0bits>:
 800d958:	0003      	movs	r3, r0
 800d95a:	0c02      	lsrs	r2, r0, #16
 800d95c:	2000      	movs	r0, #0
 800d95e:	4282      	cmp	r2, r0
 800d960:	d101      	bne.n	800d966 <__hi0bits+0xe>
 800d962:	041b      	lsls	r3, r3, #16
 800d964:	3010      	adds	r0, #16
 800d966:	0e1a      	lsrs	r2, r3, #24
 800d968:	d101      	bne.n	800d96e <__hi0bits+0x16>
 800d96a:	3008      	adds	r0, #8
 800d96c:	021b      	lsls	r3, r3, #8
 800d96e:	0f1a      	lsrs	r2, r3, #28
 800d970:	d101      	bne.n	800d976 <__hi0bits+0x1e>
 800d972:	3004      	adds	r0, #4
 800d974:	011b      	lsls	r3, r3, #4
 800d976:	0f9a      	lsrs	r2, r3, #30
 800d978:	d101      	bne.n	800d97e <__hi0bits+0x26>
 800d97a:	3002      	adds	r0, #2
 800d97c:	009b      	lsls	r3, r3, #2
 800d97e:	2b00      	cmp	r3, #0
 800d980:	db03      	blt.n	800d98a <__hi0bits+0x32>
 800d982:	3001      	adds	r0, #1
 800d984:	005b      	lsls	r3, r3, #1
 800d986:	d400      	bmi.n	800d98a <__hi0bits+0x32>
 800d988:	2020      	movs	r0, #32
 800d98a:	4770      	bx	lr

0800d98c <__lo0bits>:
 800d98c:	6803      	ldr	r3, [r0, #0]
 800d98e:	0002      	movs	r2, r0
 800d990:	2107      	movs	r1, #7
 800d992:	0018      	movs	r0, r3
 800d994:	4008      	ands	r0, r1
 800d996:	420b      	tst	r3, r1
 800d998:	d00d      	beq.n	800d9b6 <__lo0bits+0x2a>
 800d99a:	3906      	subs	r1, #6
 800d99c:	2000      	movs	r0, #0
 800d99e:	420b      	tst	r3, r1
 800d9a0:	d105      	bne.n	800d9ae <__lo0bits+0x22>
 800d9a2:	3002      	adds	r0, #2
 800d9a4:	4203      	tst	r3, r0
 800d9a6:	d003      	beq.n	800d9b0 <__lo0bits+0x24>
 800d9a8:	40cb      	lsrs	r3, r1
 800d9aa:	0008      	movs	r0, r1
 800d9ac:	6013      	str	r3, [r2, #0]
 800d9ae:	4770      	bx	lr
 800d9b0:	089b      	lsrs	r3, r3, #2
 800d9b2:	6013      	str	r3, [r2, #0]
 800d9b4:	e7fb      	b.n	800d9ae <__lo0bits+0x22>
 800d9b6:	b299      	uxth	r1, r3
 800d9b8:	2900      	cmp	r1, #0
 800d9ba:	d101      	bne.n	800d9c0 <__lo0bits+0x34>
 800d9bc:	2010      	movs	r0, #16
 800d9be:	0c1b      	lsrs	r3, r3, #16
 800d9c0:	b2d9      	uxtb	r1, r3
 800d9c2:	2900      	cmp	r1, #0
 800d9c4:	d101      	bne.n	800d9ca <__lo0bits+0x3e>
 800d9c6:	3008      	adds	r0, #8
 800d9c8:	0a1b      	lsrs	r3, r3, #8
 800d9ca:	0719      	lsls	r1, r3, #28
 800d9cc:	d101      	bne.n	800d9d2 <__lo0bits+0x46>
 800d9ce:	3004      	adds	r0, #4
 800d9d0:	091b      	lsrs	r3, r3, #4
 800d9d2:	0799      	lsls	r1, r3, #30
 800d9d4:	d101      	bne.n	800d9da <__lo0bits+0x4e>
 800d9d6:	3002      	adds	r0, #2
 800d9d8:	089b      	lsrs	r3, r3, #2
 800d9da:	07d9      	lsls	r1, r3, #31
 800d9dc:	d4e9      	bmi.n	800d9b2 <__lo0bits+0x26>
 800d9de:	3001      	adds	r0, #1
 800d9e0:	085b      	lsrs	r3, r3, #1
 800d9e2:	d1e6      	bne.n	800d9b2 <__lo0bits+0x26>
 800d9e4:	2020      	movs	r0, #32
 800d9e6:	e7e2      	b.n	800d9ae <__lo0bits+0x22>

0800d9e8 <__i2b>:
 800d9e8:	b510      	push	{r4, lr}
 800d9ea:	000c      	movs	r4, r1
 800d9ec:	2101      	movs	r1, #1
 800d9ee:	f7ff ff07 	bl	800d800 <_Balloc>
 800d9f2:	2800      	cmp	r0, #0
 800d9f4:	d106      	bne.n	800da04 <__i2b+0x1c>
 800d9f6:	21a0      	movs	r1, #160	; 0xa0
 800d9f8:	0002      	movs	r2, r0
 800d9fa:	4b04      	ldr	r3, [pc, #16]	; (800da0c <__i2b+0x24>)
 800d9fc:	4804      	ldr	r0, [pc, #16]	; (800da10 <__i2b+0x28>)
 800d9fe:	0049      	lsls	r1, r1, #1
 800da00:	f000 fc28 	bl	800e254 <__assert_func>
 800da04:	2301      	movs	r3, #1
 800da06:	6144      	str	r4, [r0, #20]
 800da08:	6103      	str	r3, [r0, #16]
 800da0a:	bd10      	pop	{r4, pc}
 800da0c:	0800f3c7 	.word	0x0800f3c7
 800da10:	0800f3d8 	.word	0x0800f3d8

0800da14 <__multiply>:
 800da14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da16:	690b      	ldr	r3, [r1, #16]
 800da18:	0014      	movs	r4, r2
 800da1a:	6912      	ldr	r2, [r2, #16]
 800da1c:	000d      	movs	r5, r1
 800da1e:	b089      	sub	sp, #36	; 0x24
 800da20:	4293      	cmp	r3, r2
 800da22:	da01      	bge.n	800da28 <__multiply+0x14>
 800da24:	0025      	movs	r5, r4
 800da26:	000c      	movs	r4, r1
 800da28:	692f      	ldr	r7, [r5, #16]
 800da2a:	6926      	ldr	r6, [r4, #16]
 800da2c:	6869      	ldr	r1, [r5, #4]
 800da2e:	19bb      	adds	r3, r7, r6
 800da30:	9302      	str	r3, [sp, #8]
 800da32:	68ab      	ldr	r3, [r5, #8]
 800da34:	19ba      	adds	r2, r7, r6
 800da36:	4293      	cmp	r3, r2
 800da38:	da00      	bge.n	800da3c <__multiply+0x28>
 800da3a:	3101      	adds	r1, #1
 800da3c:	f7ff fee0 	bl	800d800 <_Balloc>
 800da40:	9001      	str	r0, [sp, #4]
 800da42:	2800      	cmp	r0, #0
 800da44:	d106      	bne.n	800da54 <__multiply+0x40>
 800da46:	215e      	movs	r1, #94	; 0x5e
 800da48:	0002      	movs	r2, r0
 800da4a:	4b48      	ldr	r3, [pc, #288]	; (800db6c <__multiply+0x158>)
 800da4c:	4848      	ldr	r0, [pc, #288]	; (800db70 <__multiply+0x15c>)
 800da4e:	31ff      	adds	r1, #255	; 0xff
 800da50:	f000 fc00 	bl	800e254 <__assert_func>
 800da54:	9b01      	ldr	r3, [sp, #4]
 800da56:	2200      	movs	r2, #0
 800da58:	3314      	adds	r3, #20
 800da5a:	469c      	mov	ip, r3
 800da5c:	19bb      	adds	r3, r7, r6
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	4463      	add	r3, ip
 800da62:	9303      	str	r3, [sp, #12]
 800da64:	4663      	mov	r3, ip
 800da66:	9903      	ldr	r1, [sp, #12]
 800da68:	428b      	cmp	r3, r1
 800da6a:	d32c      	bcc.n	800dac6 <__multiply+0xb2>
 800da6c:	002b      	movs	r3, r5
 800da6e:	0022      	movs	r2, r4
 800da70:	3314      	adds	r3, #20
 800da72:	00bf      	lsls	r7, r7, #2
 800da74:	3214      	adds	r2, #20
 800da76:	9306      	str	r3, [sp, #24]
 800da78:	00b6      	lsls	r6, r6, #2
 800da7a:	19db      	adds	r3, r3, r7
 800da7c:	9304      	str	r3, [sp, #16]
 800da7e:	1993      	adds	r3, r2, r6
 800da80:	9307      	str	r3, [sp, #28]
 800da82:	2304      	movs	r3, #4
 800da84:	9305      	str	r3, [sp, #20]
 800da86:	002b      	movs	r3, r5
 800da88:	9904      	ldr	r1, [sp, #16]
 800da8a:	3315      	adds	r3, #21
 800da8c:	9200      	str	r2, [sp, #0]
 800da8e:	4299      	cmp	r1, r3
 800da90:	d305      	bcc.n	800da9e <__multiply+0x8a>
 800da92:	1b4b      	subs	r3, r1, r5
 800da94:	3b15      	subs	r3, #21
 800da96:	089b      	lsrs	r3, r3, #2
 800da98:	3301      	adds	r3, #1
 800da9a:	009b      	lsls	r3, r3, #2
 800da9c:	9305      	str	r3, [sp, #20]
 800da9e:	9b07      	ldr	r3, [sp, #28]
 800daa0:	9a00      	ldr	r2, [sp, #0]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d311      	bcc.n	800daca <__multiply+0xb6>
 800daa6:	9b02      	ldr	r3, [sp, #8]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	dd06      	ble.n	800daba <__multiply+0xa6>
 800daac:	9b03      	ldr	r3, [sp, #12]
 800daae:	3b04      	subs	r3, #4
 800dab0:	9303      	str	r3, [sp, #12]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	9300      	str	r3, [sp, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d053      	beq.n	800db62 <__multiply+0x14e>
 800daba:	9b01      	ldr	r3, [sp, #4]
 800dabc:	9a02      	ldr	r2, [sp, #8]
 800dabe:	0018      	movs	r0, r3
 800dac0:	611a      	str	r2, [r3, #16]
 800dac2:	b009      	add	sp, #36	; 0x24
 800dac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dac6:	c304      	stmia	r3!, {r2}
 800dac8:	e7cd      	b.n	800da66 <__multiply+0x52>
 800daca:	9b00      	ldr	r3, [sp, #0]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	b298      	uxth	r0, r3
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d01b      	beq.n	800db0c <__multiply+0xf8>
 800dad4:	4667      	mov	r7, ip
 800dad6:	2400      	movs	r4, #0
 800dad8:	9e06      	ldr	r6, [sp, #24]
 800dada:	ce02      	ldmia	r6!, {r1}
 800dadc:	683a      	ldr	r2, [r7, #0]
 800dade:	b28b      	uxth	r3, r1
 800dae0:	4343      	muls	r3, r0
 800dae2:	b292      	uxth	r2, r2
 800dae4:	189b      	adds	r3, r3, r2
 800dae6:	191b      	adds	r3, r3, r4
 800dae8:	0c0c      	lsrs	r4, r1, #16
 800daea:	4344      	muls	r4, r0
 800daec:	683a      	ldr	r2, [r7, #0]
 800daee:	0c11      	lsrs	r1, r2, #16
 800daf0:	1861      	adds	r1, r4, r1
 800daf2:	0c1c      	lsrs	r4, r3, #16
 800daf4:	1909      	adds	r1, r1, r4
 800daf6:	0c0c      	lsrs	r4, r1, #16
 800daf8:	b29b      	uxth	r3, r3
 800dafa:	0409      	lsls	r1, r1, #16
 800dafc:	430b      	orrs	r3, r1
 800dafe:	c708      	stmia	r7!, {r3}
 800db00:	9b04      	ldr	r3, [sp, #16]
 800db02:	42b3      	cmp	r3, r6
 800db04:	d8e9      	bhi.n	800dada <__multiply+0xc6>
 800db06:	4663      	mov	r3, ip
 800db08:	9a05      	ldr	r2, [sp, #20]
 800db0a:	509c      	str	r4, [r3, r2]
 800db0c:	9b00      	ldr	r3, [sp, #0]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	0c1e      	lsrs	r6, r3, #16
 800db12:	d020      	beq.n	800db56 <__multiply+0x142>
 800db14:	4663      	mov	r3, ip
 800db16:	002c      	movs	r4, r5
 800db18:	4660      	mov	r0, ip
 800db1a:	2700      	movs	r7, #0
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	3414      	adds	r4, #20
 800db20:	6822      	ldr	r2, [r4, #0]
 800db22:	b29b      	uxth	r3, r3
 800db24:	b291      	uxth	r1, r2
 800db26:	4371      	muls	r1, r6
 800db28:	6802      	ldr	r2, [r0, #0]
 800db2a:	0c12      	lsrs	r2, r2, #16
 800db2c:	1889      	adds	r1, r1, r2
 800db2e:	19cf      	adds	r7, r1, r7
 800db30:	0439      	lsls	r1, r7, #16
 800db32:	430b      	orrs	r3, r1
 800db34:	6003      	str	r3, [r0, #0]
 800db36:	cc02      	ldmia	r4!, {r1}
 800db38:	6843      	ldr	r3, [r0, #4]
 800db3a:	0c09      	lsrs	r1, r1, #16
 800db3c:	4371      	muls	r1, r6
 800db3e:	b29b      	uxth	r3, r3
 800db40:	0c3f      	lsrs	r7, r7, #16
 800db42:	18cb      	adds	r3, r1, r3
 800db44:	9a04      	ldr	r2, [sp, #16]
 800db46:	19db      	adds	r3, r3, r7
 800db48:	0c1f      	lsrs	r7, r3, #16
 800db4a:	3004      	adds	r0, #4
 800db4c:	42a2      	cmp	r2, r4
 800db4e:	d8e7      	bhi.n	800db20 <__multiply+0x10c>
 800db50:	4662      	mov	r2, ip
 800db52:	9905      	ldr	r1, [sp, #20]
 800db54:	5053      	str	r3, [r2, r1]
 800db56:	9b00      	ldr	r3, [sp, #0]
 800db58:	3304      	adds	r3, #4
 800db5a:	9300      	str	r3, [sp, #0]
 800db5c:	2304      	movs	r3, #4
 800db5e:	449c      	add	ip, r3
 800db60:	e79d      	b.n	800da9e <__multiply+0x8a>
 800db62:	9b02      	ldr	r3, [sp, #8]
 800db64:	3b01      	subs	r3, #1
 800db66:	9302      	str	r3, [sp, #8]
 800db68:	e79d      	b.n	800daa6 <__multiply+0x92>
 800db6a:	46c0      	nop			; (mov r8, r8)
 800db6c:	0800f3c7 	.word	0x0800f3c7
 800db70:	0800f3d8 	.word	0x0800f3d8

0800db74 <__pow5mult>:
 800db74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db76:	2303      	movs	r3, #3
 800db78:	0015      	movs	r5, r2
 800db7a:	0007      	movs	r7, r0
 800db7c:	000e      	movs	r6, r1
 800db7e:	401a      	ands	r2, r3
 800db80:	421d      	tst	r5, r3
 800db82:	d008      	beq.n	800db96 <__pow5mult+0x22>
 800db84:	4925      	ldr	r1, [pc, #148]	; (800dc1c <__pow5mult+0xa8>)
 800db86:	3a01      	subs	r2, #1
 800db88:	0092      	lsls	r2, r2, #2
 800db8a:	5852      	ldr	r2, [r2, r1]
 800db8c:	2300      	movs	r3, #0
 800db8e:	0031      	movs	r1, r6
 800db90:	f7ff fe9e 	bl	800d8d0 <__multadd>
 800db94:	0006      	movs	r6, r0
 800db96:	10ad      	asrs	r5, r5, #2
 800db98:	d03d      	beq.n	800dc16 <__pow5mult+0xa2>
 800db9a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800db9c:	2c00      	cmp	r4, #0
 800db9e:	d10f      	bne.n	800dbc0 <__pow5mult+0x4c>
 800dba0:	2010      	movs	r0, #16
 800dba2:	f7fe f9bb 	bl	800bf1c <malloc>
 800dba6:	1e02      	subs	r2, r0, #0
 800dba8:	6278      	str	r0, [r7, #36]	; 0x24
 800dbaa:	d105      	bne.n	800dbb8 <__pow5mult+0x44>
 800dbac:	21d7      	movs	r1, #215	; 0xd7
 800dbae:	4b1c      	ldr	r3, [pc, #112]	; (800dc20 <__pow5mult+0xac>)
 800dbb0:	481c      	ldr	r0, [pc, #112]	; (800dc24 <__pow5mult+0xb0>)
 800dbb2:	0049      	lsls	r1, r1, #1
 800dbb4:	f000 fb4e 	bl	800e254 <__assert_func>
 800dbb8:	6044      	str	r4, [r0, #4]
 800dbba:	6084      	str	r4, [r0, #8]
 800dbbc:	6004      	str	r4, [r0, #0]
 800dbbe:	60c4      	str	r4, [r0, #12]
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc2:	689c      	ldr	r4, [r3, #8]
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	2c00      	cmp	r4, #0
 800dbc8:	d108      	bne.n	800dbdc <__pow5mult+0x68>
 800dbca:	0038      	movs	r0, r7
 800dbcc:	4916      	ldr	r1, [pc, #88]	; (800dc28 <__pow5mult+0xb4>)
 800dbce:	f7ff ff0b 	bl	800d9e8 <__i2b>
 800dbd2:	9b01      	ldr	r3, [sp, #4]
 800dbd4:	0004      	movs	r4, r0
 800dbd6:	6098      	str	r0, [r3, #8]
 800dbd8:	2300      	movs	r3, #0
 800dbda:	6003      	str	r3, [r0, #0]
 800dbdc:	2301      	movs	r3, #1
 800dbde:	421d      	tst	r5, r3
 800dbe0:	d00a      	beq.n	800dbf8 <__pow5mult+0x84>
 800dbe2:	0031      	movs	r1, r6
 800dbe4:	0022      	movs	r2, r4
 800dbe6:	0038      	movs	r0, r7
 800dbe8:	f7ff ff14 	bl	800da14 <__multiply>
 800dbec:	0031      	movs	r1, r6
 800dbee:	9001      	str	r0, [sp, #4]
 800dbf0:	0038      	movs	r0, r7
 800dbf2:	f7ff fe49 	bl	800d888 <_Bfree>
 800dbf6:	9e01      	ldr	r6, [sp, #4]
 800dbf8:	106d      	asrs	r5, r5, #1
 800dbfa:	d00c      	beq.n	800dc16 <__pow5mult+0xa2>
 800dbfc:	6820      	ldr	r0, [r4, #0]
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	d107      	bne.n	800dc12 <__pow5mult+0x9e>
 800dc02:	0022      	movs	r2, r4
 800dc04:	0021      	movs	r1, r4
 800dc06:	0038      	movs	r0, r7
 800dc08:	f7ff ff04 	bl	800da14 <__multiply>
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	6020      	str	r0, [r4, #0]
 800dc10:	6003      	str	r3, [r0, #0]
 800dc12:	0004      	movs	r4, r0
 800dc14:	e7e2      	b.n	800dbdc <__pow5mult+0x68>
 800dc16:	0030      	movs	r0, r6
 800dc18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dc1a:	46c0      	nop			; (mov r8, r8)
 800dc1c:	0800f528 	.word	0x0800f528
 800dc20:	0800f355 	.word	0x0800f355
 800dc24:	0800f3d8 	.word	0x0800f3d8
 800dc28:	00000271 	.word	0x00000271

0800dc2c <__lshift>:
 800dc2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc2e:	000c      	movs	r4, r1
 800dc30:	0017      	movs	r7, r2
 800dc32:	6923      	ldr	r3, [r4, #16]
 800dc34:	1155      	asrs	r5, r2, #5
 800dc36:	b087      	sub	sp, #28
 800dc38:	18eb      	adds	r3, r5, r3
 800dc3a:	9302      	str	r3, [sp, #8]
 800dc3c:	3301      	adds	r3, #1
 800dc3e:	9301      	str	r3, [sp, #4]
 800dc40:	6849      	ldr	r1, [r1, #4]
 800dc42:	68a3      	ldr	r3, [r4, #8]
 800dc44:	9004      	str	r0, [sp, #16]
 800dc46:	9a01      	ldr	r2, [sp, #4]
 800dc48:	4293      	cmp	r3, r2
 800dc4a:	db10      	blt.n	800dc6e <__lshift+0x42>
 800dc4c:	9804      	ldr	r0, [sp, #16]
 800dc4e:	f7ff fdd7 	bl	800d800 <_Balloc>
 800dc52:	2300      	movs	r3, #0
 800dc54:	0002      	movs	r2, r0
 800dc56:	0006      	movs	r6, r0
 800dc58:	0019      	movs	r1, r3
 800dc5a:	3214      	adds	r2, #20
 800dc5c:	4298      	cmp	r0, r3
 800dc5e:	d10c      	bne.n	800dc7a <__lshift+0x4e>
 800dc60:	21da      	movs	r1, #218	; 0xda
 800dc62:	0002      	movs	r2, r0
 800dc64:	4b26      	ldr	r3, [pc, #152]	; (800dd00 <__lshift+0xd4>)
 800dc66:	4827      	ldr	r0, [pc, #156]	; (800dd04 <__lshift+0xd8>)
 800dc68:	31ff      	adds	r1, #255	; 0xff
 800dc6a:	f000 faf3 	bl	800e254 <__assert_func>
 800dc6e:	3101      	adds	r1, #1
 800dc70:	005b      	lsls	r3, r3, #1
 800dc72:	e7e8      	b.n	800dc46 <__lshift+0x1a>
 800dc74:	0098      	lsls	r0, r3, #2
 800dc76:	5011      	str	r1, [r2, r0]
 800dc78:	3301      	adds	r3, #1
 800dc7a:	42ab      	cmp	r3, r5
 800dc7c:	dbfa      	blt.n	800dc74 <__lshift+0x48>
 800dc7e:	43eb      	mvns	r3, r5
 800dc80:	17db      	asrs	r3, r3, #31
 800dc82:	401d      	ands	r5, r3
 800dc84:	211f      	movs	r1, #31
 800dc86:	0023      	movs	r3, r4
 800dc88:	0038      	movs	r0, r7
 800dc8a:	00ad      	lsls	r5, r5, #2
 800dc8c:	1955      	adds	r5, r2, r5
 800dc8e:	6922      	ldr	r2, [r4, #16]
 800dc90:	3314      	adds	r3, #20
 800dc92:	0092      	lsls	r2, r2, #2
 800dc94:	4008      	ands	r0, r1
 800dc96:	4684      	mov	ip, r0
 800dc98:	189a      	adds	r2, r3, r2
 800dc9a:	420f      	tst	r7, r1
 800dc9c:	d02a      	beq.n	800dcf4 <__lshift+0xc8>
 800dc9e:	3101      	adds	r1, #1
 800dca0:	1a09      	subs	r1, r1, r0
 800dca2:	9105      	str	r1, [sp, #20]
 800dca4:	2100      	movs	r1, #0
 800dca6:	9503      	str	r5, [sp, #12]
 800dca8:	4667      	mov	r7, ip
 800dcaa:	6818      	ldr	r0, [r3, #0]
 800dcac:	40b8      	lsls	r0, r7
 800dcae:	4301      	orrs	r1, r0
 800dcb0:	9803      	ldr	r0, [sp, #12]
 800dcb2:	c002      	stmia	r0!, {r1}
 800dcb4:	cb02      	ldmia	r3!, {r1}
 800dcb6:	9003      	str	r0, [sp, #12]
 800dcb8:	9805      	ldr	r0, [sp, #20]
 800dcba:	40c1      	lsrs	r1, r0
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d8f3      	bhi.n	800dca8 <__lshift+0x7c>
 800dcc0:	0020      	movs	r0, r4
 800dcc2:	3015      	adds	r0, #21
 800dcc4:	2304      	movs	r3, #4
 800dcc6:	4282      	cmp	r2, r0
 800dcc8:	d304      	bcc.n	800dcd4 <__lshift+0xa8>
 800dcca:	1b13      	subs	r3, r2, r4
 800dccc:	3b15      	subs	r3, #21
 800dcce:	089b      	lsrs	r3, r3, #2
 800dcd0:	3301      	adds	r3, #1
 800dcd2:	009b      	lsls	r3, r3, #2
 800dcd4:	50e9      	str	r1, [r5, r3]
 800dcd6:	2900      	cmp	r1, #0
 800dcd8:	d002      	beq.n	800dce0 <__lshift+0xb4>
 800dcda:	9b02      	ldr	r3, [sp, #8]
 800dcdc:	3302      	adds	r3, #2
 800dcde:	9301      	str	r3, [sp, #4]
 800dce0:	9b01      	ldr	r3, [sp, #4]
 800dce2:	9804      	ldr	r0, [sp, #16]
 800dce4:	3b01      	subs	r3, #1
 800dce6:	0021      	movs	r1, r4
 800dce8:	6133      	str	r3, [r6, #16]
 800dcea:	f7ff fdcd 	bl	800d888 <_Bfree>
 800dcee:	0030      	movs	r0, r6
 800dcf0:	b007      	add	sp, #28
 800dcf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcf4:	cb02      	ldmia	r3!, {r1}
 800dcf6:	c502      	stmia	r5!, {r1}
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d8fb      	bhi.n	800dcf4 <__lshift+0xc8>
 800dcfc:	e7f0      	b.n	800dce0 <__lshift+0xb4>
 800dcfe:	46c0      	nop			; (mov r8, r8)
 800dd00:	0800f3c7 	.word	0x0800f3c7
 800dd04:	0800f3d8 	.word	0x0800f3d8

0800dd08 <__mcmp>:
 800dd08:	6902      	ldr	r2, [r0, #16]
 800dd0a:	690b      	ldr	r3, [r1, #16]
 800dd0c:	b530      	push	{r4, r5, lr}
 800dd0e:	0004      	movs	r4, r0
 800dd10:	1ad0      	subs	r0, r2, r3
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d10d      	bne.n	800dd32 <__mcmp+0x2a>
 800dd16:	009b      	lsls	r3, r3, #2
 800dd18:	3414      	adds	r4, #20
 800dd1a:	3114      	adds	r1, #20
 800dd1c:	18e2      	adds	r2, r4, r3
 800dd1e:	18c9      	adds	r1, r1, r3
 800dd20:	3a04      	subs	r2, #4
 800dd22:	3904      	subs	r1, #4
 800dd24:	6815      	ldr	r5, [r2, #0]
 800dd26:	680b      	ldr	r3, [r1, #0]
 800dd28:	429d      	cmp	r5, r3
 800dd2a:	d003      	beq.n	800dd34 <__mcmp+0x2c>
 800dd2c:	2001      	movs	r0, #1
 800dd2e:	429d      	cmp	r5, r3
 800dd30:	d303      	bcc.n	800dd3a <__mcmp+0x32>
 800dd32:	bd30      	pop	{r4, r5, pc}
 800dd34:	4294      	cmp	r4, r2
 800dd36:	d3f3      	bcc.n	800dd20 <__mcmp+0x18>
 800dd38:	e7fb      	b.n	800dd32 <__mcmp+0x2a>
 800dd3a:	4240      	negs	r0, r0
 800dd3c:	e7f9      	b.n	800dd32 <__mcmp+0x2a>
	...

0800dd40 <__mdiff>:
 800dd40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd42:	000e      	movs	r6, r1
 800dd44:	0007      	movs	r7, r0
 800dd46:	0011      	movs	r1, r2
 800dd48:	0030      	movs	r0, r6
 800dd4a:	b087      	sub	sp, #28
 800dd4c:	0014      	movs	r4, r2
 800dd4e:	f7ff ffdb 	bl	800dd08 <__mcmp>
 800dd52:	1e05      	subs	r5, r0, #0
 800dd54:	d110      	bne.n	800dd78 <__mdiff+0x38>
 800dd56:	0001      	movs	r1, r0
 800dd58:	0038      	movs	r0, r7
 800dd5a:	f7ff fd51 	bl	800d800 <_Balloc>
 800dd5e:	1e02      	subs	r2, r0, #0
 800dd60:	d104      	bne.n	800dd6c <__mdiff+0x2c>
 800dd62:	4b40      	ldr	r3, [pc, #256]	; (800de64 <__mdiff+0x124>)
 800dd64:	4940      	ldr	r1, [pc, #256]	; (800de68 <__mdiff+0x128>)
 800dd66:	4841      	ldr	r0, [pc, #260]	; (800de6c <__mdiff+0x12c>)
 800dd68:	f000 fa74 	bl	800e254 <__assert_func>
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	6145      	str	r5, [r0, #20]
 800dd70:	6103      	str	r3, [r0, #16]
 800dd72:	0010      	movs	r0, r2
 800dd74:	b007      	add	sp, #28
 800dd76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd78:	2301      	movs	r3, #1
 800dd7a:	9301      	str	r3, [sp, #4]
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	db04      	blt.n	800dd8a <__mdiff+0x4a>
 800dd80:	0023      	movs	r3, r4
 800dd82:	0034      	movs	r4, r6
 800dd84:	001e      	movs	r6, r3
 800dd86:	2300      	movs	r3, #0
 800dd88:	9301      	str	r3, [sp, #4]
 800dd8a:	0038      	movs	r0, r7
 800dd8c:	6861      	ldr	r1, [r4, #4]
 800dd8e:	f7ff fd37 	bl	800d800 <_Balloc>
 800dd92:	1e02      	subs	r2, r0, #0
 800dd94:	d103      	bne.n	800dd9e <__mdiff+0x5e>
 800dd96:	2190      	movs	r1, #144	; 0x90
 800dd98:	4b32      	ldr	r3, [pc, #200]	; (800de64 <__mdiff+0x124>)
 800dd9a:	0089      	lsls	r1, r1, #2
 800dd9c:	e7e3      	b.n	800dd66 <__mdiff+0x26>
 800dd9e:	9b01      	ldr	r3, [sp, #4]
 800dda0:	2700      	movs	r7, #0
 800dda2:	60c3      	str	r3, [r0, #12]
 800dda4:	6920      	ldr	r0, [r4, #16]
 800dda6:	3414      	adds	r4, #20
 800dda8:	9401      	str	r4, [sp, #4]
 800ddaa:	9b01      	ldr	r3, [sp, #4]
 800ddac:	0084      	lsls	r4, r0, #2
 800ddae:	191b      	adds	r3, r3, r4
 800ddb0:	0034      	movs	r4, r6
 800ddb2:	9302      	str	r3, [sp, #8]
 800ddb4:	6933      	ldr	r3, [r6, #16]
 800ddb6:	3414      	adds	r4, #20
 800ddb8:	0099      	lsls	r1, r3, #2
 800ddba:	1863      	adds	r3, r4, r1
 800ddbc:	9303      	str	r3, [sp, #12]
 800ddbe:	0013      	movs	r3, r2
 800ddc0:	3314      	adds	r3, #20
 800ddc2:	469c      	mov	ip, r3
 800ddc4:	9305      	str	r3, [sp, #20]
 800ddc6:	9b01      	ldr	r3, [sp, #4]
 800ddc8:	9304      	str	r3, [sp, #16]
 800ddca:	9b04      	ldr	r3, [sp, #16]
 800ddcc:	cc02      	ldmia	r4!, {r1}
 800ddce:	cb20      	ldmia	r3!, {r5}
 800ddd0:	9304      	str	r3, [sp, #16]
 800ddd2:	b2ab      	uxth	r3, r5
 800ddd4:	19df      	adds	r7, r3, r7
 800ddd6:	b28b      	uxth	r3, r1
 800ddd8:	1afb      	subs	r3, r7, r3
 800ddda:	0c09      	lsrs	r1, r1, #16
 800dddc:	0c2d      	lsrs	r5, r5, #16
 800ddde:	1a6d      	subs	r5, r5, r1
 800dde0:	1419      	asrs	r1, r3, #16
 800dde2:	186d      	adds	r5, r5, r1
 800dde4:	4661      	mov	r1, ip
 800dde6:	142f      	asrs	r7, r5, #16
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	042d      	lsls	r5, r5, #16
 800ddec:	432b      	orrs	r3, r5
 800ddee:	c108      	stmia	r1!, {r3}
 800ddf0:	9b03      	ldr	r3, [sp, #12]
 800ddf2:	468c      	mov	ip, r1
 800ddf4:	42a3      	cmp	r3, r4
 800ddf6:	d8e8      	bhi.n	800ddca <__mdiff+0x8a>
 800ddf8:	0031      	movs	r1, r6
 800ddfa:	9c03      	ldr	r4, [sp, #12]
 800ddfc:	3115      	adds	r1, #21
 800ddfe:	2304      	movs	r3, #4
 800de00:	428c      	cmp	r4, r1
 800de02:	d304      	bcc.n	800de0e <__mdiff+0xce>
 800de04:	1ba3      	subs	r3, r4, r6
 800de06:	3b15      	subs	r3, #21
 800de08:	089b      	lsrs	r3, r3, #2
 800de0a:	3301      	adds	r3, #1
 800de0c:	009b      	lsls	r3, r3, #2
 800de0e:	9901      	ldr	r1, [sp, #4]
 800de10:	18cc      	adds	r4, r1, r3
 800de12:	9905      	ldr	r1, [sp, #20]
 800de14:	0026      	movs	r6, r4
 800de16:	18cb      	adds	r3, r1, r3
 800de18:	469c      	mov	ip, r3
 800de1a:	9902      	ldr	r1, [sp, #8]
 800de1c:	428e      	cmp	r6, r1
 800de1e:	d310      	bcc.n	800de42 <__mdiff+0x102>
 800de20:	9e02      	ldr	r6, [sp, #8]
 800de22:	1ee1      	subs	r1, r4, #3
 800de24:	2500      	movs	r5, #0
 800de26:	428e      	cmp	r6, r1
 800de28:	d304      	bcc.n	800de34 <__mdiff+0xf4>
 800de2a:	0031      	movs	r1, r6
 800de2c:	3103      	adds	r1, #3
 800de2e:	1b0c      	subs	r4, r1, r4
 800de30:	08a4      	lsrs	r4, r4, #2
 800de32:	00a5      	lsls	r5, r4, #2
 800de34:	195b      	adds	r3, r3, r5
 800de36:	3b04      	subs	r3, #4
 800de38:	6819      	ldr	r1, [r3, #0]
 800de3a:	2900      	cmp	r1, #0
 800de3c:	d00f      	beq.n	800de5e <__mdiff+0x11e>
 800de3e:	6110      	str	r0, [r2, #16]
 800de40:	e797      	b.n	800dd72 <__mdiff+0x32>
 800de42:	ce02      	ldmia	r6!, {r1}
 800de44:	b28d      	uxth	r5, r1
 800de46:	19ed      	adds	r5, r5, r7
 800de48:	0c0f      	lsrs	r7, r1, #16
 800de4a:	1429      	asrs	r1, r5, #16
 800de4c:	1879      	adds	r1, r7, r1
 800de4e:	140f      	asrs	r7, r1, #16
 800de50:	b2ad      	uxth	r5, r5
 800de52:	0409      	lsls	r1, r1, #16
 800de54:	430d      	orrs	r5, r1
 800de56:	4661      	mov	r1, ip
 800de58:	c120      	stmia	r1!, {r5}
 800de5a:	468c      	mov	ip, r1
 800de5c:	e7dd      	b.n	800de1a <__mdiff+0xda>
 800de5e:	3801      	subs	r0, #1
 800de60:	e7e9      	b.n	800de36 <__mdiff+0xf6>
 800de62:	46c0      	nop			; (mov r8, r8)
 800de64:	0800f3c7 	.word	0x0800f3c7
 800de68:	00000232 	.word	0x00000232
 800de6c:	0800f3d8 	.word	0x0800f3d8

0800de70 <__d2b>:
 800de70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de72:	2101      	movs	r1, #1
 800de74:	0014      	movs	r4, r2
 800de76:	001e      	movs	r6, r3
 800de78:	9f08      	ldr	r7, [sp, #32]
 800de7a:	f7ff fcc1 	bl	800d800 <_Balloc>
 800de7e:	1e05      	subs	r5, r0, #0
 800de80:	d105      	bne.n	800de8e <__d2b+0x1e>
 800de82:	0002      	movs	r2, r0
 800de84:	4b26      	ldr	r3, [pc, #152]	; (800df20 <__d2b+0xb0>)
 800de86:	4927      	ldr	r1, [pc, #156]	; (800df24 <__d2b+0xb4>)
 800de88:	4827      	ldr	r0, [pc, #156]	; (800df28 <__d2b+0xb8>)
 800de8a:	f000 f9e3 	bl	800e254 <__assert_func>
 800de8e:	0333      	lsls	r3, r6, #12
 800de90:	0076      	lsls	r6, r6, #1
 800de92:	0b1b      	lsrs	r3, r3, #12
 800de94:	0d76      	lsrs	r6, r6, #21
 800de96:	d124      	bne.n	800dee2 <__d2b+0x72>
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	2c00      	cmp	r4, #0
 800de9c:	d027      	beq.n	800deee <__d2b+0x7e>
 800de9e:	4668      	mov	r0, sp
 800dea0:	9400      	str	r4, [sp, #0]
 800dea2:	f7ff fd73 	bl	800d98c <__lo0bits>
 800dea6:	9c00      	ldr	r4, [sp, #0]
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d01e      	beq.n	800deea <__d2b+0x7a>
 800deac:	9b01      	ldr	r3, [sp, #4]
 800deae:	2120      	movs	r1, #32
 800deb0:	001a      	movs	r2, r3
 800deb2:	1a09      	subs	r1, r1, r0
 800deb4:	408a      	lsls	r2, r1
 800deb6:	40c3      	lsrs	r3, r0
 800deb8:	4322      	orrs	r2, r4
 800deba:	616a      	str	r2, [r5, #20]
 800debc:	9301      	str	r3, [sp, #4]
 800debe:	9c01      	ldr	r4, [sp, #4]
 800dec0:	61ac      	str	r4, [r5, #24]
 800dec2:	1e63      	subs	r3, r4, #1
 800dec4:	419c      	sbcs	r4, r3
 800dec6:	3401      	adds	r4, #1
 800dec8:	612c      	str	r4, [r5, #16]
 800deca:	2e00      	cmp	r6, #0
 800decc:	d018      	beq.n	800df00 <__d2b+0x90>
 800dece:	4b17      	ldr	r3, [pc, #92]	; (800df2c <__d2b+0xbc>)
 800ded0:	18f6      	adds	r6, r6, r3
 800ded2:	2335      	movs	r3, #53	; 0x35
 800ded4:	1836      	adds	r6, r6, r0
 800ded6:	1a18      	subs	r0, r3, r0
 800ded8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deda:	603e      	str	r6, [r7, #0]
 800dedc:	6018      	str	r0, [r3, #0]
 800dede:	0028      	movs	r0, r5
 800dee0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dee2:	2280      	movs	r2, #128	; 0x80
 800dee4:	0352      	lsls	r2, r2, #13
 800dee6:	4313      	orrs	r3, r2
 800dee8:	e7d6      	b.n	800de98 <__d2b+0x28>
 800deea:	616c      	str	r4, [r5, #20]
 800deec:	e7e7      	b.n	800debe <__d2b+0x4e>
 800deee:	a801      	add	r0, sp, #4
 800def0:	f7ff fd4c 	bl	800d98c <__lo0bits>
 800def4:	2401      	movs	r4, #1
 800def6:	9b01      	ldr	r3, [sp, #4]
 800def8:	612c      	str	r4, [r5, #16]
 800defa:	616b      	str	r3, [r5, #20]
 800defc:	3020      	adds	r0, #32
 800defe:	e7e4      	b.n	800deca <__d2b+0x5a>
 800df00:	4b0b      	ldr	r3, [pc, #44]	; (800df30 <__d2b+0xc0>)
 800df02:	18c0      	adds	r0, r0, r3
 800df04:	4b0b      	ldr	r3, [pc, #44]	; (800df34 <__d2b+0xc4>)
 800df06:	6038      	str	r0, [r7, #0]
 800df08:	18e3      	adds	r3, r4, r3
 800df0a:	009b      	lsls	r3, r3, #2
 800df0c:	18eb      	adds	r3, r5, r3
 800df0e:	6958      	ldr	r0, [r3, #20]
 800df10:	f7ff fd22 	bl	800d958 <__hi0bits>
 800df14:	0164      	lsls	r4, r4, #5
 800df16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df18:	1a24      	subs	r4, r4, r0
 800df1a:	601c      	str	r4, [r3, #0]
 800df1c:	e7df      	b.n	800dede <__d2b+0x6e>
 800df1e:	46c0      	nop			; (mov r8, r8)
 800df20:	0800f3c7 	.word	0x0800f3c7
 800df24:	0000030a 	.word	0x0000030a
 800df28:	0800f3d8 	.word	0x0800f3d8
 800df2c:	fffffbcd 	.word	0xfffffbcd
 800df30:	fffffbce 	.word	0xfffffbce
 800df34:	3fffffff 	.word	0x3fffffff

0800df38 <_calloc_r>:
 800df38:	b570      	push	{r4, r5, r6, lr}
 800df3a:	0c13      	lsrs	r3, r2, #16
 800df3c:	0c0d      	lsrs	r5, r1, #16
 800df3e:	d11e      	bne.n	800df7e <_calloc_r+0x46>
 800df40:	2b00      	cmp	r3, #0
 800df42:	d10c      	bne.n	800df5e <_calloc_r+0x26>
 800df44:	b289      	uxth	r1, r1
 800df46:	b294      	uxth	r4, r2
 800df48:	434c      	muls	r4, r1
 800df4a:	0021      	movs	r1, r4
 800df4c:	f7fe f87c 	bl	800c048 <_malloc_r>
 800df50:	1e05      	subs	r5, r0, #0
 800df52:	d01b      	beq.n	800df8c <_calloc_r+0x54>
 800df54:	0022      	movs	r2, r4
 800df56:	2100      	movs	r1, #0
 800df58:	f7fe f801 	bl	800bf5e <memset>
 800df5c:	e016      	b.n	800df8c <_calloc_r+0x54>
 800df5e:	1c1d      	adds	r5, r3, #0
 800df60:	1c0b      	adds	r3, r1, #0
 800df62:	b292      	uxth	r2, r2
 800df64:	b289      	uxth	r1, r1
 800df66:	b29c      	uxth	r4, r3
 800df68:	4351      	muls	r1, r2
 800df6a:	b2ab      	uxth	r3, r5
 800df6c:	4363      	muls	r3, r4
 800df6e:	0c0c      	lsrs	r4, r1, #16
 800df70:	191c      	adds	r4, r3, r4
 800df72:	0c22      	lsrs	r2, r4, #16
 800df74:	d107      	bne.n	800df86 <_calloc_r+0x4e>
 800df76:	0424      	lsls	r4, r4, #16
 800df78:	b289      	uxth	r1, r1
 800df7a:	430c      	orrs	r4, r1
 800df7c:	e7e5      	b.n	800df4a <_calloc_r+0x12>
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d101      	bne.n	800df86 <_calloc_r+0x4e>
 800df82:	1c13      	adds	r3, r2, #0
 800df84:	e7ed      	b.n	800df62 <_calloc_r+0x2a>
 800df86:	230c      	movs	r3, #12
 800df88:	2500      	movs	r5, #0
 800df8a:	6003      	str	r3, [r0, #0]
 800df8c:	0028      	movs	r0, r5
 800df8e:	bd70      	pop	{r4, r5, r6, pc}

0800df90 <__ssputs_r>:
 800df90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df92:	688e      	ldr	r6, [r1, #8]
 800df94:	b085      	sub	sp, #20
 800df96:	0007      	movs	r7, r0
 800df98:	000c      	movs	r4, r1
 800df9a:	9203      	str	r2, [sp, #12]
 800df9c:	9301      	str	r3, [sp, #4]
 800df9e:	429e      	cmp	r6, r3
 800dfa0:	d83c      	bhi.n	800e01c <__ssputs_r+0x8c>
 800dfa2:	2390      	movs	r3, #144	; 0x90
 800dfa4:	898a      	ldrh	r2, [r1, #12]
 800dfa6:	00db      	lsls	r3, r3, #3
 800dfa8:	421a      	tst	r2, r3
 800dfaa:	d034      	beq.n	800e016 <__ssputs_r+0x86>
 800dfac:	6909      	ldr	r1, [r1, #16]
 800dfae:	6823      	ldr	r3, [r4, #0]
 800dfb0:	6960      	ldr	r0, [r4, #20]
 800dfb2:	1a5b      	subs	r3, r3, r1
 800dfb4:	9302      	str	r3, [sp, #8]
 800dfb6:	2303      	movs	r3, #3
 800dfb8:	4343      	muls	r3, r0
 800dfba:	0fdd      	lsrs	r5, r3, #31
 800dfbc:	18ed      	adds	r5, r5, r3
 800dfbe:	9b01      	ldr	r3, [sp, #4]
 800dfc0:	9802      	ldr	r0, [sp, #8]
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	181b      	adds	r3, r3, r0
 800dfc6:	106d      	asrs	r5, r5, #1
 800dfc8:	42ab      	cmp	r3, r5
 800dfca:	d900      	bls.n	800dfce <__ssputs_r+0x3e>
 800dfcc:	001d      	movs	r5, r3
 800dfce:	0553      	lsls	r3, r2, #21
 800dfd0:	d532      	bpl.n	800e038 <__ssputs_r+0xa8>
 800dfd2:	0029      	movs	r1, r5
 800dfd4:	0038      	movs	r0, r7
 800dfd6:	f7fe f837 	bl	800c048 <_malloc_r>
 800dfda:	1e06      	subs	r6, r0, #0
 800dfdc:	d109      	bne.n	800dff2 <__ssputs_r+0x62>
 800dfde:	230c      	movs	r3, #12
 800dfe0:	603b      	str	r3, [r7, #0]
 800dfe2:	2340      	movs	r3, #64	; 0x40
 800dfe4:	2001      	movs	r0, #1
 800dfe6:	89a2      	ldrh	r2, [r4, #12]
 800dfe8:	4240      	negs	r0, r0
 800dfea:	4313      	orrs	r3, r2
 800dfec:	81a3      	strh	r3, [r4, #12]
 800dfee:	b005      	add	sp, #20
 800dff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dff2:	9a02      	ldr	r2, [sp, #8]
 800dff4:	6921      	ldr	r1, [r4, #16]
 800dff6:	f7fd ffa9 	bl	800bf4c <memcpy>
 800dffa:	89a3      	ldrh	r3, [r4, #12]
 800dffc:	4a14      	ldr	r2, [pc, #80]	; (800e050 <__ssputs_r+0xc0>)
 800dffe:	401a      	ands	r2, r3
 800e000:	2380      	movs	r3, #128	; 0x80
 800e002:	4313      	orrs	r3, r2
 800e004:	81a3      	strh	r3, [r4, #12]
 800e006:	9b02      	ldr	r3, [sp, #8]
 800e008:	6126      	str	r6, [r4, #16]
 800e00a:	18f6      	adds	r6, r6, r3
 800e00c:	6026      	str	r6, [r4, #0]
 800e00e:	6165      	str	r5, [r4, #20]
 800e010:	9e01      	ldr	r6, [sp, #4]
 800e012:	1aed      	subs	r5, r5, r3
 800e014:	60a5      	str	r5, [r4, #8]
 800e016:	9b01      	ldr	r3, [sp, #4]
 800e018:	429e      	cmp	r6, r3
 800e01a:	d900      	bls.n	800e01e <__ssputs_r+0x8e>
 800e01c:	9e01      	ldr	r6, [sp, #4]
 800e01e:	0032      	movs	r2, r6
 800e020:	9903      	ldr	r1, [sp, #12]
 800e022:	6820      	ldr	r0, [r4, #0]
 800e024:	f000 f959 	bl	800e2da <memmove>
 800e028:	68a3      	ldr	r3, [r4, #8]
 800e02a:	2000      	movs	r0, #0
 800e02c:	1b9b      	subs	r3, r3, r6
 800e02e:	60a3      	str	r3, [r4, #8]
 800e030:	6823      	ldr	r3, [r4, #0]
 800e032:	199e      	adds	r6, r3, r6
 800e034:	6026      	str	r6, [r4, #0]
 800e036:	e7da      	b.n	800dfee <__ssputs_r+0x5e>
 800e038:	002a      	movs	r2, r5
 800e03a:	0038      	movs	r0, r7
 800e03c:	f000 f960 	bl	800e300 <_realloc_r>
 800e040:	1e06      	subs	r6, r0, #0
 800e042:	d1e0      	bne.n	800e006 <__ssputs_r+0x76>
 800e044:	0038      	movs	r0, r7
 800e046:	6921      	ldr	r1, [r4, #16]
 800e048:	f7fd ff92 	bl	800bf70 <_free_r>
 800e04c:	e7c7      	b.n	800dfde <__ssputs_r+0x4e>
 800e04e:	46c0      	nop			; (mov r8, r8)
 800e050:	fffffb7f 	.word	0xfffffb7f

0800e054 <_svfiprintf_r>:
 800e054:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e056:	b0a1      	sub	sp, #132	; 0x84
 800e058:	9003      	str	r0, [sp, #12]
 800e05a:	001d      	movs	r5, r3
 800e05c:	898b      	ldrh	r3, [r1, #12]
 800e05e:	000f      	movs	r7, r1
 800e060:	0016      	movs	r6, r2
 800e062:	061b      	lsls	r3, r3, #24
 800e064:	d511      	bpl.n	800e08a <_svfiprintf_r+0x36>
 800e066:	690b      	ldr	r3, [r1, #16]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d10e      	bne.n	800e08a <_svfiprintf_r+0x36>
 800e06c:	2140      	movs	r1, #64	; 0x40
 800e06e:	f7fd ffeb 	bl	800c048 <_malloc_r>
 800e072:	6038      	str	r0, [r7, #0]
 800e074:	6138      	str	r0, [r7, #16]
 800e076:	2800      	cmp	r0, #0
 800e078:	d105      	bne.n	800e086 <_svfiprintf_r+0x32>
 800e07a:	230c      	movs	r3, #12
 800e07c:	9a03      	ldr	r2, [sp, #12]
 800e07e:	3801      	subs	r0, #1
 800e080:	6013      	str	r3, [r2, #0]
 800e082:	b021      	add	sp, #132	; 0x84
 800e084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e086:	2340      	movs	r3, #64	; 0x40
 800e088:	617b      	str	r3, [r7, #20]
 800e08a:	2300      	movs	r3, #0
 800e08c:	ac08      	add	r4, sp, #32
 800e08e:	6163      	str	r3, [r4, #20]
 800e090:	3320      	adds	r3, #32
 800e092:	7663      	strb	r3, [r4, #25]
 800e094:	3310      	adds	r3, #16
 800e096:	76a3      	strb	r3, [r4, #26]
 800e098:	9507      	str	r5, [sp, #28]
 800e09a:	0035      	movs	r5, r6
 800e09c:	782b      	ldrb	r3, [r5, #0]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d001      	beq.n	800e0a6 <_svfiprintf_r+0x52>
 800e0a2:	2b25      	cmp	r3, #37	; 0x25
 800e0a4:	d147      	bne.n	800e136 <_svfiprintf_r+0xe2>
 800e0a6:	1bab      	subs	r3, r5, r6
 800e0a8:	9305      	str	r3, [sp, #20]
 800e0aa:	42b5      	cmp	r5, r6
 800e0ac:	d00c      	beq.n	800e0c8 <_svfiprintf_r+0x74>
 800e0ae:	0032      	movs	r2, r6
 800e0b0:	0039      	movs	r1, r7
 800e0b2:	9803      	ldr	r0, [sp, #12]
 800e0b4:	f7ff ff6c 	bl	800df90 <__ssputs_r>
 800e0b8:	1c43      	adds	r3, r0, #1
 800e0ba:	d100      	bne.n	800e0be <_svfiprintf_r+0x6a>
 800e0bc:	e0ae      	b.n	800e21c <_svfiprintf_r+0x1c8>
 800e0be:	6962      	ldr	r2, [r4, #20]
 800e0c0:	9b05      	ldr	r3, [sp, #20]
 800e0c2:	4694      	mov	ip, r2
 800e0c4:	4463      	add	r3, ip
 800e0c6:	6163      	str	r3, [r4, #20]
 800e0c8:	782b      	ldrb	r3, [r5, #0]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d100      	bne.n	800e0d0 <_svfiprintf_r+0x7c>
 800e0ce:	e0a5      	b.n	800e21c <_svfiprintf_r+0x1c8>
 800e0d0:	2201      	movs	r2, #1
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	4252      	negs	r2, r2
 800e0d6:	6062      	str	r2, [r4, #4]
 800e0d8:	a904      	add	r1, sp, #16
 800e0da:	3254      	adds	r2, #84	; 0x54
 800e0dc:	1852      	adds	r2, r2, r1
 800e0de:	1c6e      	adds	r6, r5, #1
 800e0e0:	6023      	str	r3, [r4, #0]
 800e0e2:	60e3      	str	r3, [r4, #12]
 800e0e4:	60a3      	str	r3, [r4, #8]
 800e0e6:	7013      	strb	r3, [r2, #0]
 800e0e8:	65a3      	str	r3, [r4, #88]	; 0x58
 800e0ea:	2205      	movs	r2, #5
 800e0ec:	7831      	ldrb	r1, [r6, #0]
 800e0ee:	4854      	ldr	r0, [pc, #336]	; (800e240 <_svfiprintf_r+0x1ec>)
 800e0f0:	f7ff fb6a 	bl	800d7c8 <memchr>
 800e0f4:	1c75      	adds	r5, r6, #1
 800e0f6:	2800      	cmp	r0, #0
 800e0f8:	d11f      	bne.n	800e13a <_svfiprintf_r+0xe6>
 800e0fa:	6822      	ldr	r2, [r4, #0]
 800e0fc:	06d3      	lsls	r3, r2, #27
 800e0fe:	d504      	bpl.n	800e10a <_svfiprintf_r+0xb6>
 800e100:	2353      	movs	r3, #83	; 0x53
 800e102:	a904      	add	r1, sp, #16
 800e104:	185b      	adds	r3, r3, r1
 800e106:	2120      	movs	r1, #32
 800e108:	7019      	strb	r1, [r3, #0]
 800e10a:	0713      	lsls	r3, r2, #28
 800e10c:	d504      	bpl.n	800e118 <_svfiprintf_r+0xc4>
 800e10e:	2353      	movs	r3, #83	; 0x53
 800e110:	a904      	add	r1, sp, #16
 800e112:	185b      	adds	r3, r3, r1
 800e114:	212b      	movs	r1, #43	; 0x2b
 800e116:	7019      	strb	r1, [r3, #0]
 800e118:	7833      	ldrb	r3, [r6, #0]
 800e11a:	2b2a      	cmp	r3, #42	; 0x2a
 800e11c:	d016      	beq.n	800e14c <_svfiprintf_r+0xf8>
 800e11e:	0035      	movs	r5, r6
 800e120:	2100      	movs	r1, #0
 800e122:	200a      	movs	r0, #10
 800e124:	68e3      	ldr	r3, [r4, #12]
 800e126:	782a      	ldrb	r2, [r5, #0]
 800e128:	1c6e      	adds	r6, r5, #1
 800e12a:	3a30      	subs	r2, #48	; 0x30
 800e12c:	2a09      	cmp	r2, #9
 800e12e:	d94e      	bls.n	800e1ce <_svfiprintf_r+0x17a>
 800e130:	2900      	cmp	r1, #0
 800e132:	d111      	bne.n	800e158 <_svfiprintf_r+0x104>
 800e134:	e017      	b.n	800e166 <_svfiprintf_r+0x112>
 800e136:	3501      	adds	r5, #1
 800e138:	e7b0      	b.n	800e09c <_svfiprintf_r+0x48>
 800e13a:	4b41      	ldr	r3, [pc, #260]	; (800e240 <_svfiprintf_r+0x1ec>)
 800e13c:	6822      	ldr	r2, [r4, #0]
 800e13e:	1ac0      	subs	r0, r0, r3
 800e140:	2301      	movs	r3, #1
 800e142:	4083      	lsls	r3, r0
 800e144:	4313      	orrs	r3, r2
 800e146:	002e      	movs	r6, r5
 800e148:	6023      	str	r3, [r4, #0]
 800e14a:	e7ce      	b.n	800e0ea <_svfiprintf_r+0x96>
 800e14c:	9b07      	ldr	r3, [sp, #28]
 800e14e:	1d19      	adds	r1, r3, #4
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	9107      	str	r1, [sp, #28]
 800e154:	2b00      	cmp	r3, #0
 800e156:	db01      	blt.n	800e15c <_svfiprintf_r+0x108>
 800e158:	930b      	str	r3, [sp, #44]	; 0x2c
 800e15a:	e004      	b.n	800e166 <_svfiprintf_r+0x112>
 800e15c:	425b      	negs	r3, r3
 800e15e:	60e3      	str	r3, [r4, #12]
 800e160:	2302      	movs	r3, #2
 800e162:	4313      	orrs	r3, r2
 800e164:	6023      	str	r3, [r4, #0]
 800e166:	782b      	ldrb	r3, [r5, #0]
 800e168:	2b2e      	cmp	r3, #46	; 0x2e
 800e16a:	d10a      	bne.n	800e182 <_svfiprintf_r+0x12e>
 800e16c:	786b      	ldrb	r3, [r5, #1]
 800e16e:	2b2a      	cmp	r3, #42	; 0x2a
 800e170:	d135      	bne.n	800e1de <_svfiprintf_r+0x18a>
 800e172:	9b07      	ldr	r3, [sp, #28]
 800e174:	3502      	adds	r5, #2
 800e176:	1d1a      	adds	r2, r3, #4
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	9207      	str	r2, [sp, #28]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	db2b      	blt.n	800e1d8 <_svfiprintf_r+0x184>
 800e180:	9309      	str	r3, [sp, #36]	; 0x24
 800e182:	4e30      	ldr	r6, [pc, #192]	; (800e244 <_svfiprintf_r+0x1f0>)
 800e184:	2203      	movs	r2, #3
 800e186:	0030      	movs	r0, r6
 800e188:	7829      	ldrb	r1, [r5, #0]
 800e18a:	f7ff fb1d 	bl	800d7c8 <memchr>
 800e18e:	2800      	cmp	r0, #0
 800e190:	d006      	beq.n	800e1a0 <_svfiprintf_r+0x14c>
 800e192:	2340      	movs	r3, #64	; 0x40
 800e194:	1b80      	subs	r0, r0, r6
 800e196:	4083      	lsls	r3, r0
 800e198:	6822      	ldr	r2, [r4, #0]
 800e19a:	3501      	adds	r5, #1
 800e19c:	4313      	orrs	r3, r2
 800e19e:	6023      	str	r3, [r4, #0]
 800e1a0:	7829      	ldrb	r1, [r5, #0]
 800e1a2:	2206      	movs	r2, #6
 800e1a4:	4828      	ldr	r0, [pc, #160]	; (800e248 <_svfiprintf_r+0x1f4>)
 800e1a6:	1c6e      	adds	r6, r5, #1
 800e1a8:	7621      	strb	r1, [r4, #24]
 800e1aa:	f7ff fb0d 	bl	800d7c8 <memchr>
 800e1ae:	2800      	cmp	r0, #0
 800e1b0:	d03c      	beq.n	800e22c <_svfiprintf_r+0x1d8>
 800e1b2:	4b26      	ldr	r3, [pc, #152]	; (800e24c <_svfiprintf_r+0x1f8>)
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d125      	bne.n	800e204 <_svfiprintf_r+0x1b0>
 800e1b8:	2207      	movs	r2, #7
 800e1ba:	9b07      	ldr	r3, [sp, #28]
 800e1bc:	3307      	adds	r3, #7
 800e1be:	4393      	bics	r3, r2
 800e1c0:	3308      	adds	r3, #8
 800e1c2:	9307      	str	r3, [sp, #28]
 800e1c4:	6963      	ldr	r3, [r4, #20]
 800e1c6:	9a04      	ldr	r2, [sp, #16]
 800e1c8:	189b      	adds	r3, r3, r2
 800e1ca:	6163      	str	r3, [r4, #20]
 800e1cc:	e765      	b.n	800e09a <_svfiprintf_r+0x46>
 800e1ce:	4343      	muls	r3, r0
 800e1d0:	0035      	movs	r5, r6
 800e1d2:	2101      	movs	r1, #1
 800e1d4:	189b      	adds	r3, r3, r2
 800e1d6:	e7a6      	b.n	800e126 <_svfiprintf_r+0xd2>
 800e1d8:	2301      	movs	r3, #1
 800e1da:	425b      	negs	r3, r3
 800e1dc:	e7d0      	b.n	800e180 <_svfiprintf_r+0x12c>
 800e1de:	2300      	movs	r3, #0
 800e1e0:	200a      	movs	r0, #10
 800e1e2:	001a      	movs	r2, r3
 800e1e4:	3501      	adds	r5, #1
 800e1e6:	6063      	str	r3, [r4, #4]
 800e1e8:	7829      	ldrb	r1, [r5, #0]
 800e1ea:	1c6e      	adds	r6, r5, #1
 800e1ec:	3930      	subs	r1, #48	; 0x30
 800e1ee:	2909      	cmp	r1, #9
 800e1f0:	d903      	bls.n	800e1fa <_svfiprintf_r+0x1a6>
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d0c5      	beq.n	800e182 <_svfiprintf_r+0x12e>
 800e1f6:	9209      	str	r2, [sp, #36]	; 0x24
 800e1f8:	e7c3      	b.n	800e182 <_svfiprintf_r+0x12e>
 800e1fa:	4342      	muls	r2, r0
 800e1fc:	0035      	movs	r5, r6
 800e1fe:	2301      	movs	r3, #1
 800e200:	1852      	adds	r2, r2, r1
 800e202:	e7f1      	b.n	800e1e8 <_svfiprintf_r+0x194>
 800e204:	ab07      	add	r3, sp, #28
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	003a      	movs	r2, r7
 800e20a:	0021      	movs	r1, r4
 800e20c:	4b10      	ldr	r3, [pc, #64]	; (800e250 <_svfiprintf_r+0x1fc>)
 800e20e:	9803      	ldr	r0, [sp, #12]
 800e210:	f7fe f83a 	bl	800c288 <_printf_float>
 800e214:	9004      	str	r0, [sp, #16]
 800e216:	9b04      	ldr	r3, [sp, #16]
 800e218:	3301      	adds	r3, #1
 800e21a:	d1d3      	bne.n	800e1c4 <_svfiprintf_r+0x170>
 800e21c:	89bb      	ldrh	r3, [r7, #12]
 800e21e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e220:	065b      	lsls	r3, r3, #25
 800e222:	d400      	bmi.n	800e226 <_svfiprintf_r+0x1d2>
 800e224:	e72d      	b.n	800e082 <_svfiprintf_r+0x2e>
 800e226:	2001      	movs	r0, #1
 800e228:	4240      	negs	r0, r0
 800e22a:	e72a      	b.n	800e082 <_svfiprintf_r+0x2e>
 800e22c:	ab07      	add	r3, sp, #28
 800e22e:	9300      	str	r3, [sp, #0]
 800e230:	003a      	movs	r2, r7
 800e232:	0021      	movs	r1, r4
 800e234:	4b06      	ldr	r3, [pc, #24]	; (800e250 <_svfiprintf_r+0x1fc>)
 800e236:	9803      	ldr	r0, [sp, #12]
 800e238:	f7fe fad8 	bl	800c7ec <_printf_i>
 800e23c:	e7ea      	b.n	800e214 <_svfiprintf_r+0x1c0>
 800e23e:	46c0      	nop			; (mov r8, r8)
 800e240:	0800f534 	.word	0x0800f534
 800e244:	0800f53a 	.word	0x0800f53a
 800e248:	0800f53e 	.word	0x0800f53e
 800e24c:	0800c289 	.word	0x0800c289
 800e250:	0800df91 	.word	0x0800df91

0800e254 <__assert_func>:
 800e254:	b530      	push	{r4, r5, lr}
 800e256:	0014      	movs	r4, r2
 800e258:	001a      	movs	r2, r3
 800e25a:	4b09      	ldr	r3, [pc, #36]	; (800e280 <__assert_func+0x2c>)
 800e25c:	0005      	movs	r5, r0
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	b085      	sub	sp, #20
 800e262:	68d8      	ldr	r0, [r3, #12]
 800e264:	4b07      	ldr	r3, [pc, #28]	; (800e284 <__assert_func+0x30>)
 800e266:	2c00      	cmp	r4, #0
 800e268:	d101      	bne.n	800e26e <__assert_func+0x1a>
 800e26a:	4b07      	ldr	r3, [pc, #28]	; (800e288 <__assert_func+0x34>)
 800e26c:	001c      	movs	r4, r3
 800e26e:	9301      	str	r3, [sp, #4]
 800e270:	9100      	str	r1, [sp, #0]
 800e272:	002b      	movs	r3, r5
 800e274:	4905      	ldr	r1, [pc, #20]	; (800e28c <__assert_func+0x38>)
 800e276:	9402      	str	r4, [sp, #8]
 800e278:	f000 f80a 	bl	800e290 <fiprintf>
 800e27c:	f000 faac 	bl	800e7d8 <abort>
 800e280:	20000010 	.word	0x20000010
 800e284:	0800f545 	.word	0x0800f545
 800e288:	0800f580 	.word	0x0800f580
 800e28c:	0800f552 	.word	0x0800f552

0800e290 <fiprintf>:
 800e290:	b40e      	push	{r1, r2, r3}
 800e292:	b503      	push	{r0, r1, lr}
 800e294:	0001      	movs	r1, r0
 800e296:	ab03      	add	r3, sp, #12
 800e298:	4804      	ldr	r0, [pc, #16]	; (800e2ac <fiprintf+0x1c>)
 800e29a:	cb04      	ldmia	r3!, {r2}
 800e29c:	6800      	ldr	r0, [r0, #0]
 800e29e:	9301      	str	r3, [sp, #4]
 800e2a0:	f000 f884 	bl	800e3ac <_vfiprintf_r>
 800e2a4:	b002      	add	sp, #8
 800e2a6:	bc08      	pop	{r3}
 800e2a8:	b003      	add	sp, #12
 800e2aa:	4718      	bx	r3
 800e2ac:	20000010 	.word	0x20000010

0800e2b0 <__retarget_lock_init_recursive>:
 800e2b0:	4770      	bx	lr

0800e2b2 <__retarget_lock_acquire_recursive>:
 800e2b2:	4770      	bx	lr

0800e2b4 <__retarget_lock_release_recursive>:
 800e2b4:	4770      	bx	lr

0800e2b6 <__ascii_mbtowc>:
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	2900      	cmp	r1, #0
 800e2ba:	d100      	bne.n	800e2be <__ascii_mbtowc+0x8>
 800e2bc:	a901      	add	r1, sp, #4
 800e2be:	1e10      	subs	r0, r2, #0
 800e2c0:	d006      	beq.n	800e2d0 <__ascii_mbtowc+0x1a>
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d006      	beq.n	800e2d4 <__ascii_mbtowc+0x1e>
 800e2c6:	7813      	ldrb	r3, [r2, #0]
 800e2c8:	600b      	str	r3, [r1, #0]
 800e2ca:	7810      	ldrb	r0, [r2, #0]
 800e2cc:	1e43      	subs	r3, r0, #1
 800e2ce:	4198      	sbcs	r0, r3
 800e2d0:	b002      	add	sp, #8
 800e2d2:	4770      	bx	lr
 800e2d4:	2002      	movs	r0, #2
 800e2d6:	4240      	negs	r0, r0
 800e2d8:	e7fa      	b.n	800e2d0 <__ascii_mbtowc+0x1a>

0800e2da <memmove>:
 800e2da:	b510      	push	{r4, lr}
 800e2dc:	4288      	cmp	r0, r1
 800e2de:	d902      	bls.n	800e2e6 <memmove+0xc>
 800e2e0:	188b      	adds	r3, r1, r2
 800e2e2:	4298      	cmp	r0, r3
 800e2e4:	d303      	bcc.n	800e2ee <memmove+0x14>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	e007      	b.n	800e2fa <memmove+0x20>
 800e2ea:	5c8b      	ldrb	r3, [r1, r2]
 800e2ec:	5483      	strb	r3, [r0, r2]
 800e2ee:	3a01      	subs	r2, #1
 800e2f0:	d2fb      	bcs.n	800e2ea <memmove+0x10>
 800e2f2:	bd10      	pop	{r4, pc}
 800e2f4:	5ccc      	ldrb	r4, [r1, r3]
 800e2f6:	54c4      	strb	r4, [r0, r3]
 800e2f8:	3301      	adds	r3, #1
 800e2fa:	429a      	cmp	r2, r3
 800e2fc:	d1fa      	bne.n	800e2f4 <memmove+0x1a>
 800e2fe:	e7f8      	b.n	800e2f2 <memmove+0x18>

0800e300 <_realloc_r>:
 800e300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e302:	0007      	movs	r7, r0
 800e304:	000e      	movs	r6, r1
 800e306:	0014      	movs	r4, r2
 800e308:	2900      	cmp	r1, #0
 800e30a:	d105      	bne.n	800e318 <_realloc_r+0x18>
 800e30c:	0011      	movs	r1, r2
 800e30e:	f7fd fe9b 	bl	800c048 <_malloc_r>
 800e312:	0005      	movs	r5, r0
 800e314:	0028      	movs	r0, r5
 800e316:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e318:	2a00      	cmp	r2, #0
 800e31a:	d103      	bne.n	800e324 <_realloc_r+0x24>
 800e31c:	f7fd fe28 	bl	800bf70 <_free_r>
 800e320:	0025      	movs	r5, r4
 800e322:	e7f7      	b.n	800e314 <_realloc_r+0x14>
 800e324:	f000 fc9a 	bl	800ec5c <_malloc_usable_size_r>
 800e328:	9001      	str	r0, [sp, #4]
 800e32a:	4284      	cmp	r4, r0
 800e32c:	d803      	bhi.n	800e336 <_realloc_r+0x36>
 800e32e:	0035      	movs	r5, r6
 800e330:	0843      	lsrs	r3, r0, #1
 800e332:	42a3      	cmp	r3, r4
 800e334:	d3ee      	bcc.n	800e314 <_realloc_r+0x14>
 800e336:	0021      	movs	r1, r4
 800e338:	0038      	movs	r0, r7
 800e33a:	f7fd fe85 	bl	800c048 <_malloc_r>
 800e33e:	1e05      	subs	r5, r0, #0
 800e340:	d0e8      	beq.n	800e314 <_realloc_r+0x14>
 800e342:	9b01      	ldr	r3, [sp, #4]
 800e344:	0022      	movs	r2, r4
 800e346:	429c      	cmp	r4, r3
 800e348:	d900      	bls.n	800e34c <_realloc_r+0x4c>
 800e34a:	001a      	movs	r2, r3
 800e34c:	0031      	movs	r1, r6
 800e34e:	0028      	movs	r0, r5
 800e350:	f7fd fdfc 	bl	800bf4c <memcpy>
 800e354:	0031      	movs	r1, r6
 800e356:	0038      	movs	r0, r7
 800e358:	f7fd fe0a 	bl	800bf70 <_free_r>
 800e35c:	e7da      	b.n	800e314 <_realloc_r+0x14>

0800e35e <__sfputc_r>:
 800e35e:	6893      	ldr	r3, [r2, #8]
 800e360:	b510      	push	{r4, lr}
 800e362:	3b01      	subs	r3, #1
 800e364:	6093      	str	r3, [r2, #8]
 800e366:	2b00      	cmp	r3, #0
 800e368:	da04      	bge.n	800e374 <__sfputc_r+0x16>
 800e36a:	6994      	ldr	r4, [r2, #24]
 800e36c:	42a3      	cmp	r3, r4
 800e36e:	db07      	blt.n	800e380 <__sfputc_r+0x22>
 800e370:	290a      	cmp	r1, #10
 800e372:	d005      	beq.n	800e380 <__sfputc_r+0x22>
 800e374:	6813      	ldr	r3, [r2, #0]
 800e376:	1c58      	adds	r0, r3, #1
 800e378:	6010      	str	r0, [r2, #0]
 800e37a:	7019      	strb	r1, [r3, #0]
 800e37c:	0008      	movs	r0, r1
 800e37e:	bd10      	pop	{r4, pc}
 800e380:	f000 f94e 	bl	800e620 <__swbuf_r>
 800e384:	0001      	movs	r1, r0
 800e386:	e7f9      	b.n	800e37c <__sfputc_r+0x1e>

0800e388 <__sfputs_r>:
 800e388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e38a:	0006      	movs	r6, r0
 800e38c:	000f      	movs	r7, r1
 800e38e:	0014      	movs	r4, r2
 800e390:	18d5      	adds	r5, r2, r3
 800e392:	42ac      	cmp	r4, r5
 800e394:	d101      	bne.n	800e39a <__sfputs_r+0x12>
 800e396:	2000      	movs	r0, #0
 800e398:	e007      	b.n	800e3aa <__sfputs_r+0x22>
 800e39a:	7821      	ldrb	r1, [r4, #0]
 800e39c:	003a      	movs	r2, r7
 800e39e:	0030      	movs	r0, r6
 800e3a0:	f7ff ffdd 	bl	800e35e <__sfputc_r>
 800e3a4:	3401      	adds	r4, #1
 800e3a6:	1c43      	adds	r3, r0, #1
 800e3a8:	d1f3      	bne.n	800e392 <__sfputs_r+0xa>
 800e3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3ac <_vfiprintf_r>:
 800e3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e3ae:	b0a1      	sub	sp, #132	; 0x84
 800e3b0:	0006      	movs	r6, r0
 800e3b2:	000c      	movs	r4, r1
 800e3b4:	001f      	movs	r7, r3
 800e3b6:	9203      	str	r2, [sp, #12]
 800e3b8:	2800      	cmp	r0, #0
 800e3ba:	d004      	beq.n	800e3c6 <_vfiprintf_r+0x1a>
 800e3bc:	6983      	ldr	r3, [r0, #24]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d101      	bne.n	800e3c6 <_vfiprintf_r+0x1a>
 800e3c2:	f000 fb3f 	bl	800ea44 <__sinit>
 800e3c6:	4b8e      	ldr	r3, [pc, #568]	; (800e600 <_vfiprintf_r+0x254>)
 800e3c8:	429c      	cmp	r4, r3
 800e3ca:	d11c      	bne.n	800e406 <_vfiprintf_r+0x5a>
 800e3cc:	6874      	ldr	r4, [r6, #4]
 800e3ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e3d0:	07db      	lsls	r3, r3, #31
 800e3d2:	d405      	bmi.n	800e3e0 <_vfiprintf_r+0x34>
 800e3d4:	89a3      	ldrh	r3, [r4, #12]
 800e3d6:	059b      	lsls	r3, r3, #22
 800e3d8:	d402      	bmi.n	800e3e0 <_vfiprintf_r+0x34>
 800e3da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e3dc:	f7ff ff69 	bl	800e2b2 <__retarget_lock_acquire_recursive>
 800e3e0:	89a3      	ldrh	r3, [r4, #12]
 800e3e2:	071b      	lsls	r3, r3, #28
 800e3e4:	d502      	bpl.n	800e3ec <_vfiprintf_r+0x40>
 800e3e6:	6923      	ldr	r3, [r4, #16]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d11d      	bne.n	800e428 <_vfiprintf_r+0x7c>
 800e3ec:	0021      	movs	r1, r4
 800e3ee:	0030      	movs	r0, r6
 800e3f0:	f000 f97a 	bl	800e6e8 <__swsetup_r>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d017      	beq.n	800e428 <_vfiprintf_r+0x7c>
 800e3f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e3fa:	07db      	lsls	r3, r3, #31
 800e3fc:	d50d      	bpl.n	800e41a <_vfiprintf_r+0x6e>
 800e3fe:	2001      	movs	r0, #1
 800e400:	4240      	negs	r0, r0
 800e402:	b021      	add	sp, #132	; 0x84
 800e404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e406:	4b7f      	ldr	r3, [pc, #508]	; (800e604 <_vfiprintf_r+0x258>)
 800e408:	429c      	cmp	r4, r3
 800e40a:	d101      	bne.n	800e410 <_vfiprintf_r+0x64>
 800e40c:	68b4      	ldr	r4, [r6, #8]
 800e40e:	e7de      	b.n	800e3ce <_vfiprintf_r+0x22>
 800e410:	4b7d      	ldr	r3, [pc, #500]	; (800e608 <_vfiprintf_r+0x25c>)
 800e412:	429c      	cmp	r4, r3
 800e414:	d1db      	bne.n	800e3ce <_vfiprintf_r+0x22>
 800e416:	68f4      	ldr	r4, [r6, #12]
 800e418:	e7d9      	b.n	800e3ce <_vfiprintf_r+0x22>
 800e41a:	89a3      	ldrh	r3, [r4, #12]
 800e41c:	059b      	lsls	r3, r3, #22
 800e41e:	d4ee      	bmi.n	800e3fe <_vfiprintf_r+0x52>
 800e420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e422:	f7ff ff47 	bl	800e2b4 <__retarget_lock_release_recursive>
 800e426:	e7ea      	b.n	800e3fe <_vfiprintf_r+0x52>
 800e428:	2300      	movs	r3, #0
 800e42a:	ad08      	add	r5, sp, #32
 800e42c:	616b      	str	r3, [r5, #20]
 800e42e:	3320      	adds	r3, #32
 800e430:	766b      	strb	r3, [r5, #25]
 800e432:	3310      	adds	r3, #16
 800e434:	76ab      	strb	r3, [r5, #26]
 800e436:	9707      	str	r7, [sp, #28]
 800e438:	9f03      	ldr	r7, [sp, #12]
 800e43a:	783b      	ldrb	r3, [r7, #0]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d001      	beq.n	800e444 <_vfiprintf_r+0x98>
 800e440:	2b25      	cmp	r3, #37	; 0x25
 800e442:	d14e      	bne.n	800e4e2 <_vfiprintf_r+0x136>
 800e444:	9b03      	ldr	r3, [sp, #12]
 800e446:	1afb      	subs	r3, r7, r3
 800e448:	9305      	str	r3, [sp, #20]
 800e44a:	9b03      	ldr	r3, [sp, #12]
 800e44c:	429f      	cmp	r7, r3
 800e44e:	d00d      	beq.n	800e46c <_vfiprintf_r+0xc0>
 800e450:	9b05      	ldr	r3, [sp, #20]
 800e452:	0021      	movs	r1, r4
 800e454:	0030      	movs	r0, r6
 800e456:	9a03      	ldr	r2, [sp, #12]
 800e458:	f7ff ff96 	bl	800e388 <__sfputs_r>
 800e45c:	1c43      	adds	r3, r0, #1
 800e45e:	d100      	bne.n	800e462 <_vfiprintf_r+0xb6>
 800e460:	e0b5      	b.n	800e5ce <_vfiprintf_r+0x222>
 800e462:	696a      	ldr	r2, [r5, #20]
 800e464:	9b05      	ldr	r3, [sp, #20]
 800e466:	4694      	mov	ip, r2
 800e468:	4463      	add	r3, ip
 800e46a:	616b      	str	r3, [r5, #20]
 800e46c:	783b      	ldrb	r3, [r7, #0]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d100      	bne.n	800e474 <_vfiprintf_r+0xc8>
 800e472:	e0ac      	b.n	800e5ce <_vfiprintf_r+0x222>
 800e474:	2201      	movs	r2, #1
 800e476:	1c7b      	adds	r3, r7, #1
 800e478:	9303      	str	r3, [sp, #12]
 800e47a:	2300      	movs	r3, #0
 800e47c:	4252      	negs	r2, r2
 800e47e:	606a      	str	r2, [r5, #4]
 800e480:	a904      	add	r1, sp, #16
 800e482:	3254      	adds	r2, #84	; 0x54
 800e484:	1852      	adds	r2, r2, r1
 800e486:	602b      	str	r3, [r5, #0]
 800e488:	60eb      	str	r3, [r5, #12]
 800e48a:	60ab      	str	r3, [r5, #8]
 800e48c:	7013      	strb	r3, [r2, #0]
 800e48e:	65ab      	str	r3, [r5, #88]	; 0x58
 800e490:	9b03      	ldr	r3, [sp, #12]
 800e492:	2205      	movs	r2, #5
 800e494:	7819      	ldrb	r1, [r3, #0]
 800e496:	485d      	ldr	r0, [pc, #372]	; (800e60c <_vfiprintf_r+0x260>)
 800e498:	f7ff f996 	bl	800d7c8 <memchr>
 800e49c:	9b03      	ldr	r3, [sp, #12]
 800e49e:	1c5f      	adds	r7, r3, #1
 800e4a0:	2800      	cmp	r0, #0
 800e4a2:	d120      	bne.n	800e4e6 <_vfiprintf_r+0x13a>
 800e4a4:	682a      	ldr	r2, [r5, #0]
 800e4a6:	06d3      	lsls	r3, r2, #27
 800e4a8:	d504      	bpl.n	800e4b4 <_vfiprintf_r+0x108>
 800e4aa:	2353      	movs	r3, #83	; 0x53
 800e4ac:	a904      	add	r1, sp, #16
 800e4ae:	185b      	adds	r3, r3, r1
 800e4b0:	2120      	movs	r1, #32
 800e4b2:	7019      	strb	r1, [r3, #0]
 800e4b4:	0713      	lsls	r3, r2, #28
 800e4b6:	d504      	bpl.n	800e4c2 <_vfiprintf_r+0x116>
 800e4b8:	2353      	movs	r3, #83	; 0x53
 800e4ba:	a904      	add	r1, sp, #16
 800e4bc:	185b      	adds	r3, r3, r1
 800e4be:	212b      	movs	r1, #43	; 0x2b
 800e4c0:	7019      	strb	r1, [r3, #0]
 800e4c2:	9b03      	ldr	r3, [sp, #12]
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	2b2a      	cmp	r3, #42	; 0x2a
 800e4c8:	d016      	beq.n	800e4f8 <_vfiprintf_r+0x14c>
 800e4ca:	2100      	movs	r1, #0
 800e4cc:	68eb      	ldr	r3, [r5, #12]
 800e4ce:	9f03      	ldr	r7, [sp, #12]
 800e4d0:	783a      	ldrb	r2, [r7, #0]
 800e4d2:	1c78      	adds	r0, r7, #1
 800e4d4:	3a30      	subs	r2, #48	; 0x30
 800e4d6:	4684      	mov	ip, r0
 800e4d8:	2a09      	cmp	r2, #9
 800e4da:	d94f      	bls.n	800e57c <_vfiprintf_r+0x1d0>
 800e4dc:	2900      	cmp	r1, #0
 800e4de:	d111      	bne.n	800e504 <_vfiprintf_r+0x158>
 800e4e0:	e017      	b.n	800e512 <_vfiprintf_r+0x166>
 800e4e2:	3701      	adds	r7, #1
 800e4e4:	e7a9      	b.n	800e43a <_vfiprintf_r+0x8e>
 800e4e6:	4b49      	ldr	r3, [pc, #292]	; (800e60c <_vfiprintf_r+0x260>)
 800e4e8:	682a      	ldr	r2, [r5, #0]
 800e4ea:	1ac0      	subs	r0, r0, r3
 800e4ec:	2301      	movs	r3, #1
 800e4ee:	4083      	lsls	r3, r0
 800e4f0:	4313      	orrs	r3, r2
 800e4f2:	602b      	str	r3, [r5, #0]
 800e4f4:	9703      	str	r7, [sp, #12]
 800e4f6:	e7cb      	b.n	800e490 <_vfiprintf_r+0xe4>
 800e4f8:	9b07      	ldr	r3, [sp, #28]
 800e4fa:	1d19      	adds	r1, r3, #4
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	9107      	str	r1, [sp, #28]
 800e500:	2b00      	cmp	r3, #0
 800e502:	db01      	blt.n	800e508 <_vfiprintf_r+0x15c>
 800e504:	930b      	str	r3, [sp, #44]	; 0x2c
 800e506:	e004      	b.n	800e512 <_vfiprintf_r+0x166>
 800e508:	425b      	negs	r3, r3
 800e50a:	60eb      	str	r3, [r5, #12]
 800e50c:	2302      	movs	r3, #2
 800e50e:	4313      	orrs	r3, r2
 800e510:	602b      	str	r3, [r5, #0]
 800e512:	783b      	ldrb	r3, [r7, #0]
 800e514:	2b2e      	cmp	r3, #46	; 0x2e
 800e516:	d10a      	bne.n	800e52e <_vfiprintf_r+0x182>
 800e518:	787b      	ldrb	r3, [r7, #1]
 800e51a:	2b2a      	cmp	r3, #42	; 0x2a
 800e51c:	d137      	bne.n	800e58e <_vfiprintf_r+0x1e2>
 800e51e:	9b07      	ldr	r3, [sp, #28]
 800e520:	3702      	adds	r7, #2
 800e522:	1d1a      	adds	r2, r3, #4
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	9207      	str	r2, [sp, #28]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	db2d      	blt.n	800e588 <_vfiprintf_r+0x1dc>
 800e52c:	9309      	str	r3, [sp, #36]	; 0x24
 800e52e:	2203      	movs	r2, #3
 800e530:	7839      	ldrb	r1, [r7, #0]
 800e532:	4837      	ldr	r0, [pc, #220]	; (800e610 <_vfiprintf_r+0x264>)
 800e534:	f7ff f948 	bl	800d7c8 <memchr>
 800e538:	2800      	cmp	r0, #0
 800e53a:	d007      	beq.n	800e54c <_vfiprintf_r+0x1a0>
 800e53c:	4b34      	ldr	r3, [pc, #208]	; (800e610 <_vfiprintf_r+0x264>)
 800e53e:	682a      	ldr	r2, [r5, #0]
 800e540:	1ac0      	subs	r0, r0, r3
 800e542:	2340      	movs	r3, #64	; 0x40
 800e544:	4083      	lsls	r3, r0
 800e546:	4313      	orrs	r3, r2
 800e548:	3701      	adds	r7, #1
 800e54a:	602b      	str	r3, [r5, #0]
 800e54c:	7839      	ldrb	r1, [r7, #0]
 800e54e:	1c7b      	adds	r3, r7, #1
 800e550:	2206      	movs	r2, #6
 800e552:	4830      	ldr	r0, [pc, #192]	; (800e614 <_vfiprintf_r+0x268>)
 800e554:	9303      	str	r3, [sp, #12]
 800e556:	7629      	strb	r1, [r5, #24]
 800e558:	f7ff f936 	bl	800d7c8 <memchr>
 800e55c:	2800      	cmp	r0, #0
 800e55e:	d045      	beq.n	800e5ec <_vfiprintf_r+0x240>
 800e560:	4b2d      	ldr	r3, [pc, #180]	; (800e618 <_vfiprintf_r+0x26c>)
 800e562:	2b00      	cmp	r3, #0
 800e564:	d127      	bne.n	800e5b6 <_vfiprintf_r+0x20a>
 800e566:	2207      	movs	r2, #7
 800e568:	9b07      	ldr	r3, [sp, #28]
 800e56a:	3307      	adds	r3, #7
 800e56c:	4393      	bics	r3, r2
 800e56e:	3308      	adds	r3, #8
 800e570:	9307      	str	r3, [sp, #28]
 800e572:	696b      	ldr	r3, [r5, #20]
 800e574:	9a04      	ldr	r2, [sp, #16]
 800e576:	189b      	adds	r3, r3, r2
 800e578:	616b      	str	r3, [r5, #20]
 800e57a:	e75d      	b.n	800e438 <_vfiprintf_r+0x8c>
 800e57c:	210a      	movs	r1, #10
 800e57e:	434b      	muls	r3, r1
 800e580:	4667      	mov	r7, ip
 800e582:	189b      	adds	r3, r3, r2
 800e584:	3909      	subs	r1, #9
 800e586:	e7a3      	b.n	800e4d0 <_vfiprintf_r+0x124>
 800e588:	2301      	movs	r3, #1
 800e58a:	425b      	negs	r3, r3
 800e58c:	e7ce      	b.n	800e52c <_vfiprintf_r+0x180>
 800e58e:	2300      	movs	r3, #0
 800e590:	001a      	movs	r2, r3
 800e592:	3701      	adds	r7, #1
 800e594:	606b      	str	r3, [r5, #4]
 800e596:	7839      	ldrb	r1, [r7, #0]
 800e598:	1c78      	adds	r0, r7, #1
 800e59a:	3930      	subs	r1, #48	; 0x30
 800e59c:	4684      	mov	ip, r0
 800e59e:	2909      	cmp	r1, #9
 800e5a0:	d903      	bls.n	800e5aa <_vfiprintf_r+0x1fe>
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d0c3      	beq.n	800e52e <_vfiprintf_r+0x182>
 800e5a6:	9209      	str	r2, [sp, #36]	; 0x24
 800e5a8:	e7c1      	b.n	800e52e <_vfiprintf_r+0x182>
 800e5aa:	230a      	movs	r3, #10
 800e5ac:	435a      	muls	r2, r3
 800e5ae:	4667      	mov	r7, ip
 800e5b0:	1852      	adds	r2, r2, r1
 800e5b2:	3b09      	subs	r3, #9
 800e5b4:	e7ef      	b.n	800e596 <_vfiprintf_r+0x1ea>
 800e5b6:	ab07      	add	r3, sp, #28
 800e5b8:	9300      	str	r3, [sp, #0]
 800e5ba:	0022      	movs	r2, r4
 800e5bc:	0029      	movs	r1, r5
 800e5be:	0030      	movs	r0, r6
 800e5c0:	4b16      	ldr	r3, [pc, #88]	; (800e61c <_vfiprintf_r+0x270>)
 800e5c2:	f7fd fe61 	bl	800c288 <_printf_float>
 800e5c6:	9004      	str	r0, [sp, #16]
 800e5c8:	9b04      	ldr	r3, [sp, #16]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	d1d1      	bne.n	800e572 <_vfiprintf_r+0x1c6>
 800e5ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e5d0:	07db      	lsls	r3, r3, #31
 800e5d2:	d405      	bmi.n	800e5e0 <_vfiprintf_r+0x234>
 800e5d4:	89a3      	ldrh	r3, [r4, #12]
 800e5d6:	059b      	lsls	r3, r3, #22
 800e5d8:	d402      	bmi.n	800e5e0 <_vfiprintf_r+0x234>
 800e5da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5dc:	f7ff fe6a 	bl	800e2b4 <__retarget_lock_release_recursive>
 800e5e0:	89a3      	ldrh	r3, [r4, #12]
 800e5e2:	065b      	lsls	r3, r3, #25
 800e5e4:	d500      	bpl.n	800e5e8 <_vfiprintf_r+0x23c>
 800e5e6:	e70a      	b.n	800e3fe <_vfiprintf_r+0x52>
 800e5e8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e5ea:	e70a      	b.n	800e402 <_vfiprintf_r+0x56>
 800e5ec:	ab07      	add	r3, sp, #28
 800e5ee:	9300      	str	r3, [sp, #0]
 800e5f0:	0022      	movs	r2, r4
 800e5f2:	0029      	movs	r1, r5
 800e5f4:	0030      	movs	r0, r6
 800e5f6:	4b09      	ldr	r3, [pc, #36]	; (800e61c <_vfiprintf_r+0x270>)
 800e5f8:	f7fe f8f8 	bl	800c7ec <_printf_i>
 800e5fc:	e7e3      	b.n	800e5c6 <_vfiprintf_r+0x21a>
 800e5fe:	46c0      	nop			; (mov r8, r8)
 800e600:	0800f6ac 	.word	0x0800f6ac
 800e604:	0800f6cc 	.word	0x0800f6cc
 800e608:	0800f68c 	.word	0x0800f68c
 800e60c:	0800f534 	.word	0x0800f534
 800e610:	0800f53a 	.word	0x0800f53a
 800e614:	0800f53e 	.word	0x0800f53e
 800e618:	0800c289 	.word	0x0800c289
 800e61c:	0800e389 	.word	0x0800e389

0800e620 <__swbuf_r>:
 800e620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e622:	0005      	movs	r5, r0
 800e624:	000e      	movs	r6, r1
 800e626:	0014      	movs	r4, r2
 800e628:	2800      	cmp	r0, #0
 800e62a:	d004      	beq.n	800e636 <__swbuf_r+0x16>
 800e62c:	6983      	ldr	r3, [r0, #24]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d101      	bne.n	800e636 <__swbuf_r+0x16>
 800e632:	f000 fa07 	bl	800ea44 <__sinit>
 800e636:	4b22      	ldr	r3, [pc, #136]	; (800e6c0 <__swbuf_r+0xa0>)
 800e638:	429c      	cmp	r4, r3
 800e63a:	d12e      	bne.n	800e69a <__swbuf_r+0x7a>
 800e63c:	686c      	ldr	r4, [r5, #4]
 800e63e:	69a3      	ldr	r3, [r4, #24]
 800e640:	60a3      	str	r3, [r4, #8]
 800e642:	89a3      	ldrh	r3, [r4, #12]
 800e644:	071b      	lsls	r3, r3, #28
 800e646:	d532      	bpl.n	800e6ae <__swbuf_r+0x8e>
 800e648:	6923      	ldr	r3, [r4, #16]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d02f      	beq.n	800e6ae <__swbuf_r+0x8e>
 800e64e:	6823      	ldr	r3, [r4, #0]
 800e650:	6922      	ldr	r2, [r4, #16]
 800e652:	b2f7      	uxtb	r7, r6
 800e654:	1a98      	subs	r0, r3, r2
 800e656:	6963      	ldr	r3, [r4, #20]
 800e658:	b2f6      	uxtb	r6, r6
 800e65a:	4283      	cmp	r3, r0
 800e65c:	dc05      	bgt.n	800e66a <__swbuf_r+0x4a>
 800e65e:	0021      	movs	r1, r4
 800e660:	0028      	movs	r0, r5
 800e662:	f000 f94d 	bl	800e900 <_fflush_r>
 800e666:	2800      	cmp	r0, #0
 800e668:	d127      	bne.n	800e6ba <__swbuf_r+0x9a>
 800e66a:	68a3      	ldr	r3, [r4, #8]
 800e66c:	3001      	adds	r0, #1
 800e66e:	3b01      	subs	r3, #1
 800e670:	60a3      	str	r3, [r4, #8]
 800e672:	6823      	ldr	r3, [r4, #0]
 800e674:	1c5a      	adds	r2, r3, #1
 800e676:	6022      	str	r2, [r4, #0]
 800e678:	701f      	strb	r7, [r3, #0]
 800e67a:	6963      	ldr	r3, [r4, #20]
 800e67c:	4283      	cmp	r3, r0
 800e67e:	d004      	beq.n	800e68a <__swbuf_r+0x6a>
 800e680:	89a3      	ldrh	r3, [r4, #12]
 800e682:	07db      	lsls	r3, r3, #31
 800e684:	d507      	bpl.n	800e696 <__swbuf_r+0x76>
 800e686:	2e0a      	cmp	r6, #10
 800e688:	d105      	bne.n	800e696 <__swbuf_r+0x76>
 800e68a:	0021      	movs	r1, r4
 800e68c:	0028      	movs	r0, r5
 800e68e:	f000 f937 	bl	800e900 <_fflush_r>
 800e692:	2800      	cmp	r0, #0
 800e694:	d111      	bne.n	800e6ba <__swbuf_r+0x9a>
 800e696:	0030      	movs	r0, r6
 800e698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e69a:	4b0a      	ldr	r3, [pc, #40]	; (800e6c4 <__swbuf_r+0xa4>)
 800e69c:	429c      	cmp	r4, r3
 800e69e:	d101      	bne.n	800e6a4 <__swbuf_r+0x84>
 800e6a0:	68ac      	ldr	r4, [r5, #8]
 800e6a2:	e7cc      	b.n	800e63e <__swbuf_r+0x1e>
 800e6a4:	4b08      	ldr	r3, [pc, #32]	; (800e6c8 <__swbuf_r+0xa8>)
 800e6a6:	429c      	cmp	r4, r3
 800e6a8:	d1c9      	bne.n	800e63e <__swbuf_r+0x1e>
 800e6aa:	68ec      	ldr	r4, [r5, #12]
 800e6ac:	e7c7      	b.n	800e63e <__swbuf_r+0x1e>
 800e6ae:	0021      	movs	r1, r4
 800e6b0:	0028      	movs	r0, r5
 800e6b2:	f000 f819 	bl	800e6e8 <__swsetup_r>
 800e6b6:	2800      	cmp	r0, #0
 800e6b8:	d0c9      	beq.n	800e64e <__swbuf_r+0x2e>
 800e6ba:	2601      	movs	r6, #1
 800e6bc:	4276      	negs	r6, r6
 800e6be:	e7ea      	b.n	800e696 <__swbuf_r+0x76>
 800e6c0:	0800f6ac 	.word	0x0800f6ac
 800e6c4:	0800f6cc 	.word	0x0800f6cc
 800e6c8:	0800f68c 	.word	0x0800f68c

0800e6cc <__ascii_wctomb>:
 800e6cc:	0003      	movs	r3, r0
 800e6ce:	1e08      	subs	r0, r1, #0
 800e6d0:	d005      	beq.n	800e6de <__ascii_wctomb+0x12>
 800e6d2:	2aff      	cmp	r2, #255	; 0xff
 800e6d4:	d904      	bls.n	800e6e0 <__ascii_wctomb+0x14>
 800e6d6:	228a      	movs	r2, #138	; 0x8a
 800e6d8:	2001      	movs	r0, #1
 800e6da:	601a      	str	r2, [r3, #0]
 800e6dc:	4240      	negs	r0, r0
 800e6de:	4770      	bx	lr
 800e6e0:	2001      	movs	r0, #1
 800e6e2:	700a      	strb	r2, [r1, #0]
 800e6e4:	e7fb      	b.n	800e6de <__ascii_wctomb+0x12>
	...

0800e6e8 <__swsetup_r>:
 800e6e8:	4b37      	ldr	r3, [pc, #220]	; (800e7c8 <__swsetup_r+0xe0>)
 800e6ea:	b570      	push	{r4, r5, r6, lr}
 800e6ec:	681d      	ldr	r5, [r3, #0]
 800e6ee:	0006      	movs	r6, r0
 800e6f0:	000c      	movs	r4, r1
 800e6f2:	2d00      	cmp	r5, #0
 800e6f4:	d005      	beq.n	800e702 <__swsetup_r+0x1a>
 800e6f6:	69ab      	ldr	r3, [r5, #24]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d102      	bne.n	800e702 <__swsetup_r+0x1a>
 800e6fc:	0028      	movs	r0, r5
 800e6fe:	f000 f9a1 	bl	800ea44 <__sinit>
 800e702:	4b32      	ldr	r3, [pc, #200]	; (800e7cc <__swsetup_r+0xe4>)
 800e704:	429c      	cmp	r4, r3
 800e706:	d10f      	bne.n	800e728 <__swsetup_r+0x40>
 800e708:	686c      	ldr	r4, [r5, #4]
 800e70a:	230c      	movs	r3, #12
 800e70c:	5ee2      	ldrsh	r2, [r4, r3]
 800e70e:	b293      	uxth	r3, r2
 800e710:	0711      	lsls	r1, r2, #28
 800e712:	d42d      	bmi.n	800e770 <__swsetup_r+0x88>
 800e714:	06d9      	lsls	r1, r3, #27
 800e716:	d411      	bmi.n	800e73c <__swsetup_r+0x54>
 800e718:	2309      	movs	r3, #9
 800e71a:	2001      	movs	r0, #1
 800e71c:	6033      	str	r3, [r6, #0]
 800e71e:	3337      	adds	r3, #55	; 0x37
 800e720:	4313      	orrs	r3, r2
 800e722:	81a3      	strh	r3, [r4, #12]
 800e724:	4240      	negs	r0, r0
 800e726:	bd70      	pop	{r4, r5, r6, pc}
 800e728:	4b29      	ldr	r3, [pc, #164]	; (800e7d0 <__swsetup_r+0xe8>)
 800e72a:	429c      	cmp	r4, r3
 800e72c:	d101      	bne.n	800e732 <__swsetup_r+0x4a>
 800e72e:	68ac      	ldr	r4, [r5, #8]
 800e730:	e7eb      	b.n	800e70a <__swsetup_r+0x22>
 800e732:	4b28      	ldr	r3, [pc, #160]	; (800e7d4 <__swsetup_r+0xec>)
 800e734:	429c      	cmp	r4, r3
 800e736:	d1e8      	bne.n	800e70a <__swsetup_r+0x22>
 800e738:	68ec      	ldr	r4, [r5, #12]
 800e73a:	e7e6      	b.n	800e70a <__swsetup_r+0x22>
 800e73c:	075b      	lsls	r3, r3, #29
 800e73e:	d513      	bpl.n	800e768 <__swsetup_r+0x80>
 800e740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e742:	2900      	cmp	r1, #0
 800e744:	d008      	beq.n	800e758 <__swsetup_r+0x70>
 800e746:	0023      	movs	r3, r4
 800e748:	3344      	adds	r3, #68	; 0x44
 800e74a:	4299      	cmp	r1, r3
 800e74c:	d002      	beq.n	800e754 <__swsetup_r+0x6c>
 800e74e:	0030      	movs	r0, r6
 800e750:	f7fd fc0e 	bl	800bf70 <_free_r>
 800e754:	2300      	movs	r3, #0
 800e756:	6363      	str	r3, [r4, #52]	; 0x34
 800e758:	2224      	movs	r2, #36	; 0x24
 800e75a:	89a3      	ldrh	r3, [r4, #12]
 800e75c:	4393      	bics	r3, r2
 800e75e:	81a3      	strh	r3, [r4, #12]
 800e760:	2300      	movs	r3, #0
 800e762:	6063      	str	r3, [r4, #4]
 800e764:	6923      	ldr	r3, [r4, #16]
 800e766:	6023      	str	r3, [r4, #0]
 800e768:	2308      	movs	r3, #8
 800e76a:	89a2      	ldrh	r2, [r4, #12]
 800e76c:	4313      	orrs	r3, r2
 800e76e:	81a3      	strh	r3, [r4, #12]
 800e770:	6923      	ldr	r3, [r4, #16]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d10b      	bne.n	800e78e <__swsetup_r+0xa6>
 800e776:	21a0      	movs	r1, #160	; 0xa0
 800e778:	2280      	movs	r2, #128	; 0x80
 800e77a:	89a3      	ldrh	r3, [r4, #12]
 800e77c:	0089      	lsls	r1, r1, #2
 800e77e:	0092      	lsls	r2, r2, #2
 800e780:	400b      	ands	r3, r1
 800e782:	4293      	cmp	r3, r2
 800e784:	d003      	beq.n	800e78e <__swsetup_r+0xa6>
 800e786:	0021      	movs	r1, r4
 800e788:	0030      	movs	r0, r6
 800e78a:	f000 fa23 	bl	800ebd4 <__smakebuf_r>
 800e78e:	220c      	movs	r2, #12
 800e790:	5ea3      	ldrsh	r3, [r4, r2]
 800e792:	2001      	movs	r0, #1
 800e794:	001a      	movs	r2, r3
 800e796:	b299      	uxth	r1, r3
 800e798:	4002      	ands	r2, r0
 800e79a:	4203      	tst	r3, r0
 800e79c:	d00f      	beq.n	800e7be <__swsetup_r+0xd6>
 800e79e:	2200      	movs	r2, #0
 800e7a0:	60a2      	str	r2, [r4, #8]
 800e7a2:	6962      	ldr	r2, [r4, #20]
 800e7a4:	4252      	negs	r2, r2
 800e7a6:	61a2      	str	r2, [r4, #24]
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	6922      	ldr	r2, [r4, #16]
 800e7ac:	4282      	cmp	r2, r0
 800e7ae:	d1ba      	bne.n	800e726 <__swsetup_r+0x3e>
 800e7b0:	060a      	lsls	r2, r1, #24
 800e7b2:	d5b8      	bpl.n	800e726 <__swsetup_r+0x3e>
 800e7b4:	2240      	movs	r2, #64	; 0x40
 800e7b6:	4313      	orrs	r3, r2
 800e7b8:	81a3      	strh	r3, [r4, #12]
 800e7ba:	3801      	subs	r0, #1
 800e7bc:	e7b3      	b.n	800e726 <__swsetup_r+0x3e>
 800e7be:	0788      	lsls	r0, r1, #30
 800e7c0:	d400      	bmi.n	800e7c4 <__swsetup_r+0xdc>
 800e7c2:	6962      	ldr	r2, [r4, #20]
 800e7c4:	60a2      	str	r2, [r4, #8]
 800e7c6:	e7ef      	b.n	800e7a8 <__swsetup_r+0xc0>
 800e7c8:	20000010 	.word	0x20000010
 800e7cc:	0800f6ac 	.word	0x0800f6ac
 800e7d0:	0800f6cc 	.word	0x0800f6cc
 800e7d4:	0800f68c 	.word	0x0800f68c

0800e7d8 <abort>:
 800e7d8:	2006      	movs	r0, #6
 800e7da:	b510      	push	{r4, lr}
 800e7dc:	f000 fa70 	bl	800ecc0 <raise>
 800e7e0:	2001      	movs	r0, #1
 800e7e2:	f7f7 fb09 	bl	8005df8 <_exit>
	...

0800e7e8 <__sflush_r>:
 800e7e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7ea:	898b      	ldrh	r3, [r1, #12]
 800e7ec:	0005      	movs	r5, r0
 800e7ee:	000c      	movs	r4, r1
 800e7f0:	071a      	lsls	r2, r3, #28
 800e7f2:	d45f      	bmi.n	800e8b4 <__sflush_r+0xcc>
 800e7f4:	684a      	ldr	r2, [r1, #4]
 800e7f6:	2a00      	cmp	r2, #0
 800e7f8:	dc04      	bgt.n	800e804 <__sflush_r+0x1c>
 800e7fa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800e7fc:	2a00      	cmp	r2, #0
 800e7fe:	dc01      	bgt.n	800e804 <__sflush_r+0x1c>
 800e800:	2000      	movs	r0, #0
 800e802:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e804:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800e806:	2f00      	cmp	r7, #0
 800e808:	d0fa      	beq.n	800e800 <__sflush_r+0x18>
 800e80a:	2200      	movs	r2, #0
 800e80c:	2180      	movs	r1, #128	; 0x80
 800e80e:	682e      	ldr	r6, [r5, #0]
 800e810:	602a      	str	r2, [r5, #0]
 800e812:	001a      	movs	r2, r3
 800e814:	0149      	lsls	r1, r1, #5
 800e816:	400a      	ands	r2, r1
 800e818:	420b      	tst	r3, r1
 800e81a:	d034      	beq.n	800e886 <__sflush_r+0x9e>
 800e81c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e81e:	89a3      	ldrh	r3, [r4, #12]
 800e820:	075b      	lsls	r3, r3, #29
 800e822:	d506      	bpl.n	800e832 <__sflush_r+0x4a>
 800e824:	6863      	ldr	r3, [r4, #4]
 800e826:	1ac0      	subs	r0, r0, r3
 800e828:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d001      	beq.n	800e832 <__sflush_r+0x4a>
 800e82e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e830:	1ac0      	subs	r0, r0, r3
 800e832:	0002      	movs	r2, r0
 800e834:	6a21      	ldr	r1, [r4, #32]
 800e836:	2300      	movs	r3, #0
 800e838:	0028      	movs	r0, r5
 800e83a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800e83c:	47b8      	blx	r7
 800e83e:	89a1      	ldrh	r1, [r4, #12]
 800e840:	1c43      	adds	r3, r0, #1
 800e842:	d106      	bne.n	800e852 <__sflush_r+0x6a>
 800e844:	682b      	ldr	r3, [r5, #0]
 800e846:	2b1d      	cmp	r3, #29
 800e848:	d831      	bhi.n	800e8ae <__sflush_r+0xc6>
 800e84a:	4a2c      	ldr	r2, [pc, #176]	; (800e8fc <__sflush_r+0x114>)
 800e84c:	40da      	lsrs	r2, r3
 800e84e:	07d3      	lsls	r3, r2, #31
 800e850:	d52d      	bpl.n	800e8ae <__sflush_r+0xc6>
 800e852:	2300      	movs	r3, #0
 800e854:	6063      	str	r3, [r4, #4]
 800e856:	6923      	ldr	r3, [r4, #16]
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	04cb      	lsls	r3, r1, #19
 800e85c:	d505      	bpl.n	800e86a <__sflush_r+0x82>
 800e85e:	1c43      	adds	r3, r0, #1
 800e860:	d102      	bne.n	800e868 <__sflush_r+0x80>
 800e862:	682b      	ldr	r3, [r5, #0]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d100      	bne.n	800e86a <__sflush_r+0x82>
 800e868:	6560      	str	r0, [r4, #84]	; 0x54
 800e86a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e86c:	602e      	str	r6, [r5, #0]
 800e86e:	2900      	cmp	r1, #0
 800e870:	d0c6      	beq.n	800e800 <__sflush_r+0x18>
 800e872:	0023      	movs	r3, r4
 800e874:	3344      	adds	r3, #68	; 0x44
 800e876:	4299      	cmp	r1, r3
 800e878:	d002      	beq.n	800e880 <__sflush_r+0x98>
 800e87a:	0028      	movs	r0, r5
 800e87c:	f7fd fb78 	bl	800bf70 <_free_r>
 800e880:	2000      	movs	r0, #0
 800e882:	6360      	str	r0, [r4, #52]	; 0x34
 800e884:	e7bd      	b.n	800e802 <__sflush_r+0x1a>
 800e886:	2301      	movs	r3, #1
 800e888:	0028      	movs	r0, r5
 800e88a:	6a21      	ldr	r1, [r4, #32]
 800e88c:	47b8      	blx	r7
 800e88e:	1c43      	adds	r3, r0, #1
 800e890:	d1c5      	bne.n	800e81e <__sflush_r+0x36>
 800e892:	682b      	ldr	r3, [r5, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d0c2      	beq.n	800e81e <__sflush_r+0x36>
 800e898:	2b1d      	cmp	r3, #29
 800e89a:	d001      	beq.n	800e8a0 <__sflush_r+0xb8>
 800e89c:	2b16      	cmp	r3, #22
 800e89e:	d101      	bne.n	800e8a4 <__sflush_r+0xbc>
 800e8a0:	602e      	str	r6, [r5, #0]
 800e8a2:	e7ad      	b.n	800e800 <__sflush_r+0x18>
 800e8a4:	2340      	movs	r3, #64	; 0x40
 800e8a6:	89a2      	ldrh	r2, [r4, #12]
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	81a3      	strh	r3, [r4, #12]
 800e8ac:	e7a9      	b.n	800e802 <__sflush_r+0x1a>
 800e8ae:	2340      	movs	r3, #64	; 0x40
 800e8b0:	430b      	orrs	r3, r1
 800e8b2:	e7fa      	b.n	800e8aa <__sflush_r+0xc2>
 800e8b4:	690f      	ldr	r7, [r1, #16]
 800e8b6:	2f00      	cmp	r7, #0
 800e8b8:	d0a2      	beq.n	800e800 <__sflush_r+0x18>
 800e8ba:	680a      	ldr	r2, [r1, #0]
 800e8bc:	600f      	str	r7, [r1, #0]
 800e8be:	1bd2      	subs	r2, r2, r7
 800e8c0:	9201      	str	r2, [sp, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	079b      	lsls	r3, r3, #30
 800e8c6:	d100      	bne.n	800e8ca <__sflush_r+0xe2>
 800e8c8:	694a      	ldr	r2, [r1, #20]
 800e8ca:	60a2      	str	r2, [r4, #8]
 800e8cc:	9b01      	ldr	r3, [sp, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	dc00      	bgt.n	800e8d4 <__sflush_r+0xec>
 800e8d2:	e795      	b.n	800e800 <__sflush_r+0x18>
 800e8d4:	003a      	movs	r2, r7
 800e8d6:	0028      	movs	r0, r5
 800e8d8:	9b01      	ldr	r3, [sp, #4]
 800e8da:	6a21      	ldr	r1, [r4, #32]
 800e8dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e8de:	47b0      	blx	r6
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	dc06      	bgt.n	800e8f2 <__sflush_r+0x10a>
 800e8e4:	2340      	movs	r3, #64	; 0x40
 800e8e6:	2001      	movs	r0, #1
 800e8e8:	89a2      	ldrh	r2, [r4, #12]
 800e8ea:	4240      	negs	r0, r0
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	81a3      	strh	r3, [r4, #12]
 800e8f0:	e787      	b.n	800e802 <__sflush_r+0x1a>
 800e8f2:	9b01      	ldr	r3, [sp, #4]
 800e8f4:	183f      	adds	r7, r7, r0
 800e8f6:	1a1b      	subs	r3, r3, r0
 800e8f8:	9301      	str	r3, [sp, #4]
 800e8fa:	e7e7      	b.n	800e8cc <__sflush_r+0xe4>
 800e8fc:	20400001 	.word	0x20400001

0800e900 <_fflush_r>:
 800e900:	690b      	ldr	r3, [r1, #16]
 800e902:	b570      	push	{r4, r5, r6, lr}
 800e904:	0005      	movs	r5, r0
 800e906:	000c      	movs	r4, r1
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d102      	bne.n	800e912 <_fflush_r+0x12>
 800e90c:	2500      	movs	r5, #0
 800e90e:	0028      	movs	r0, r5
 800e910:	bd70      	pop	{r4, r5, r6, pc}
 800e912:	2800      	cmp	r0, #0
 800e914:	d004      	beq.n	800e920 <_fflush_r+0x20>
 800e916:	6983      	ldr	r3, [r0, #24]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d101      	bne.n	800e920 <_fflush_r+0x20>
 800e91c:	f000 f892 	bl	800ea44 <__sinit>
 800e920:	4b14      	ldr	r3, [pc, #80]	; (800e974 <_fflush_r+0x74>)
 800e922:	429c      	cmp	r4, r3
 800e924:	d11b      	bne.n	800e95e <_fflush_r+0x5e>
 800e926:	686c      	ldr	r4, [r5, #4]
 800e928:	220c      	movs	r2, #12
 800e92a:	5ea3      	ldrsh	r3, [r4, r2]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d0ed      	beq.n	800e90c <_fflush_r+0xc>
 800e930:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e932:	07d2      	lsls	r2, r2, #31
 800e934:	d404      	bmi.n	800e940 <_fflush_r+0x40>
 800e936:	059b      	lsls	r3, r3, #22
 800e938:	d402      	bmi.n	800e940 <_fflush_r+0x40>
 800e93a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e93c:	f7ff fcb9 	bl	800e2b2 <__retarget_lock_acquire_recursive>
 800e940:	0028      	movs	r0, r5
 800e942:	0021      	movs	r1, r4
 800e944:	f7ff ff50 	bl	800e7e8 <__sflush_r>
 800e948:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e94a:	0005      	movs	r5, r0
 800e94c:	07db      	lsls	r3, r3, #31
 800e94e:	d4de      	bmi.n	800e90e <_fflush_r+0xe>
 800e950:	89a3      	ldrh	r3, [r4, #12]
 800e952:	059b      	lsls	r3, r3, #22
 800e954:	d4db      	bmi.n	800e90e <_fflush_r+0xe>
 800e956:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e958:	f7ff fcac 	bl	800e2b4 <__retarget_lock_release_recursive>
 800e95c:	e7d7      	b.n	800e90e <_fflush_r+0xe>
 800e95e:	4b06      	ldr	r3, [pc, #24]	; (800e978 <_fflush_r+0x78>)
 800e960:	429c      	cmp	r4, r3
 800e962:	d101      	bne.n	800e968 <_fflush_r+0x68>
 800e964:	68ac      	ldr	r4, [r5, #8]
 800e966:	e7df      	b.n	800e928 <_fflush_r+0x28>
 800e968:	4b04      	ldr	r3, [pc, #16]	; (800e97c <_fflush_r+0x7c>)
 800e96a:	429c      	cmp	r4, r3
 800e96c:	d1dc      	bne.n	800e928 <_fflush_r+0x28>
 800e96e:	68ec      	ldr	r4, [r5, #12]
 800e970:	e7da      	b.n	800e928 <_fflush_r+0x28>
 800e972:	46c0      	nop			; (mov r8, r8)
 800e974:	0800f6ac 	.word	0x0800f6ac
 800e978:	0800f6cc 	.word	0x0800f6cc
 800e97c:	0800f68c 	.word	0x0800f68c

0800e980 <std>:
 800e980:	2300      	movs	r3, #0
 800e982:	b510      	push	{r4, lr}
 800e984:	0004      	movs	r4, r0
 800e986:	6003      	str	r3, [r0, #0]
 800e988:	6043      	str	r3, [r0, #4]
 800e98a:	6083      	str	r3, [r0, #8]
 800e98c:	8181      	strh	r1, [r0, #12]
 800e98e:	6643      	str	r3, [r0, #100]	; 0x64
 800e990:	0019      	movs	r1, r3
 800e992:	81c2      	strh	r2, [r0, #14]
 800e994:	6103      	str	r3, [r0, #16]
 800e996:	6143      	str	r3, [r0, #20]
 800e998:	6183      	str	r3, [r0, #24]
 800e99a:	2208      	movs	r2, #8
 800e99c:	305c      	adds	r0, #92	; 0x5c
 800e99e:	f7fd fade 	bl	800bf5e <memset>
 800e9a2:	4b05      	ldr	r3, [pc, #20]	; (800e9b8 <std+0x38>)
 800e9a4:	6224      	str	r4, [r4, #32]
 800e9a6:	6263      	str	r3, [r4, #36]	; 0x24
 800e9a8:	4b04      	ldr	r3, [pc, #16]	; (800e9bc <std+0x3c>)
 800e9aa:	62a3      	str	r3, [r4, #40]	; 0x28
 800e9ac:	4b04      	ldr	r3, [pc, #16]	; (800e9c0 <std+0x40>)
 800e9ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e9b0:	4b04      	ldr	r3, [pc, #16]	; (800e9c4 <std+0x44>)
 800e9b2:	6323      	str	r3, [r4, #48]	; 0x30
 800e9b4:	bd10      	pop	{r4, pc}
 800e9b6:	46c0      	nop			; (mov r8, r8)
 800e9b8:	0800ed01 	.word	0x0800ed01
 800e9bc:	0800ed29 	.word	0x0800ed29
 800e9c0:	0800ed61 	.word	0x0800ed61
 800e9c4:	0800ed8d 	.word	0x0800ed8d

0800e9c8 <_cleanup_r>:
 800e9c8:	b510      	push	{r4, lr}
 800e9ca:	4902      	ldr	r1, [pc, #8]	; (800e9d4 <_cleanup_r+0xc>)
 800e9cc:	f000 f8ba 	bl	800eb44 <_fwalk_reent>
 800e9d0:	bd10      	pop	{r4, pc}
 800e9d2:	46c0      	nop			; (mov r8, r8)
 800e9d4:	0800e901 	.word	0x0800e901

0800e9d8 <__sfmoreglue>:
 800e9d8:	b570      	push	{r4, r5, r6, lr}
 800e9da:	2568      	movs	r5, #104	; 0x68
 800e9dc:	1e4a      	subs	r2, r1, #1
 800e9de:	4355      	muls	r5, r2
 800e9e0:	000e      	movs	r6, r1
 800e9e2:	0029      	movs	r1, r5
 800e9e4:	3174      	adds	r1, #116	; 0x74
 800e9e6:	f7fd fb2f 	bl	800c048 <_malloc_r>
 800e9ea:	1e04      	subs	r4, r0, #0
 800e9ec:	d008      	beq.n	800ea00 <__sfmoreglue+0x28>
 800e9ee:	2100      	movs	r1, #0
 800e9f0:	002a      	movs	r2, r5
 800e9f2:	6001      	str	r1, [r0, #0]
 800e9f4:	6046      	str	r6, [r0, #4]
 800e9f6:	300c      	adds	r0, #12
 800e9f8:	60a0      	str	r0, [r4, #8]
 800e9fa:	3268      	adds	r2, #104	; 0x68
 800e9fc:	f7fd faaf 	bl	800bf5e <memset>
 800ea00:	0020      	movs	r0, r4
 800ea02:	bd70      	pop	{r4, r5, r6, pc}

0800ea04 <__sfp_lock_acquire>:
 800ea04:	b510      	push	{r4, lr}
 800ea06:	4802      	ldr	r0, [pc, #8]	; (800ea10 <__sfp_lock_acquire+0xc>)
 800ea08:	f7ff fc53 	bl	800e2b2 <__retarget_lock_acquire_recursive>
 800ea0c:	bd10      	pop	{r4, pc}
 800ea0e:	46c0      	nop			; (mov r8, r8)
 800ea10:	20000891 	.word	0x20000891

0800ea14 <__sfp_lock_release>:
 800ea14:	b510      	push	{r4, lr}
 800ea16:	4802      	ldr	r0, [pc, #8]	; (800ea20 <__sfp_lock_release+0xc>)
 800ea18:	f7ff fc4c 	bl	800e2b4 <__retarget_lock_release_recursive>
 800ea1c:	bd10      	pop	{r4, pc}
 800ea1e:	46c0      	nop			; (mov r8, r8)
 800ea20:	20000891 	.word	0x20000891

0800ea24 <__sinit_lock_acquire>:
 800ea24:	b510      	push	{r4, lr}
 800ea26:	4802      	ldr	r0, [pc, #8]	; (800ea30 <__sinit_lock_acquire+0xc>)
 800ea28:	f7ff fc43 	bl	800e2b2 <__retarget_lock_acquire_recursive>
 800ea2c:	bd10      	pop	{r4, pc}
 800ea2e:	46c0      	nop			; (mov r8, r8)
 800ea30:	20000892 	.word	0x20000892

0800ea34 <__sinit_lock_release>:
 800ea34:	b510      	push	{r4, lr}
 800ea36:	4802      	ldr	r0, [pc, #8]	; (800ea40 <__sinit_lock_release+0xc>)
 800ea38:	f7ff fc3c 	bl	800e2b4 <__retarget_lock_release_recursive>
 800ea3c:	bd10      	pop	{r4, pc}
 800ea3e:	46c0      	nop			; (mov r8, r8)
 800ea40:	20000892 	.word	0x20000892

0800ea44 <__sinit>:
 800ea44:	b513      	push	{r0, r1, r4, lr}
 800ea46:	0004      	movs	r4, r0
 800ea48:	f7ff ffec 	bl	800ea24 <__sinit_lock_acquire>
 800ea4c:	69a3      	ldr	r3, [r4, #24]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d002      	beq.n	800ea58 <__sinit+0x14>
 800ea52:	f7ff ffef 	bl	800ea34 <__sinit_lock_release>
 800ea56:	bd13      	pop	{r0, r1, r4, pc}
 800ea58:	64a3      	str	r3, [r4, #72]	; 0x48
 800ea5a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ea5c:	6523      	str	r3, [r4, #80]	; 0x50
 800ea5e:	4b13      	ldr	r3, [pc, #76]	; (800eaac <__sinit+0x68>)
 800ea60:	4a13      	ldr	r2, [pc, #76]	; (800eab0 <__sinit+0x6c>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	62a2      	str	r2, [r4, #40]	; 0x28
 800ea66:	9301      	str	r3, [sp, #4]
 800ea68:	42a3      	cmp	r3, r4
 800ea6a:	d101      	bne.n	800ea70 <__sinit+0x2c>
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	61a3      	str	r3, [r4, #24]
 800ea70:	0020      	movs	r0, r4
 800ea72:	f000 f81f 	bl	800eab4 <__sfp>
 800ea76:	6060      	str	r0, [r4, #4]
 800ea78:	0020      	movs	r0, r4
 800ea7a:	f000 f81b 	bl	800eab4 <__sfp>
 800ea7e:	60a0      	str	r0, [r4, #8]
 800ea80:	0020      	movs	r0, r4
 800ea82:	f000 f817 	bl	800eab4 <__sfp>
 800ea86:	2200      	movs	r2, #0
 800ea88:	2104      	movs	r1, #4
 800ea8a:	60e0      	str	r0, [r4, #12]
 800ea8c:	6860      	ldr	r0, [r4, #4]
 800ea8e:	f7ff ff77 	bl	800e980 <std>
 800ea92:	2201      	movs	r2, #1
 800ea94:	2109      	movs	r1, #9
 800ea96:	68a0      	ldr	r0, [r4, #8]
 800ea98:	f7ff ff72 	bl	800e980 <std>
 800ea9c:	2202      	movs	r2, #2
 800ea9e:	2112      	movs	r1, #18
 800eaa0:	68e0      	ldr	r0, [r4, #12]
 800eaa2:	f7ff ff6d 	bl	800e980 <std>
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	61a3      	str	r3, [r4, #24]
 800eaaa:	e7d2      	b.n	800ea52 <__sinit+0xe>
 800eaac:	0800f310 	.word	0x0800f310
 800eab0:	0800e9c9 	.word	0x0800e9c9

0800eab4 <__sfp>:
 800eab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eab6:	0007      	movs	r7, r0
 800eab8:	f7ff ffa4 	bl	800ea04 <__sfp_lock_acquire>
 800eabc:	4b1f      	ldr	r3, [pc, #124]	; (800eb3c <__sfp+0x88>)
 800eabe:	681e      	ldr	r6, [r3, #0]
 800eac0:	69b3      	ldr	r3, [r6, #24]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d102      	bne.n	800eacc <__sfp+0x18>
 800eac6:	0030      	movs	r0, r6
 800eac8:	f7ff ffbc 	bl	800ea44 <__sinit>
 800eacc:	3648      	adds	r6, #72	; 0x48
 800eace:	68b4      	ldr	r4, [r6, #8]
 800ead0:	6873      	ldr	r3, [r6, #4]
 800ead2:	3b01      	subs	r3, #1
 800ead4:	d504      	bpl.n	800eae0 <__sfp+0x2c>
 800ead6:	6833      	ldr	r3, [r6, #0]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d022      	beq.n	800eb22 <__sfp+0x6e>
 800eadc:	6836      	ldr	r6, [r6, #0]
 800eade:	e7f6      	b.n	800eace <__sfp+0x1a>
 800eae0:	220c      	movs	r2, #12
 800eae2:	5ea5      	ldrsh	r5, [r4, r2]
 800eae4:	2d00      	cmp	r5, #0
 800eae6:	d11a      	bne.n	800eb1e <__sfp+0x6a>
 800eae8:	0020      	movs	r0, r4
 800eaea:	4b15      	ldr	r3, [pc, #84]	; (800eb40 <__sfp+0x8c>)
 800eaec:	3058      	adds	r0, #88	; 0x58
 800eaee:	60e3      	str	r3, [r4, #12]
 800eaf0:	6665      	str	r5, [r4, #100]	; 0x64
 800eaf2:	f7ff fbdd 	bl	800e2b0 <__retarget_lock_init_recursive>
 800eaf6:	f7ff ff8d 	bl	800ea14 <__sfp_lock_release>
 800eafa:	0020      	movs	r0, r4
 800eafc:	2208      	movs	r2, #8
 800eafe:	0029      	movs	r1, r5
 800eb00:	6025      	str	r5, [r4, #0]
 800eb02:	60a5      	str	r5, [r4, #8]
 800eb04:	6065      	str	r5, [r4, #4]
 800eb06:	6125      	str	r5, [r4, #16]
 800eb08:	6165      	str	r5, [r4, #20]
 800eb0a:	61a5      	str	r5, [r4, #24]
 800eb0c:	305c      	adds	r0, #92	; 0x5c
 800eb0e:	f7fd fa26 	bl	800bf5e <memset>
 800eb12:	6365      	str	r5, [r4, #52]	; 0x34
 800eb14:	63a5      	str	r5, [r4, #56]	; 0x38
 800eb16:	64a5      	str	r5, [r4, #72]	; 0x48
 800eb18:	64e5      	str	r5, [r4, #76]	; 0x4c
 800eb1a:	0020      	movs	r0, r4
 800eb1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb1e:	3468      	adds	r4, #104	; 0x68
 800eb20:	e7d7      	b.n	800ead2 <__sfp+0x1e>
 800eb22:	2104      	movs	r1, #4
 800eb24:	0038      	movs	r0, r7
 800eb26:	f7ff ff57 	bl	800e9d8 <__sfmoreglue>
 800eb2a:	1e04      	subs	r4, r0, #0
 800eb2c:	6030      	str	r0, [r6, #0]
 800eb2e:	d1d5      	bne.n	800eadc <__sfp+0x28>
 800eb30:	f7ff ff70 	bl	800ea14 <__sfp_lock_release>
 800eb34:	230c      	movs	r3, #12
 800eb36:	603b      	str	r3, [r7, #0]
 800eb38:	e7ef      	b.n	800eb1a <__sfp+0x66>
 800eb3a:	46c0      	nop			; (mov r8, r8)
 800eb3c:	0800f310 	.word	0x0800f310
 800eb40:	ffff0001 	.word	0xffff0001

0800eb44 <_fwalk_reent>:
 800eb44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb46:	0004      	movs	r4, r0
 800eb48:	0006      	movs	r6, r0
 800eb4a:	2700      	movs	r7, #0
 800eb4c:	9101      	str	r1, [sp, #4]
 800eb4e:	3448      	adds	r4, #72	; 0x48
 800eb50:	6863      	ldr	r3, [r4, #4]
 800eb52:	68a5      	ldr	r5, [r4, #8]
 800eb54:	9300      	str	r3, [sp, #0]
 800eb56:	9b00      	ldr	r3, [sp, #0]
 800eb58:	3b01      	subs	r3, #1
 800eb5a:	9300      	str	r3, [sp, #0]
 800eb5c:	d504      	bpl.n	800eb68 <_fwalk_reent+0x24>
 800eb5e:	6824      	ldr	r4, [r4, #0]
 800eb60:	2c00      	cmp	r4, #0
 800eb62:	d1f5      	bne.n	800eb50 <_fwalk_reent+0xc>
 800eb64:	0038      	movs	r0, r7
 800eb66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eb68:	89ab      	ldrh	r3, [r5, #12]
 800eb6a:	2b01      	cmp	r3, #1
 800eb6c:	d908      	bls.n	800eb80 <_fwalk_reent+0x3c>
 800eb6e:	220e      	movs	r2, #14
 800eb70:	5eab      	ldrsh	r3, [r5, r2]
 800eb72:	3301      	adds	r3, #1
 800eb74:	d004      	beq.n	800eb80 <_fwalk_reent+0x3c>
 800eb76:	0029      	movs	r1, r5
 800eb78:	0030      	movs	r0, r6
 800eb7a:	9b01      	ldr	r3, [sp, #4]
 800eb7c:	4798      	blx	r3
 800eb7e:	4307      	orrs	r7, r0
 800eb80:	3568      	adds	r5, #104	; 0x68
 800eb82:	e7e8      	b.n	800eb56 <_fwalk_reent+0x12>

0800eb84 <__swhatbuf_r>:
 800eb84:	b570      	push	{r4, r5, r6, lr}
 800eb86:	000e      	movs	r6, r1
 800eb88:	001d      	movs	r5, r3
 800eb8a:	230e      	movs	r3, #14
 800eb8c:	5ec9      	ldrsh	r1, [r1, r3]
 800eb8e:	0014      	movs	r4, r2
 800eb90:	b096      	sub	sp, #88	; 0x58
 800eb92:	2900      	cmp	r1, #0
 800eb94:	da08      	bge.n	800eba8 <__swhatbuf_r+0x24>
 800eb96:	220c      	movs	r2, #12
 800eb98:	5eb3      	ldrsh	r3, [r6, r2]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	602a      	str	r2, [r5, #0]
 800eb9e:	061b      	lsls	r3, r3, #24
 800eba0:	d411      	bmi.n	800ebc6 <__swhatbuf_r+0x42>
 800eba2:	2380      	movs	r3, #128	; 0x80
 800eba4:	00db      	lsls	r3, r3, #3
 800eba6:	e00f      	b.n	800ebc8 <__swhatbuf_r+0x44>
 800eba8:	466a      	mov	r2, sp
 800ebaa:	f000 f91b 	bl	800ede4 <_fstat_r>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	dbf1      	blt.n	800eb96 <__swhatbuf_r+0x12>
 800ebb2:	23f0      	movs	r3, #240	; 0xf0
 800ebb4:	9901      	ldr	r1, [sp, #4]
 800ebb6:	021b      	lsls	r3, r3, #8
 800ebb8:	4019      	ands	r1, r3
 800ebba:	4b05      	ldr	r3, [pc, #20]	; (800ebd0 <__swhatbuf_r+0x4c>)
 800ebbc:	18c9      	adds	r1, r1, r3
 800ebbe:	424b      	negs	r3, r1
 800ebc0:	4159      	adcs	r1, r3
 800ebc2:	6029      	str	r1, [r5, #0]
 800ebc4:	e7ed      	b.n	800eba2 <__swhatbuf_r+0x1e>
 800ebc6:	2340      	movs	r3, #64	; 0x40
 800ebc8:	2000      	movs	r0, #0
 800ebca:	6023      	str	r3, [r4, #0]
 800ebcc:	b016      	add	sp, #88	; 0x58
 800ebce:	bd70      	pop	{r4, r5, r6, pc}
 800ebd0:	ffffe000 	.word	0xffffe000

0800ebd4 <__smakebuf_r>:
 800ebd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebd6:	2602      	movs	r6, #2
 800ebd8:	898b      	ldrh	r3, [r1, #12]
 800ebda:	0005      	movs	r5, r0
 800ebdc:	000c      	movs	r4, r1
 800ebde:	4233      	tst	r3, r6
 800ebe0:	d006      	beq.n	800ebf0 <__smakebuf_r+0x1c>
 800ebe2:	0023      	movs	r3, r4
 800ebe4:	3347      	adds	r3, #71	; 0x47
 800ebe6:	6023      	str	r3, [r4, #0]
 800ebe8:	6123      	str	r3, [r4, #16]
 800ebea:	2301      	movs	r3, #1
 800ebec:	6163      	str	r3, [r4, #20]
 800ebee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ebf0:	466a      	mov	r2, sp
 800ebf2:	ab01      	add	r3, sp, #4
 800ebf4:	f7ff ffc6 	bl	800eb84 <__swhatbuf_r>
 800ebf8:	9900      	ldr	r1, [sp, #0]
 800ebfa:	0007      	movs	r7, r0
 800ebfc:	0028      	movs	r0, r5
 800ebfe:	f7fd fa23 	bl	800c048 <_malloc_r>
 800ec02:	2800      	cmp	r0, #0
 800ec04:	d108      	bne.n	800ec18 <__smakebuf_r+0x44>
 800ec06:	220c      	movs	r2, #12
 800ec08:	5ea3      	ldrsh	r3, [r4, r2]
 800ec0a:	059a      	lsls	r2, r3, #22
 800ec0c:	d4ef      	bmi.n	800ebee <__smakebuf_r+0x1a>
 800ec0e:	2203      	movs	r2, #3
 800ec10:	4393      	bics	r3, r2
 800ec12:	431e      	orrs	r6, r3
 800ec14:	81a6      	strh	r6, [r4, #12]
 800ec16:	e7e4      	b.n	800ebe2 <__smakebuf_r+0xe>
 800ec18:	4b0f      	ldr	r3, [pc, #60]	; (800ec58 <__smakebuf_r+0x84>)
 800ec1a:	62ab      	str	r3, [r5, #40]	; 0x28
 800ec1c:	2380      	movs	r3, #128	; 0x80
 800ec1e:	89a2      	ldrh	r2, [r4, #12]
 800ec20:	6020      	str	r0, [r4, #0]
 800ec22:	4313      	orrs	r3, r2
 800ec24:	81a3      	strh	r3, [r4, #12]
 800ec26:	9b00      	ldr	r3, [sp, #0]
 800ec28:	6120      	str	r0, [r4, #16]
 800ec2a:	6163      	str	r3, [r4, #20]
 800ec2c:	9b01      	ldr	r3, [sp, #4]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d00d      	beq.n	800ec4e <__smakebuf_r+0x7a>
 800ec32:	0028      	movs	r0, r5
 800ec34:	230e      	movs	r3, #14
 800ec36:	5ee1      	ldrsh	r1, [r4, r3]
 800ec38:	f000 f8e6 	bl	800ee08 <_isatty_r>
 800ec3c:	2800      	cmp	r0, #0
 800ec3e:	d006      	beq.n	800ec4e <__smakebuf_r+0x7a>
 800ec40:	2203      	movs	r2, #3
 800ec42:	89a3      	ldrh	r3, [r4, #12]
 800ec44:	4393      	bics	r3, r2
 800ec46:	001a      	movs	r2, r3
 800ec48:	2301      	movs	r3, #1
 800ec4a:	4313      	orrs	r3, r2
 800ec4c:	81a3      	strh	r3, [r4, #12]
 800ec4e:	89a0      	ldrh	r0, [r4, #12]
 800ec50:	4307      	orrs	r7, r0
 800ec52:	81a7      	strh	r7, [r4, #12]
 800ec54:	e7cb      	b.n	800ebee <__smakebuf_r+0x1a>
 800ec56:	46c0      	nop			; (mov r8, r8)
 800ec58:	0800e9c9 	.word	0x0800e9c9

0800ec5c <_malloc_usable_size_r>:
 800ec5c:	1f0b      	subs	r3, r1, #4
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	1f18      	subs	r0, r3, #4
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	da01      	bge.n	800ec6a <_malloc_usable_size_r+0xe>
 800ec66:	580b      	ldr	r3, [r1, r0]
 800ec68:	18c0      	adds	r0, r0, r3
 800ec6a:	4770      	bx	lr

0800ec6c <_raise_r>:
 800ec6c:	b570      	push	{r4, r5, r6, lr}
 800ec6e:	0004      	movs	r4, r0
 800ec70:	000d      	movs	r5, r1
 800ec72:	291f      	cmp	r1, #31
 800ec74:	d904      	bls.n	800ec80 <_raise_r+0x14>
 800ec76:	2316      	movs	r3, #22
 800ec78:	6003      	str	r3, [r0, #0]
 800ec7a:	2001      	movs	r0, #1
 800ec7c:	4240      	negs	r0, r0
 800ec7e:	bd70      	pop	{r4, r5, r6, pc}
 800ec80:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d004      	beq.n	800ec90 <_raise_r+0x24>
 800ec86:	008a      	lsls	r2, r1, #2
 800ec88:	189b      	adds	r3, r3, r2
 800ec8a:	681a      	ldr	r2, [r3, #0]
 800ec8c:	2a00      	cmp	r2, #0
 800ec8e:	d108      	bne.n	800eca2 <_raise_r+0x36>
 800ec90:	0020      	movs	r0, r4
 800ec92:	f000 f831 	bl	800ecf8 <_getpid_r>
 800ec96:	002a      	movs	r2, r5
 800ec98:	0001      	movs	r1, r0
 800ec9a:	0020      	movs	r0, r4
 800ec9c:	f000 f81a 	bl	800ecd4 <_kill_r>
 800eca0:	e7ed      	b.n	800ec7e <_raise_r+0x12>
 800eca2:	2000      	movs	r0, #0
 800eca4:	2a01      	cmp	r2, #1
 800eca6:	d0ea      	beq.n	800ec7e <_raise_r+0x12>
 800eca8:	1c51      	adds	r1, r2, #1
 800ecaa:	d103      	bne.n	800ecb4 <_raise_r+0x48>
 800ecac:	2316      	movs	r3, #22
 800ecae:	3001      	adds	r0, #1
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	e7e4      	b.n	800ec7e <_raise_r+0x12>
 800ecb4:	2400      	movs	r4, #0
 800ecb6:	0028      	movs	r0, r5
 800ecb8:	601c      	str	r4, [r3, #0]
 800ecba:	4790      	blx	r2
 800ecbc:	0020      	movs	r0, r4
 800ecbe:	e7de      	b.n	800ec7e <_raise_r+0x12>

0800ecc0 <raise>:
 800ecc0:	b510      	push	{r4, lr}
 800ecc2:	4b03      	ldr	r3, [pc, #12]	; (800ecd0 <raise+0x10>)
 800ecc4:	0001      	movs	r1, r0
 800ecc6:	6818      	ldr	r0, [r3, #0]
 800ecc8:	f7ff ffd0 	bl	800ec6c <_raise_r>
 800eccc:	bd10      	pop	{r4, pc}
 800ecce:	46c0      	nop			; (mov r8, r8)
 800ecd0:	20000010 	.word	0x20000010

0800ecd4 <_kill_r>:
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	b570      	push	{r4, r5, r6, lr}
 800ecd8:	4d06      	ldr	r5, [pc, #24]	; (800ecf4 <_kill_r+0x20>)
 800ecda:	0004      	movs	r4, r0
 800ecdc:	0008      	movs	r0, r1
 800ecde:	0011      	movs	r1, r2
 800ece0:	602b      	str	r3, [r5, #0]
 800ece2:	f7f7 f879 	bl	8005dd8 <_kill>
 800ece6:	1c43      	adds	r3, r0, #1
 800ece8:	d103      	bne.n	800ecf2 <_kill_r+0x1e>
 800ecea:	682b      	ldr	r3, [r5, #0]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d000      	beq.n	800ecf2 <_kill_r+0x1e>
 800ecf0:	6023      	str	r3, [r4, #0]
 800ecf2:	bd70      	pop	{r4, r5, r6, pc}
 800ecf4:	2000088c 	.word	0x2000088c

0800ecf8 <_getpid_r>:
 800ecf8:	b510      	push	{r4, lr}
 800ecfa:	f7f7 f867 	bl	8005dcc <_getpid>
 800ecfe:	bd10      	pop	{r4, pc}

0800ed00 <__sread>:
 800ed00:	b570      	push	{r4, r5, r6, lr}
 800ed02:	000c      	movs	r4, r1
 800ed04:	250e      	movs	r5, #14
 800ed06:	5f49      	ldrsh	r1, [r1, r5]
 800ed08:	f000 f8a4 	bl	800ee54 <_read_r>
 800ed0c:	2800      	cmp	r0, #0
 800ed0e:	db03      	blt.n	800ed18 <__sread+0x18>
 800ed10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ed12:	181b      	adds	r3, r3, r0
 800ed14:	6563      	str	r3, [r4, #84]	; 0x54
 800ed16:	bd70      	pop	{r4, r5, r6, pc}
 800ed18:	89a3      	ldrh	r3, [r4, #12]
 800ed1a:	4a02      	ldr	r2, [pc, #8]	; (800ed24 <__sread+0x24>)
 800ed1c:	4013      	ands	r3, r2
 800ed1e:	81a3      	strh	r3, [r4, #12]
 800ed20:	e7f9      	b.n	800ed16 <__sread+0x16>
 800ed22:	46c0      	nop			; (mov r8, r8)
 800ed24:	ffffefff 	.word	0xffffefff

0800ed28 <__swrite>:
 800ed28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed2a:	001f      	movs	r7, r3
 800ed2c:	898b      	ldrh	r3, [r1, #12]
 800ed2e:	0005      	movs	r5, r0
 800ed30:	000c      	movs	r4, r1
 800ed32:	0016      	movs	r6, r2
 800ed34:	05db      	lsls	r3, r3, #23
 800ed36:	d505      	bpl.n	800ed44 <__swrite+0x1c>
 800ed38:	230e      	movs	r3, #14
 800ed3a:	5ec9      	ldrsh	r1, [r1, r3]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	2302      	movs	r3, #2
 800ed40:	f000 f874 	bl	800ee2c <_lseek_r>
 800ed44:	89a3      	ldrh	r3, [r4, #12]
 800ed46:	4a05      	ldr	r2, [pc, #20]	; (800ed5c <__swrite+0x34>)
 800ed48:	0028      	movs	r0, r5
 800ed4a:	4013      	ands	r3, r2
 800ed4c:	81a3      	strh	r3, [r4, #12]
 800ed4e:	0032      	movs	r2, r6
 800ed50:	230e      	movs	r3, #14
 800ed52:	5ee1      	ldrsh	r1, [r4, r3]
 800ed54:	003b      	movs	r3, r7
 800ed56:	f000 f81f 	bl	800ed98 <_write_r>
 800ed5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed5c:	ffffefff 	.word	0xffffefff

0800ed60 <__sseek>:
 800ed60:	b570      	push	{r4, r5, r6, lr}
 800ed62:	000c      	movs	r4, r1
 800ed64:	250e      	movs	r5, #14
 800ed66:	5f49      	ldrsh	r1, [r1, r5]
 800ed68:	f000 f860 	bl	800ee2c <_lseek_r>
 800ed6c:	89a3      	ldrh	r3, [r4, #12]
 800ed6e:	1c42      	adds	r2, r0, #1
 800ed70:	d103      	bne.n	800ed7a <__sseek+0x1a>
 800ed72:	4a05      	ldr	r2, [pc, #20]	; (800ed88 <__sseek+0x28>)
 800ed74:	4013      	ands	r3, r2
 800ed76:	81a3      	strh	r3, [r4, #12]
 800ed78:	bd70      	pop	{r4, r5, r6, pc}
 800ed7a:	2280      	movs	r2, #128	; 0x80
 800ed7c:	0152      	lsls	r2, r2, #5
 800ed7e:	4313      	orrs	r3, r2
 800ed80:	81a3      	strh	r3, [r4, #12]
 800ed82:	6560      	str	r0, [r4, #84]	; 0x54
 800ed84:	e7f8      	b.n	800ed78 <__sseek+0x18>
 800ed86:	46c0      	nop			; (mov r8, r8)
 800ed88:	ffffefff 	.word	0xffffefff

0800ed8c <__sclose>:
 800ed8c:	b510      	push	{r4, lr}
 800ed8e:	230e      	movs	r3, #14
 800ed90:	5ec9      	ldrsh	r1, [r1, r3]
 800ed92:	f000 f815 	bl	800edc0 <_close_r>
 800ed96:	bd10      	pop	{r4, pc}

0800ed98 <_write_r>:
 800ed98:	b570      	push	{r4, r5, r6, lr}
 800ed9a:	0004      	movs	r4, r0
 800ed9c:	0008      	movs	r0, r1
 800ed9e:	0011      	movs	r1, r2
 800eda0:	001a      	movs	r2, r3
 800eda2:	2300      	movs	r3, #0
 800eda4:	4d05      	ldr	r5, [pc, #20]	; (800edbc <_write_r+0x24>)
 800eda6:	602b      	str	r3, [r5, #0]
 800eda8:	f7f7 f84f 	bl	8005e4a <_write>
 800edac:	1c43      	adds	r3, r0, #1
 800edae:	d103      	bne.n	800edb8 <_write_r+0x20>
 800edb0:	682b      	ldr	r3, [r5, #0]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d000      	beq.n	800edb8 <_write_r+0x20>
 800edb6:	6023      	str	r3, [r4, #0]
 800edb8:	bd70      	pop	{r4, r5, r6, pc}
 800edba:	46c0      	nop			; (mov r8, r8)
 800edbc:	2000088c 	.word	0x2000088c

0800edc0 <_close_r>:
 800edc0:	2300      	movs	r3, #0
 800edc2:	b570      	push	{r4, r5, r6, lr}
 800edc4:	4d06      	ldr	r5, [pc, #24]	; (800ede0 <_close_r+0x20>)
 800edc6:	0004      	movs	r4, r0
 800edc8:	0008      	movs	r0, r1
 800edca:	602b      	str	r3, [r5, #0]
 800edcc:	f7f7 f859 	bl	8005e82 <_close>
 800edd0:	1c43      	adds	r3, r0, #1
 800edd2:	d103      	bne.n	800eddc <_close_r+0x1c>
 800edd4:	682b      	ldr	r3, [r5, #0]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d000      	beq.n	800eddc <_close_r+0x1c>
 800edda:	6023      	str	r3, [r4, #0]
 800eddc:	bd70      	pop	{r4, r5, r6, pc}
 800edde:	46c0      	nop			; (mov r8, r8)
 800ede0:	2000088c 	.word	0x2000088c

0800ede4 <_fstat_r>:
 800ede4:	2300      	movs	r3, #0
 800ede6:	b570      	push	{r4, r5, r6, lr}
 800ede8:	4d06      	ldr	r5, [pc, #24]	; (800ee04 <_fstat_r+0x20>)
 800edea:	0004      	movs	r4, r0
 800edec:	0008      	movs	r0, r1
 800edee:	0011      	movs	r1, r2
 800edf0:	602b      	str	r3, [r5, #0]
 800edf2:	f7f7 f850 	bl	8005e96 <_fstat>
 800edf6:	1c43      	adds	r3, r0, #1
 800edf8:	d103      	bne.n	800ee02 <_fstat_r+0x1e>
 800edfa:	682b      	ldr	r3, [r5, #0]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d000      	beq.n	800ee02 <_fstat_r+0x1e>
 800ee00:	6023      	str	r3, [r4, #0]
 800ee02:	bd70      	pop	{r4, r5, r6, pc}
 800ee04:	2000088c 	.word	0x2000088c

0800ee08 <_isatty_r>:
 800ee08:	2300      	movs	r3, #0
 800ee0a:	b570      	push	{r4, r5, r6, lr}
 800ee0c:	4d06      	ldr	r5, [pc, #24]	; (800ee28 <_isatty_r+0x20>)
 800ee0e:	0004      	movs	r4, r0
 800ee10:	0008      	movs	r0, r1
 800ee12:	602b      	str	r3, [r5, #0]
 800ee14:	f7f7 f84d 	bl	8005eb2 <_isatty>
 800ee18:	1c43      	adds	r3, r0, #1
 800ee1a:	d103      	bne.n	800ee24 <_isatty_r+0x1c>
 800ee1c:	682b      	ldr	r3, [r5, #0]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d000      	beq.n	800ee24 <_isatty_r+0x1c>
 800ee22:	6023      	str	r3, [r4, #0]
 800ee24:	bd70      	pop	{r4, r5, r6, pc}
 800ee26:	46c0      	nop			; (mov r8, r8)
 800ee28:	2000088c 	.word	0x2000088c

0800ee2c <_lseek_r>:
 800ee2c:	b570      	push	{r4, r5, r6, lr}
 800ee2e:	0004      	movs	r4, r0
 800ee30:	0008      	movs	r0, r1
 800ee32:	0011      	movs	r1, r2
 800ee34:	001a      	movs	r2, r3
 800ee36:	2300      	movs	r3, #0
 800ee38:	4d05      	ldr	r5, [pc, #20]	; (800ee50 <_lseek_r+0x24>)
 800ee3a:	602b      	str	r3, [r5, #0]
 800ee3c:	f7f7 f842 	bl	8005ec4 <_lseek>
 800ee40:	1c43      	adds	r3, r0, #1
 800ee42:	d103      	bne.n	800ee4c <_lseek_r+0x20>
 800ee44:	682b      	ldr	r3, [r5, #0]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d000      	beq.n	800ee4c <_lseek_r+0x20>
 800ee4a:	6023      	str	r3, [r4, #0]
 800ee4c:	bd70      	pop	{r4, r5, r6, pc}
 800ee4e:	46c0      	nop			; (mov r8, r8)
 800ee50:	2000088c 	.word	0x2000088c

0800ee54 <_read_r>:
 800ee54:	b570      	push	{r4, r5, r6, lr}
 800ee56:	0004      	movs	r4, r0
 800ee58:	0008      	movs	r0, r1
 800ee5a:	0011      	movs	r1, r2
 800ee5c:	001a      	movs	r2, r3
 800ee5e:	2300      	movs	r3, #0
 800ee60:	4d05      	ldr	r5, [pc, #20]	; (800ee78 <_read_r+0x24>)
 800ee62:	602b      	str	r3, [r5, #0]
 800ee64:	f7f6 ffd4 	bl	8005e10 <_read>
 800ee68:	1c43      	adds	r3, r0, #1
 800ee6a:	d103      	bne.n	800ee74 <_read_r+0x20>
 800ee6c:	682b      	ldr	r3, [r5, #0]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d000      	beq.n	800ee74 <_read_r+0x20>
 800ee72:	6023      	str	r3, [r4, #0]
 800ee74:	bd70      	pop	{r4, r5, r6, pc}
 800ee76:	46c0      	nop			; (mov r8, r8)
 800ee78:	2000088c 	.word	0x2000088c

0800ee7c <_init>:
 800ee7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7e:	46c0      	nop			; (mov r8, r8)
 800ee80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee82:	bc08      	pop	{r3}
 800ee84:	469e      	mov	lr, r3
 800ee86:	4770      	bx	lr

0800ee88 <_fini>:
 800ee88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee8a:	46c0      	nop			; (mov r8, r8)
 800ee8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee8e:	bc08      	pop	{r3}
 800ee90:	469e      	mov	lr, r3
 800ee92:	4770      	bx	lr
