# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_2  \
"../../../../Project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/BRAM_params/sim/BRAM_params.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory2/sim/stackMemory2.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/mergeControl/sim/mergeControl.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/lineMergeControl/sim/lineMergeControl.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/row_BRAM/sim/row_BRAM.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stackMemory/sim/stackMemory.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/ip/stack2/sim/stack2.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/chainStack.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_BRAM.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/delay_line.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/extractor.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/labeller.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/lutControl.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/max.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/mergedStack.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/min.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/Algorithm.srcs/sources_1/imports/Verilog/position.v" \
"../../../../Project.ip_user_files/ipstatic/xil_defaultlib/Algorithm.srcs/sources_1/imports/Verilog/sp_ccl.v" \
"../../../../Project.srcs/sources_1/ip/SinglePass_CCL_0/sim/SinglePass_CCL_0.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/delayLinieBRAM_WP.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/median_bin_5x5.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/sim/median_bin_5x5_0.v" \
"../../../../Project.srcs/sources_1/ip/fos_cfd_ram/sim/fos_cfd_ram.v" \
"../../../../Project.srcs/sources_1/new/fos_cfd.v" \
"../../../../Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_in.v" \
"../../../../Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/hdmi_psra_hsvs_out.v" \
"../../../../Project.srcs/sources_1/imports/backup/txt_out_v2.v" \
"../../../../Project.srcs/sources_1/imports/tb_hdmi_vision_pipeline/tb_hdmi_psra_hsvs.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
