
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117953                       # Number of seconds simulated
sim_ticks                                117953285639                       # Number of ticks simulated
final_tick                               1170622303704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73222                       # Simulator instruction rate (inst/s)
host_op_rate                                    92392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3927974                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887260                       # Number of bytes of host memory used
host_seconds                                 30029.04                       # Real time elapsed on the host
sim_insts                                  2198794938                       # Number of instructions simulated
sim_ops                                    2774450360                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2979456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1229056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4211968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1165696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1165696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9602                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32906                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9107                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9107                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25259627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10419854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35708781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9882692                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9882692                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9882692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25259627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10419854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45591473                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141600584                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23424303                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18982433                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030900                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9422358                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993053                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504778                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102161045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128941847                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23424303                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11497831                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28173611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6598141                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3073855                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923025                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137930843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109757232     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2647878      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020044      1.46%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960395      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1119918      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602409      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1209923      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762990      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13850054     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137930843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.910603                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100963158                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4635958                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27739544                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111403                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4480778                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043224                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41562                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155579564                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4480778                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101817950                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1297455                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1887772                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26986400                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1460486                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153983108                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20915                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266992                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       160484                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216336151                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717186545                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717186545                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45640641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20775                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4978545                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14868968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7247308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121838                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613602                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151253133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140471787                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189025                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27636223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59916560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4230                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137930843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79114388     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24704034     17.91%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11547191      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8472722      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532529      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2991523      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960316      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459542      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148598      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137930843                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564292     68.64%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115742     14.08%     82.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142125     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117902752     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111589      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262257      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178655      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140471787                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992028                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822159                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005853                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419885601                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178927071                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136942008                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141293946                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345242                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3635000                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221535                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4480778                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         787709                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90738                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151290431                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14868968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7247308                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2264019                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137945379                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744866                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2526408                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921824                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19593140                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176958                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.974187                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137121510                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136942008                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82137715                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227557268                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967101                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360954                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28482217                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033991                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133450065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83085295     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563058     17.66%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384600      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5439338      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336747      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558851      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324871      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989746      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767559      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133450065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767559                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281974158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307064319                       # The number of ROB writes
system.switch_cpus0.timesIdled                  71208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3669741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.416006                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.416006                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706212                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706212                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622009828                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190752248                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145514846                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141600584                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23631733                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19165485                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2016610                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9773509                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9100270                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2545133                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93505                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103286309                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129215593                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23631733                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11645403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28443743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6563323                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2951924                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12065380                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1586355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139202921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110759178     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2005924      1.44%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3665322      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3325576      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2115934      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1735782      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1005621      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1049619      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13539965      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139202921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166890                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912536                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102240118                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4316908                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28078064                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47113                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4520714                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4086941                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156401082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4520714                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103060183                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1057862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2094709                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27286398                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1183051                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154662886                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        222516                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218794719                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720206134                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720206134                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173253771                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45540946                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34119                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17060                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4256206                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14658007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7274812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83083                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1623365                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151732822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34120                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141032408                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159667                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26554838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58254229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139202921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013143                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80127375     57.56%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24317610     17.47%     75.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12782645      9.18%     84.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7381932      5.30%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8183229      5.88%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3034114      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2695152      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517598      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163266      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139202921                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         565225     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116108     14.15%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139245     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118764540     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1995796      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17059      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13017636      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7237377      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141032408                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995987                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             820578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    422247979                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178321994                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137933612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141852986                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271053                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3363546                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119836                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4520714                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         687184                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       104155                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151766942                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14658007                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7274812                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17060                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1128656                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2255241                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138701197                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12500983                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2331208                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19738009                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19737859                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7237026                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979524                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138060433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137933612                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80490789                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226040435                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974103                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356090                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100902275                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124240509                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27526889                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2041969                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134682207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83575999     62.05%     62.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23675515     17.58%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11760680      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4000060      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4925033      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1726620      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1215167      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005844      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2797289      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134682207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100902275                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124240509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18449437                       # Number of memory references committed
system.switch_cpus1.commit.loads             11294461                       # Number of loads committed
system.switch_cpus1.commit.membars              17060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17932800                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111931239                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562522                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2797289                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283652316                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308055687                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2397663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100902275                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124240509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100902275                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712584                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712584                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624534754                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193089582                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145707248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34120                       # number of misc regfile writes
system.l2.replacements                          32911                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           659962                       # Total number of references to valid blocks.
system.l2.sampled_refs                          41103                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.056298                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            63.998763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.750876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3197.932918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.842920                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2186.469263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1580.796401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1157.208859                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.390373                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.266903                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.192968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141261                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        49680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29483                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79163                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23316                       # number of Writeback hits
system.l2.Writeback_hits::total                 23316                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        49680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29483                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79163                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        49680                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29483                       # number of overall hits
system.l2.overall_hits::total                   79163                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23277                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9602                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32906                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9602                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32906                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23277                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9602                       # number of overall misses
system.l2.overall_misses::total                 32906                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2342072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4602680213                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2462216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1961078933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6568563434                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2342072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4602680213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2462216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1961078933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6568563434                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2342072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4602680213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2462216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1961078933                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6568563434                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23316                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23316                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39085                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112069                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39085                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112069                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.319051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.293623                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.319051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.245670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.319051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.245670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293623                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 180159.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 197735.112472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 175872.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204236.506249                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199615.979882                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 180159.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 197735.112472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 175872.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204236.506249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199615.979882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 180159.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 197735.112472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 175872.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204236.506249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199615.979882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9107                       # number of writebacks
system.l2.writebacks::total                      9107                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32906                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32906                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1582929                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3246480498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1646391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1401793656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4651503474                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1582929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3246480498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1646391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1401793656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4651503474                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1582929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3246480498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1646391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1401793656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4651503474                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245670                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.293623                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.245670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293623                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.245670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293623                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121763.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139471.602784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117599.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145989.757967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141357.304868                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 121763.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 139471.602784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 117599.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145989.757967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141357.304868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 121763.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 139471.602784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 117599.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145989.757967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141357.304868                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996337                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011930626                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040182.713710                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996337                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923009                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923009                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923009                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923009                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923009                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923009                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3053621                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3053621                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3053621                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3053621                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3053621                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3053621                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923025                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923025                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923025                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923025                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923025                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923025                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190851.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190851.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190851.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190851.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190851.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190851.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2449972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2449972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2449972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2449972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2449972                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2449972                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188459.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188459.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188459.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188459.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188459.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188459.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72957                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587398                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73213                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2452.944122                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510266                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489734                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900431                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099569                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9597139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9597139                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20536                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589844                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589844                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589844                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589844                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       174834                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       174834                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       174834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        174834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       174834                       # number of overall misses
system.cpu0.dcache.overall_misses::total       174834                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20979572913                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20979572913                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20979572913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20979572913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20979572913                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20979572913                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764678                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764678                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764678                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017891                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017891                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010429                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010429                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010429                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010429                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119997.099609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119997.099609                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119997.099609                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119997.099609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119997.099609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119997.099609                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13843                       # number of writebacks
system.cpu0.dcache.writebacks::total            13843                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101877                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101877                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101877                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72957                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72957                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72957                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8046845214                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8046845214                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8046845214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8046845214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8046845214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8046845214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110295.725071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110295.725071                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110295.725071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110295.725071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110295.725071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110295.725071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997447                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009965672                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181351.343413                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997447                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12065363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12065363                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12065363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12065363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12065363                       # number of overall hits
system.cpu1.icache.overall_hits::total       12065363                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3159685                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3159685                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3159685                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3159685                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3159685                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3159685                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12065380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12065380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12065380                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12065380                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12065380                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12065380                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185863.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185863.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185863.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185863.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185863.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185863.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2578416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2578416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2578416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2578416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2578416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2578416                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184172.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184172.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 184172.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184172.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 184172.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184172.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167887387                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4267.491599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.744445                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.255555                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905252                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094748                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9404160                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9404160                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7121409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7121409                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17060                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17060                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17060                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17060                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16525569                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16525569                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16525569                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16525569                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118363                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118363                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118363                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118363                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118363                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14450561623                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14450561623                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14450561623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14450561623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14450561623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14450561623                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9522523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9522523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7121409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7121409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17060                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17060                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16643932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16643932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16643932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16643932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122086.814486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122086.814486                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 122086.814486                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122086.814486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 122086.814486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122086.814486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9473                       # number of writebacks
system.cpu1.dcache.writebacks::total             9473                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79278                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79278                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79278                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39085                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39085                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3962983555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3962983555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3962983555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3962983555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3962983555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3962983555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101393.976078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101393.976078                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101393.976078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101393.976078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101393.976078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101393.976078                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
