Analysis & Synthesis report for lab2_qsim
Wed Feb 16 14:12:56 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab1|multi4:man_mul|y
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:a2_mux
 15. Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:a1_mux
 16. Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:o1_mux
 17. Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:adder_mux
 18. Parameter Settings for User Entity Instance: mux2_1_8b:counter_mux
 19. Parameter Settings for User Entity Instance: mux2_1_8b:rrA_muxB
 20. Parameter Settings for User Entity Instance: mux2_1_8b:rrB_muxB
 21. Parameter Settings for User Entity Instance: mux2_1_8b:add_result_choice
 22. Port Connectivity Checks: "dFF_2:s5_state"
 23. Port Connectivity Checks: "dFF_2:s4_state"
 24. Port Connectivity Checks: "dFF_2:s3_state"
 25. Port Connectivity Checks: "dFF_2:s2_state"
 26. Port Connectivity Checks: "dFF_2:s1_state"
 27. Port Connectivity Checks: "dFF_2:s0_state"
 28. Port Connectivity Checks: "add8:add_result_2s"
 29. Port Connectivity Checks: "add8:mant_sum"
 30. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o15"
 31. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o14"
 32. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o13"
 33. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o12"
 34. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o11"
 35. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o10"
 36. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o9"
 37. Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o0"
 38. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i7"
 39. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i6"
 40. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i5"
 41. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i4"
 42. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i3"
 43. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i2"
 44. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i1"
 45. Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i0"
 46. Port Connectivity Checks: "upcounter_8b:init_counter"
 47. Port Connectivity Checks: "upcounter_8b:counter"
 48. Port Connectivity Checks: "add8:diff_cmp2"
 49. Port Connectivity Checks: "add8:exp_diff2"
 50. Port Connectivity Checks: "dFF_2:cr_retain"
 51. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o15"
 52. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o14"
 53. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o13"
 54. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o12"
 55. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o11"
 56. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o10"
 57. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o9"
 58. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o8"
 59. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o7"
 60. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o6"
 61. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o5"
 62. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o4"
 63. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o3"
 64. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o2"
 65. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o1"
 66. Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o0"
 67. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add16"
 68. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add15"
 69. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add14"
 70. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add13"
 71. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add12"
 72. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add11"
 73. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add10"
 74. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add9"
 75. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add8"
 76. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add7"
 77. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add6"
 78. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add5"
 79. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add4"
 80. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add3"
 81. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add2"
 82. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add1"
 83. Port Connectivity Checks: "multi4:man_mul|cla_16b:adder"
 84. Port Connectivity Checks: "multi4:man_mul|mux2_1_16b:adder_mux"
 85. Port Connectivity Checks: "multi4:man_mul|mux2_1_16b:o1_mux"
 86. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i15"
 87. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i14"
 88. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i13"
 89. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i12"
 90. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i11"
 91. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i10"
 92. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i9"
 93. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i8"
 94. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i7"
 95. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i6"
 96. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i5"
 97. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i4"
 98. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i3"
 99. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i2"
100. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i1"
101. Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i0"
102. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii15"
103. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii14"
104. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii13"
105. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii12"
106. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii11"
107. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii10"
108. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii9"
109. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii8"
110. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii7"
111. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii6"
112. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii5"
113. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii4"
114. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii3"
115. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii2"
116. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii1"
117. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii0"
118. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i15"
119. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i14"
120. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i13"
121. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i12"
122. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i11"
123. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i10"
124. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i9"
125. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i8"
126. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i7"
127. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i6"
128. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i5"
129. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i4"
130. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i3"
131. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i2"
132. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i1"
133. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i0"
134. Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting"
135. Port Connectivity Checks: "multi4:man_mul"
136. Port Connectivity Checks: "add8:ext_diff"
137. Port Connectivity Checks: "add8:ext_add"
138. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i7"
139. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i6"
140. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i5"
141. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i4"
142. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i3"
143. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i2"
144. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i1"
145. Port Connectivity Checks: "ext_6to8:extA|dFF_2:i0"
146. Elapsed Time Per Partition
147. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 16 14:12:55 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab2_qsim                                       ;
; Top-level Entity Name              ; lab1                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 355                                             ;
;     Total combinational functions  ; 317                                             ;
;     Dedicated logic registers      ; 152                                             ;
; Total registers                    ; 152                                             ;
; Total pins                         ; 52                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; lab1               ; lab2_qsim          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                  ;
+----------------------------------+-----------------+-----------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------+---------+
; add8.vhd                         ; yes             ; User VHDL File  ; H:/ceg3156_lab1/add8.vhd               ;         ;
; left8.vhd                        ; yes             ; User VHDL File  ; H:/ceg3156_lab1/left8.vhd              ;         ;
; mux2_1_8b.vhd                    ; yes             ; User VHDL File  ; H:/ceg3156_lab1/mux2_1_8b.vhd          ;         ;
; reset_mul8.vhd                   ; yes             ; User VHDL File  ; H:/ceg3156_lab1/reset_mul8.vhd         ;         ;
; check_zero.vhd                   ; yes             ; User VHDL File  ; H:/ceg3156_lab1/check_zero.vhd         ;         ;
; multi4.vhd                       ; yes             ; User VHDL File  ; H:/ceg3156_lab1/multi4.vhd             ;         ;
; cla_16b.vhd                      ; yes             ; User VHDL File  ; H:/ceg3156_lab1/cla_16b.vhd            ;         ;
; mux2_1_16b.vhd                   ; yes             ; User VHDL File  ; H:/ceg3156_lab1/mux2_1_16b.vhd         ;         ;
; dff_16b.vhd                      ; yes             ; User VHDL File  ; H:/ceg3156_lab1/dff_16b.vhd            ;         ;
; lab1.vhd                         ; yes             ; User VHDL File  ; H:/ceg3156_lab1/lab1.vhd               ;         ;
; onebitadder.vhd                  ; yes             ; User VHDL File  ; H:/ceg3156_lab1/onebitadder.vhd        ;         ;
; dFF_2.vhd                        ; yes             ; User VHDL File  ; H:/ceg3156_lab1/dFF_2.vhd              ;         ;
; ext_6to8.vhd                     ; yes             ; User VHDL File  ; H:/ceg3156_lab1/ext_6to8.vhd           ;         ;
; normalization16to8.vhd           ; yes             ; User VHDL File  ; H:/ceg3156_lab1/normalization16to8.vhd ;         ;
; right8.vhd                       ; yes             ; User VHDL File  ; H:/ceg3156_lab1/right8.vhd             ;         ;
; dff_8b.vhd                       ; yes             ; User VHDL File  ; H:/ceg3156_lab1/dff_8b.vhd             ;         ;
; upcounter_8b.vhd                 ; yes             ; User VHDL File  ; H:/ceg3156_lab1/upcounter_8b.vhd       ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 355          ;
;                                             ;              ;
; Total combinational functions               ; 317          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 170          ;
;     -- 3 input functions                    ; 77           ;
;     -- <=2 input functions                  ; 70           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 305          ;
;     -- arithmetic mode                      ; 12           ;
;                                             ;              ;
; Total registers                             ; 152          ;
;     -- Dedicated logic registers            ; 152          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 52           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 144          ;
; Total fan-out                               ; 1456         ;
; Average fan-out                             ; 2.54         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; |lab1                                     ; 317 (83)          ; 152 (0)      ; 0           ; 0            ; 0       ; 0         ; 52   ; 0            ; |lab1                                                ; work         ;
;    |add8:add_result_2s|                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:add_result_2s                             ; work         ;
;       |oneBitAdder:bit2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:add_result_2s|oneBitAdder:bit2            ; work         ;
;       |oneBitAdder:bit3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:add_result_2s|oneBitAdder:bit3            ; work         ;
;       |oneBitAdder:bit5|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:add_result_2s|oneBitAdder:bit5            ; work         ;
;    |add8:diff_cmp2|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:diff_cmp2                                 ; work         ;
;       |oneBitAdder:bit3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:diff_cmp2|oneBitAdder:bit3                ; work         ;
;    |add8:exp_diff2|                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2                                 ; work         ;
;       |oneBitAdder:bit1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit1                ; work         ;
;       |oneBitAdder:bit2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit2                ; work         ;
;       |oneBitAdder:bit3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit3                ; work         ;
;       |oneBitAdder:bit4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit4                ; work         ;
;       |oneBitAdder:bit5|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit5                ; work         ;
;       |oneBitAdder:bit6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:exp_diff2|oneBitAdder:bit6                ; work         ;
;    |add8:ext_add|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add                                   ; work         ;
;       |oneBitAdder:bit0|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add|oneBitAdder:bit0                  ; work         ;
;       |oneBitAdder:bit1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add|oneBitAdder:bit1                  ; work         ;
;       |oneBitAdder:bit2|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add|oneBitAdder:bit2                  ; work         ;
;       |oneBitAdder:bit3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add|oneBitAdder:bit3                  ; work         ;
;       |oneBitAdder:bit4|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_add|oneBitAdder:bit4                  ; work         ;
;    |add8:ext_diff|                        ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff                                  ; work         ;
;       |oneBitAdder:bit1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit1                 ; work         ;
;       |oneBitAdder:bit2|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit2                 ; work         ;
;       |oneBitAdder:bit3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit3                 ; work         ;
;       |oneBitAdder:bit4|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit4                 ; work         ;
;       |oneBitAdder:bit5|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit5                 ; work         ;
;       |oneBitAdder:bit6|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:ext_diff|oneBitAdder:bit6                 ; work         ;
;    |add8:mant_sum|                        ; 23 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum                                  ; work         ;
;       |oneBitAdder:bit0|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit0                 ; work         ;
;       |oneBitAdder:bit1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit1                 ; work         ;
;       |oneBitAdder:bit2|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit2                 ; work         ;
;       |oneBitAdder:bit3|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit3                 ; work         ;
;       |oneBitAdder:bit4|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit4                 ; work         ;
;       |oneBitAdder:bit5|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit5                 ; work         ;
;       |oneBitAdder:bit6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit6                 ; work         ;
;       |oneBitAdder:bit7|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|add8:mant_sum|oneBitAdder:bit7                 ; work         ;
;    |dFF_2:s1_state|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dFF_2:s1_state                                 ; work         ;
;    |dFF_2:s2_state|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dFF_2:s2_state                                 ; work         ;
;    |dFF_2:s3_state|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dFF_2:s3_state                                 ; work         ;
;    |dFF_2:s5_state|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dFF_2:s5_state                                 ; work         ;
;    |dff_8b:dff_rrAtoSfht|                 ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht                           ; work         ;
;       |dFF_2:i1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i1                  ; work         ;
;       |dFF_2:i2|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i2                  ; work         ;
;       |dFF_2:i3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i3                  ; work         ;
;       |dFF_2:i4|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i4                  ; work         ;
;       |dFF_2:i5|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i5                  ; work         ;
;       |dFF_2:i6|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i6                  ; work         ;
;       |dFF_2:i7|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrAtoSfht|dFF_2:i7                  ; work         ;
;    |dff_8b:dff_rrBtoSfht|                 ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht                           ; work         ;
;       |dFF_2:i1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i1                  ; work         ;
;       |dFF_2:i2|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i2                  ; work         ;
;       |dFF_2:i3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i3                  ; work         ;
;       |dFF_2:i4|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i4                  ; work         ;
;       |dFF_2:i5|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i5                  ; work         ;
;       |dFF_2:i6|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i6                  ; work         ;
;       |dFF_2:i7|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:dff_rrBtoSfht|dFF_2:i7                  ; work         ;
;    |dff_8b:result_mux|                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux                              ; work         ;
;       |dFF_2:i0|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i0                     ; work         ;
;       |dFF_2:i1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i1                     ; work         ;
;       |dFF_2:i2|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i2                     ; work         ;
;       |dFF_2:i3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i3                     ; work         ;
;       |dFF_2:i4|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i4                     ; work         ;
;       |dFF_2:i5|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i5                     ; work         ;
;       |dFF_2:i6|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i6                     ; work         ;
;       |dFF_2:i7|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|dff_8b:result_mux|dFF_2:i7                     ; work         ;
;    |ext_6to8:extA|                        ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA                                  ; work         ;
;       |dFF_2:i0|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i0                         ; work         ;
;       |dFF_2:i1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i1                         ; work         ;
;       |dFF_2:i2|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i2                         ; work         ;
;       |dFF_2:i3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i3                         ; work         ;
;       |dFF_2:i4|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i4                         ; work         ;
;       |dFF_2:i5|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i5                         ; work         ;
;       |dFF_2:i6|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extA|dFF_2:i6                         ; work         ;
;    |ext_6to8:extB|                        ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB                                  ; work         ;
;       |dFF_2:i0|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i0                         ; work         ;
;       |dFF_2:i1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i1                         ; work         ;
;       |dFF_2:i2|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i2                         ; work         ;
;       |dFF_2:i3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i3                         ; work         ;
;       |dFF_2:i4|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i4                         ; work         ;
;       |dFF_2:i5|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i5                         ; work         ;
;       |dFF_2:i6|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|ext_6to8:extB|dFF_2:i6                         ; work         ;
;    |multi4:man_mul|                       ; 94 (19)           ; 82 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul                                 ; work         ;
;       |cla_16b:adder|                     ; 31 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder                   ; work         ;
;          |oneBitAdder:add10|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add10 ; work         ;
;          |oneBitAdder:add11|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add11 ; work         ;
;          |oneBitAdder:add12|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add12 ; work         ;
;          |oneBitAdder:add13|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add13 ; work         ;
;          |oneBitAdder:add14|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add14 ; work         ;
;          |oneBitAdder:add15|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add15 ; work         ;
;          |oneBitAdder:add16|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add16 ; work         ;
;          |oneBitAdder:add1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add1  ; work         ;
;          |oneBitAdder:add2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add2  ; work         ;
;          |oneBitAdder:add3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add3  ; work         ;
;          |oneBitAdder:add4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add4  ; work         ;
;          |oneBitAdder:add5|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add5  ; work         ;
;          |oneBitAdder:add6|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add6  ; work         ;
;          |oneBitAdder:add7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add7  ; work         ;
;          |oneBitAdder:add8|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add8  ; work         ;
;          |oneBitAdder:add9|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|cla_16b:adder|oneBitAdder:add9  ; work         ;
;       |dff_16b:a2_ff|                     ; 0 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff                   ; work         ;
;          |dFF_2:i10|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i10         ; work         ;
;          |dFF_2:i11|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i11         ; work         ;
;          |dFF_2:i12|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i12         ; work         ;
;          |dFF_2:i13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i13         ; work         ;
;          |dFF_2:i14|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i14         ; work         ;
;          |dFF_2:i15|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i15         ; work         ;
;          |dFF_2:i1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i1          ; work         ;
;          |dFF_2:i2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i2          ; work         ;
;          |dFF_2:i3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i3          ; work         ;
;          |dFF_2:i4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i4          ; work         ;
;          |dFF_2:i5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i5          ; work         ;
;          |dFF_2:i6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i6          ; work         ;
;          |dFF_2:i7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i7          ; work         ;
;          |dFF_2:i8|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i8          ; work         ;
;          |dFF_2:i9|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:a2_ff|dFF_2:i9          ; work         ;
;       |dff_16b:dffPlane_2|                ; 7 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2              ; work         ;
;          |dFF_2:i0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i0     ; work         ;
;          |dFF_2:i10|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i10    ; work         ;
;          |dFF_2:i11|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i11    ; work         ;
;          |dFF_2:i12|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i12    ; work         ;
;          |dFF_2:i13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i13    ; work         ;
;          |dFF_2:i14|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i14    ; work         ;
;          |dFF_2:i15|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i15    ; work         ;
;          |dFF_2:i1|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i1     ; work         ;
;          |dFF_2:i2|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i2     ; work         ;
;          |dFF_2:i3|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i3     ; work         ;
;          |dFF_2:i4|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i4     ; work         ;
;          |dFF_2:i5|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i5     ; work         ;
;          |dFF_2:i6|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i6     ; work         ;
;          |dFF_2:i7|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i7     ; work         ;
;          |dFF_2:i8|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i8     ; work         ;
;          |dFF_2:i9|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_2|dFF_2:i9     ; work         ;
;       |dff_16b:dffPlane_o|                ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o              ; work         ;
;          |dFF_2:i0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i0     ; work         ;
;          |dFF_2:i10|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i10    ; work         ;
;          |dFF_2:i11|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i11    ; work         ;
;          |dFF_2:i12|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i12    ; work         ;
;          |dFF_2:i13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i13    ; work         ;
;          |dFF_2:i14|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i14    ; work         ;
;          |dFF_2:i15|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i15    ; work         ;
;          |dFF_2:i1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i1     ; work         ;
;          |dFF_2:i2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i2     ; work         ;
;          |dFF_2:i3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i3     ; work         ;
;          |dFF_2:i4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i4     ; work         ;
;          |dFF_2:i5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i5     ; work         ;
;          |dFF_2:i6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i6     ; work         ;
;          |dFF_2:i7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i7     ; work         ;
;          |dFF_2:i8|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i8     ; work         ;
;          |dFF_2:i9|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|dff_16b:dffPlane_o|dFF_2:i9     ; work         ;
;       |left8:left_shift|                  ; 0 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift                ; work         ;
;          |dFF_2:o0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o0       ; work         ;
;          |dFF_2:o10|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o10      ; work         ;
;          |dFF_2:o11|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o11      ; work         ;
;          |dFF_2:o12|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o12      ; work         ;
;          |dFF_2:o13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o13      ; work         ;
;          |dFF_2:o14|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o14      ; work         ;
;          |dFF_2:o1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o1       ; work         ;
;          |dFF_2:o2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o2       ; work         ;
;          |dFF_2:o3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o3       ; work         ;
;          |dFF_2:o4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o4       ; work         ;
;          |dFF_2:o5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o5       ; work         ;
;          |dFF_2:o6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o6       ; work         ;
;          |dFF_2:o7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o7       ; work         ;
;          |dFF_2:o8|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o8       ; work         ;
;          |dFF_2:o9|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|left8:left_shift|dFF_2:o9       ; work         ;
;       |mux2_1_16b:a1_mux|                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|mux2_1_16b:a1_mux               ; work         ;
;       |mux2_1_16b:a2_mux|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|mux2_1_16b:a2_mux               ; work         ;
;       |mux2_1_16b:adder_mux|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|mux2_1_16b:adder_mux            ; work         ;
;       |mux2_1_16b:o1_mux|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|mux2_1_16b:o1_mux               ; work         ;
;       |reset_mul8:reseting|               ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting             ; work         ;
;          |dFF_2:i0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i0    ; work         ;
;          |dFF_2:i1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i1    ; work         ;
;          |dFF_2:i2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i2    ; work         ;
;          |dFF_2:i3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i3    ; work         ;
;          |dFF_2:i4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i4    ; work         ;
;          |dFF_2:i5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i5    ; work         ;
;          |dFF_2:i6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i6    ; work         ;
;          |dFF_2:i7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|multi4:man_mul|reset_mul8:reseting|dFF_2:i7    ; work         ;
;    |mux2_1_8b:counter_mux|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mux2_1_8b:counter_mux                          ; work         ;
;    |mux2_1_8b:rrA_muxB|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mux2_1_8b:rrA_muxB                             ; work         ;
;    |mux2_1_8b:rrB_muxB|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|mux2_1_8b:rrB_muxB                             ; work         ;
;    |normalization16to8:man_normalization| ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|normalization16to8:man_normalization           ; work         ;
;    |right8:rrA_shiftR|                    ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR                              ; work         ;
;       |dFF_2:o10|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o10                    ; work         ;
;       |dFF_2:o11|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o11                    ; work         ;
;       |dFF_2:o12|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o12                    ; work         ;
;       |dFF_2:o13|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o13                    ; work         ;
;       |dFF_2:o14|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o14                    ; work         ;
;       |dFF_2:o15|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o15                    ; work         ;
;       |dFF_2:o9|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrA_shiftR|dFF_2:o9                     ; work         ;
;    |right8:rrB_shiftR|                    ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR                              ; work         ;
;       |dFF_2:o10|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o10                    ; work         ;
;       |dFF_2:o11|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o11                    ; work         ;
;       |dFF_2:o12|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o12                    ; work         ;
;       |dFF_2:o13|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o13                    ; work         ;
;       |dFF_2:o14|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o14                    ; work         ;
;       |dFF_2:o15|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o15                    ; work         ;
;       |dFF_2:o9|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|right8:rrB_shiftR|dFF_2:o9                     ; work         ;
;    |upcounter_8b:counter|                 ; 23 (23)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|upcounter_8b:counter                           ; work         ;
;    |upcounter_8b:init_counter|            ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|upcounter_8b:init_counter                      ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |lab1|multi4:man_mul|y  ;
+------+------+------+------+------+------+
; Name ; y.S5 ; y.S4 ; y.S3 ; y.S2 ; y.S1 ;
+------+------+------+------+------+------+
; y.S1 ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.S2 ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.S3 ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.S4 ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.S5 ; 1    ; 0    ; 0    ; 0    ; 1    ;
+------+------+------+------+------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; upcounter_8b:counter|o                             ; GND                 ; yes                    ;
; upcounter_8b:init_counter|o                        ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; dFF_2:s0_state|int_q                               ; Stuck at VCC due to stuck port data_in ;
; right8:rrB_shiftR|dFF_2:o0|int_q                   ; Stuck at GND due to stuck port data_in ;
; right8:rrA_shiftR|dFF_2:o0|int_q                   ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|left8:left_shift|dFF_2:o15|int_q    ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i15|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i14|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i13|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i12|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i11|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i10|int_q ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i9|int_q  ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|reset_mul8:reseting|dFF_2:i8|int_q  ; Stuck at GND due to stuck port data_in ;
; ext_6to8:extB|dFF_2:i7|int_q                       ; Stuck at GND due to stuck port data_in ;
; ext_6to8:extA|dFF_2:i7|int_q                       ; Stuck at GND due to stuck port data_in ;
; multi4:man_mul|dff_16b:a2_ff|dFF_2:i0|int_q        ; Stuck at GND due to stuck port data_in ;
; dFF_2:cr_retain|int_q                              ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 16             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+-------------------------------------------------+---------------------------+---------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register      ;
+-------------------------------------------------+---------------------------+---------------------------------------------+
; multi4:man_mul|left8:left_shift|dFF_2:o15|int_q ; Stuck at GND              ; multi4:man_mul|dff_16b:a2_ff|dFF_2:i0|int_q ;
;                                                 ; due to stuck port data_in ;                                             ;
+-------------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 152   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab1|multi4:man_mul|I[3]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab1|exponentOut                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab1|multi4:man_mul|Selector1                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab1|normalization16to8:man_normalization|n[1] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab1|normalization16to8:man_normalization|n[3] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab1|mantissaOut                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:a2_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; datawidth      ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:a1_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; datawidth      ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:o1_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; datawidth      ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multi4:man_mul|mux2_1_16b:adder_mux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; datawidth      ; 15    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1_8b:counter_mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; datawidth      ; 7     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1_8b:rrA_muxB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; datawidth      ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1_8b:rrB_muxB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; datawidth      ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1_8b:add_result_choice ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; datawidth      ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s5_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s4_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s3_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s2_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s1_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:s0_state"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:add_result_2s"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; oper ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:mant_sum"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o15"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o14"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o13"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o12"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o11"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o10"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o9"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right8:rrA_shiftR|dFF_2:o0"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i7"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i6"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i5"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i4"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i3"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i2"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i1"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_8b:dff_rrAtoSfht|dFF_2:i0"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "upcounter_8b:init_counter"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "upcounter_8b:counter"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:diff_cmp2"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; oper ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:exp_diff2"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; oper ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dFF_2:cr_retain"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o15"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o14"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o13"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o12"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o11"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o10"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o9"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o8"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o7"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o6"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o5"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o4"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o3"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o2"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o1"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|left8:left_shift|dFF_2:o0"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add16"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add15"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add14"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add13"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add12"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add11"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add10"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add9"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add8"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add7"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add6"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add5"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add4"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add3"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add2"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder|oneBitAdder:add1"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|cla_16b:adder" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|mux2_1_16b:adder_mux" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|mux2_1_16b:o1_mux" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i15"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i14"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i13"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i12"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i11"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i10"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i9"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i8"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i7"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i6"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i5"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i4"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i3"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i2"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i1"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|dff_16b:a2_ff|dFF_2:i0"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii15"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii14"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii13"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii12"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii11"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii10"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii9"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii8"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii7"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii6"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii5"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii4"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii3"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii2"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii1"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:ii0"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i15"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i14"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i13"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i12"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i11"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i10"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i9"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i8"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i7"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i6"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i5"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i4"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i3"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i2"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i1"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting|dFF_2:i0"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul|reset_mul8:reseting"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multi4:man_mul"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:ext_diff"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; cin     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[5..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; oper    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sum[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add8:ext_add"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; oper ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i7"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i6"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i5"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i4"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i3"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i2"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i1"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_6to8:extA|dFF_2:i0"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 16 14:12:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2_qsim
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /ceg3155lab3/counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file add4.vhd
    Info (12022): Found design unit 1: add4-logicAdd4
    Info (12023): Found entity 1: add4
Info (12021): Found 2 design units, including 1 entities, in source file add8.vhd
    Info (12022): Found design unit 1: add8-logicAdd8
    Info (12023): Found entity 1: add8
Info (12021): Found 2 design units, including 1 entities, in source file left8.vhd
    Info (12022): Found design unit 1: left8-logicLeft8
    Info (12023): Found entity 1: left8
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd
    Info (12022): Found design unit 1: mux2_1_8b-logicmux2_1
    Info (12023): Found entity 1: mux2_1_8b
Info (12021): Found 2 design units, including 1 entities, in source file inc.vhd
    Info (12022): Found design unit 1: inc-logicinc
    Info (12023): Found entity 1: inc
Info (12021): Found 2 design units, including 1 entities, in source file reset_mul8.vhd
    Info (12022): Found design unit 1: reset_mul8-logicreset_mul8
    Info (12023): Found entity 1: reset_mul8
Info (12021): Found 2 design units, including 1 entities, in source file out_flow.vhd
    Info (12022): Found design unit 1: out_flow-logicFlow
    Info (12023): Found entity 1: out_flow
Info (12021): Found 2 design units, including 1 entities, in source file check_zero.vhd
    Info (12022): Found design unit 1: check_zero-logicz
    Info (12023): Found entity 1: check_zero
Info (12021): Found 2 design units, including 1 entities, in source file multi4.vhd
    Info (12022): Found design unit 1: multi4-logicMulti4
    Info (12023): Found entity 1: multi4
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1_8b.vhd
    Info (12022): Found design unit 1: mux4_1_8b-logicmux4_1
    Info (12023): Found entity 1: mux4_1_8b
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1_1b.vhd
    Info (12022): Found design unit 1: mux4_1_1b-logicmux4
    Info (12023): Found entity 1: mux4_1_1b
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_4b.vhd
    Info (12022): Found design unit 1: mux2_1_4b-logicmux2_1_4
    Info (12023): Found entity 1: mux2_1_4b
Info (12021): Found 2 design units, including 1 entities, in source file div4.vhd
    Info (12022): Found design unit 1: div4-divider4
    Info (12023): Found entity 1: div4
Info (12021): Found 2 design units, including 1 entities, in source file s_add4.vhd
    Info (12022): Found design unit 1: s_add4-logicAdd4
    Info (12023): Found entity 1: s_add4
Info (12021): Found 2 design units, including 1 entities, in source file cla_16b.vhd
    Info (12022): Found design unit 1: cla_16b-adder
    Info (12023): Found entity 1: cla_16b
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1_16b.vhd
    Info (12022): Found design unit 1: mux2_1_16b-logicmux2_1
    Info (12023): Found entity 1: mux2_1_16b
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1_16b.vhd
    Info (12022): Found design unit 1: mux4_1_16b-logicmux4_1
    Info (12023): Found entity 1: mux4_1_16b
Info (12021): Found 2 design units, including 1 entities, in source file sel_cla_16b.vhd
    Info (12022): Found design unit 1: SEL_cla_16b-adder
    Info (12023): Found entity 1: SEL_cla_16b
Info (12021): Found 2 design units, including 1 entities, in source file dff_16b.vhd
    Info (12022): Found design unit 1: dff_16b-ff
    Info (12023): Found entity 1: dff_16b
Info (12021): Found 2 design units, including 1 entities, in source file lab1.vhd
    Info (12022): Found design unit 1: lab1-logicLab1
    Info (12023): Found entity 1: lab1
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file dff_2.vhd
    Info (12022): Found design unit 1: dFF_2-rtl
    Info (12023): Found entity 1: dFF_2
Info (12021): Found 2 design units, including 1 entities, in source file ext_6to8.vhd
    Info (12022): Found design unit 1: ext_6to8-logic_ext
    Info (12023): Found entity 1: ext_6to8
Info (12021): Found 2 design units, including 1 entities, in source file normalization16to8.vhd
    Info (12022): Found design unit 1: normalization16to8-logic_norm
    Info (12023): Found entity 1: normalization16to8
Info (12021): Found 2 design units, including 1 entities, in source file right8.vhd
    Info (12022): Found design unit 1: right8-logicRight8
    Info (12023): Found entity 1: right8
Info (12021): Found 2 design units, including 1 entities, in source file dff_8b.vhd
    Info (12022): Found design unit 1: dff_8b-ff
    Info (12023): Found entity 1: dff_8b
Info (12021): Found 2 design units, including 1 entities, in source file upcounter_8b.vhd
    Info (12022): Found design unit 1: upcounter_8b-logic
    Info (12023): Found entity 1: upcounter_8b
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab1.vhd(69): object "s5" assigned a value but never read
Warning (10492): VHDL Process Statement warning at lab1.vhd(78): signal "GReset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ext_6to8" for hierarchy "ext_6to8:extA"
Info (12128): Elaborating entity "dFF_2" for hierarchy "ext_6to8:extA|dFF_2:i0"
Info (12128): Elaborating entity "add8" for hierarchy "add8:ext_add"
Warning (10492): VHDL Process Statement warning at add8.vhd(31): signal "oper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(32): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(33): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(34): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(35): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(36): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(37): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(38): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(39): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(42): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(43): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(44): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(45): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(46): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(47): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(48): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(49): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at add8.vhd(50): signal "Cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "add8:ext_add|oneBitAdder:bit0"
Info (12128): Elaborating entity "multi4" for hierarchy "multi4:man_mul"
Warning (10036): Verilog HDL or VHDL warning at multi4.vhd(36): object "b" assigned a value but never read
Info (12128): Elaborating entity "reset_mul8" for hierarchy "multi4:man_mul|reset_mul8:reseting"
Info (12128): Elaborating entity "dff_16b" for hierarchy "multi4:man_mul|dff_16b:a2_ff"
Info (12128): Elaborating entity "mux2_1_16b" for hierarchy "multi4:man_mul|mux2_1_16b:a2_mux"
Info (12128): Elaborating entity "cla_16b" for hierarchy "multi4:man_mul|cla_16b:adder"
Info (12128): Elaborating entity "left8" for hierarchy "multi4:man_mul|left8:left_shift"
Info (12128): Elaborating entity "check_zero" for hierarchy "multi4:man_mul|check_zero:zero_c"
Info (12128): Elaborating entity "normalization16to8" for hierarchy "normalization16to8:man_normalization"
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(20): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(22): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(24): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(26): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(28): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(30): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(32): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at normalization16to8.vhd(34): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mux2_1_8b" for hierarchy "mux2_1_8b:counter_mux"
Info (12128): Elaborating entity "upcounter_8b" for hierarchy "upcounter_8b:counter"
Warning (10492): VHDL Process Statement warning at upcounter_8b.vhd(17): signal "Count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at upcounter_8b.vhd(23): signal "Count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at upcounter_8b.vhd(23): signal "target" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at upcounter_8b.vhd(15): inferring latch(es) for signal or variable "o", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o" at upcounter_8b.vhd(15)
Info (12128): Elaborating entity "dff_8b" for hierarchy "dff_8b:dff_rrAtoSfht"
Info (12128): Elaborating entity "right8" for hierarchy "right8:rrA_shiftR"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 424 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 372 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 548 megabytes
    Info: Processing ended: Wed Feb 16 14:12:56 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:12


