$date
	Sun Mar  1 03:21:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb $end
$var wire 1 # a $end
$upscope $end
$scope module tb $end
$var wire 1 $ q_ref $end
$upscope $end
$scope module tb $end
$var wire 1 % q_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
0"
0!
$end
#5
0#
1!
#10
0!
#15
0"
1%
1$
1!
#20
0!
#25
1!
#30
0!
#35
1#
1!
#40
0!
#45
0"
0$
0%
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
0#
1!
#100
0!
#105
0"
1#
1$
1%
1!
#110
0!
#115
0"
0%
0$
1!
#120
0#
0!
#125
0"
1$
1%
1#
1!
#130
0!
#135
0"
0%
0$
0#
1!
#140
1#
0!
#145
0#
1!
#150
1#
0!
#155
0#
1!
#160
1#
0!
#165
1!
#170
0#
0!
#175
0"
1%
1$
1#
1!
#180
0#
0!
#185
1!
#190
0!
#195
1#
1!
#200
0#
0!
#205
1#
1!
#210
0!
#215
0"
0%
0$
1!
#220
0!
#225
0#
1!
#230
0!
#235
0"
1%
1$
1!
#240
0!
#245
1#
1!
#250
0#
0!
#255
1#
1!
#260
0!
#265
0"
0$
0%
1!
#270
0!
#275
1!
#280
0#
0!
#285
0"
1$
1%
1!
#290
1#
0!
#295
0"
0%
0$
1!
#300
0!
#305
0#
1!
#310
0!
#315
0"
1%
1$
1!
#320
0!
#325
1!
#330
1#
0!
#335
0"
0%
0$
0#
1!
#340
0!
#345
0"
1$
1%
1#
1!
#350
0!
#355
0"
0%
0$
0#
1!
#360
0!
#365
0"
1$
1%
1!
#370
0!
#375
1!
#380
1#
0!
#385
0"
0$
0%
1!
#390
0!
#395
1!
#400
0!
#405
0#
1!
#410
0!
#415
0"
1%
1$
1#
1!
#420
0!
#425
0"
0$
0%
1!
#430
0#
0!
#435
0"
1%
1$
1!
#440
1#
0!
#445
0"
0$
0%
1!
#450
0#
0!
#455
0"
1%
1$
1#
1!
#460
0!
#465
0"
0$
0%
0#
1!
#470
1#
0!
#475
1!
#480
0!
#485
0#
1!
#490
1#
0!
#495
1!
#500
0#
0!
#505
0"
1$
1%
1!
#510
0!
#515
1!
#520
1#
0!
#525
0"
0$
0%
1!
#530
0#
0!
#535
0"
1%
1$
1!
#540
1#
0!
#545
0"
0$
0%
1!
#550
0!
#555
1!
#560
0!
#565
0#
1!
#570
1#
0!
#575
1!
#580
0!
#585
0#
1!
#590
0!
#595
0"
1%
1$
1!
#600
0!
#605
1!
#610
0!
#615
1!
