# Tiny Tapeout project information
project:
  title:        "UART Transceiver" 
  author:       "Dixon Mathews"        # Replace with your name
  discord:      "yourusername#1234" # Optional discord handle
  description:  "8-bit UART transceiver with FIFO buffers and flow control @ 9600 baud"
  language:     "Verilog"
  clock_hz:     10000000           # 10 MHz clock
  tiles:        "1x1"              # Occupies one tile
  top_module:   "tt_um_captmodterm13_uart" # Replace 'username' with your GitHub username
  source_files:
    - "project.v"
    - "uart_top.v"
    - "baud_gen.v"
    - "uart_tx.v"
    - "uart_rx.v"
    - "uart_fifo.v"

pinout:
  # Inputs (ui_in)
  ui[0]: "tx_data_in[0]"
  ui[1]: "tx_data_in[1]"
  ui[2]: "tx_data_in[2]"
  ui[3]: "tx_data_in[3]"
  ui[4]: "tx_data_in[4]"
  ui[5]: "tx_data_in[5]"
  ui[6]: "tx_data_in[6]"
  ui[7]: "tx_data_in[7]"

  # Outputs (uo_out)
  uo[0]: "rx_data_out[0]"
  uo[1]: "rx_data_out[1]"
  uo[2]: "rx_data_out[2]"
  uo[3]: "rx_data_out[3]"
  uo[4]: "rx_data_out[4]"
  uo[5]: "rx_data_out[5]"
  uo[6]: "rx_data_out[6]"
  uo[7]: "rx_data_out[7]"

  # Bidirectional pins (uio)
  uio[0]: "txd"
  uio[1]: "rxd"
  uio[2]: "tx_ready"
  uio[3]: "tx_full"
  uio[4]: "rx_valid"
  uio[5]: "rx_empty"
  uio[6]: "tx_wr_en"
  uio[7]: "rx_rd_en"

# Do not change!
yaml_version: 6
