# Pipelined_8X300
A pipelined implementation of the 8X300 CPU

* Change log:  
  * Fixed decoder flush logic in hazard unit.  
  * Minor optimizations in top level and bug fix in ALU (Disable OVF by pipeline flush)  