Simulator report for wrapper
Mon Nov 13 03:40:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 131 nodes    ;
; Simulation Coverage         ;      19.85 % ;
; Total Number of Transitions ; 706          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                        ; Timing        ;
; Start time                                                                                 ; 0 ns                                                              ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                               ;               ;
; Vector input source                                                                        ; /home/python/Documents/projects/prelab_4/ex4/quartus/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                ; On            ;
; Check outputs                                                                              ; Off                                                               ; Off           ;
; Report simulation coverage                                                                 ; On                                                                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                               ; Off           ;
; Detect glitches                                                                            ; Off                                                               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                               ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                               ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                              ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.85 % ;
; Total nodes checked                                 ; 131          ;
; Total output ports checked                          ; 131          ;
; Total output ports with complete 1/0-value coverage ; 26           ;
; Total output ports with no 1/0-value coverage       ; 104          ;
; Total output ports with no 1-value coverage         ; 104          ;
; Total output ports with no 0-value coverage         ; 105          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                  ;
+---------------------------------------------+---------------------------------------------+------------------+
; Node Name                                   ; Output Port Name                            ; Output Port Type ;
+---------------------------------------------+---------------------------------------------+------------------+
; |wrapper|CLOCK_50                           ; |wrapper|CLOCK_50                           ; out              ;
; |wrapper|LEDG[0]                            ; |wrapper|LEDG[0]                            ; pin_out          ;
; |wrapper|design4:dut|clk_out                ; |wrapper|design4:dut|clk_out                ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out~18  ; |wrapper|design4:dut|counter:comb_3|out~18  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~19  ; |wrapper|design4:dut|counter:comb_3|out~19  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~20  ; |wrapper|design4:dut|counter:comb_3|out~20  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~21  ; |wrapper|design4:dut|counter:comb_3|out~21  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~22  ; |wrapper|design4:dut|counter:comb_3|out~22  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~23  ; |wrapper|design4:dut|counter:comb_3|out~23  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~24  ; |wrapper|design4:dut|counter:comb_3|out~24  ; out              ;
; |wrapper|design4:dut|counter:comb_3|out[4]  ; |wrapper|design4:dut|counter:comb_3|out[4]  ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[3]  ; |wrapper|design4:dut|counter:comb_3|out[3]  ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[2]  ; |wrapper|design4:dut|counter:comb_3|out[2]  ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[1]  ; |wrapper|design4:dut|counter:comb_3|out[1]  ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[0]  ; |wrapper|design4:dut|counter:comb_3|out[0]  ; regout           ;
; |wrapper|design4:dut|counter:comb_3|Add0~0  ; |wrapper|design4:dut|counter:comb_3|Add0~0  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~1  ; |wrapper|design4:dut|counter:comb_3|Add0~1  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~2  ; |wrapper|design4:dut|counter:comb_3|Add0~2  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~3  ; |wrapper|design4:dut|counter:comb_3|Add0~3  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~4  ; |wrapper|design4:dut|counter:comb_3|Add0~4  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~5  ; |wrapper|design4:dut|counter:comb_3|Add0~5  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~6  ; |wrapper|design4:dut|counter:comb_3|Add0~6  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~7  ; |wrapper|design4:dut|counter:comb_3|Add0~7  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~8  ; |wrapper|design4:dut|counter:comb_3|Add0~8  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~9  ; |wrapper|design4:dut|counter:comb_3|Add0~9  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~10 ; |wrapper|design4:dut|counter:comb_3|Add0~10 ; out0             ;
+---------------------------------------------+---------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; Node Name                                        ; Output Port Name                                 ; Output Port Type ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; |wrapper|design4:dut|rst                         ; |wrapper|design4:dut|rst                         ; regout           ;
; |wrapper|design4:dut|rst~0                       ; |wrapper|design4:dut|rst~0                       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~0        ; |wrapper|design4:dut|counter:comb_3|out~0        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~1        ; |wrapper|design4:dut|counter:comb_3|out~1        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~2        ; |wrapper|design4:dut|counter:comb_3|out~2        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~3        ; |wrapper|design4:dut|counter:comb_3|out~3        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~4        ; |wrapper|design4:dut|counter:comb_3|out~4        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~5        ; |wrapper|design4:dut|counter:comb_3|out~5        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~6        ; |wrapper|design4:dut|counter:comb_3|out~6        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~7        ; |wrapper|design4:dut|counter:comb_3|out~7        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~8        ; |wrapper|design4:dut|counter:comb_3|out~8        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~9        ; |wrapper|design4:dut|counter:comb_3|out~9        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~10       ; |wrapper|design4:dut|counter:comb_3|out~10       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~11       ; |wrapper|design4:dut|counter:comb_3|out~11       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~12       ; |wrapper|design4:dut|counter:comb_3|out~12       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~13       ; |wrapper|design4:dut|counter:comb_3|out~13       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~14       ; |wrapper|design4:dut|counter:comb_3|out~14       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~15       ; |wrapper|design4:dut|counter:comb_3|out~15       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~16       ; |wrapper|design4:dut|counter:comb_3|out~16       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~17       ; |wrapper|design4:dut|counter:comb_3|out~17       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out[24]      ; |wrapper|design4:dut|counter:comb_3|out[24]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[23]      ; |wrapper|design4:dut|counter:comb_3|out[23]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[22]      ; |wrapper|design4:dut|counter:comb_3|out[22]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[21]      ; |wrapper|design4:dut|counter:comb_3|out[21]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[20]      ; |wrapper|design4:dut|counter:comb_3|out[20]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[19]      ; |wrapper|design4:dut|counter:comb_3|out[19]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[18]      ; |wrapper|design4:dut|counter:comb_3|out[18]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[17]      ; |wrapper|design4:dut|counter:comb_3|out[17]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[16]      ; |wrapper|design4:dut|counter:comb_3|out[16]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[15]      ; |wrapper|design4:dut|counter:comb_3|out[15]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[14]      ; |wrapper|design4:dut|counter:comb_3|out[14]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[13]      ; |wrapper|design4:dut|counter:comb_3|out[13]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[12]      ; |wrapper|design4:dut|counter:comb_3|out[12]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[11]      ; |wrapper|design4:dut|counter:comb_3|out[11]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[10]      ; |wrapper|design4:dut|counter:comb_3|out[10]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[9]       ; |wrapper|design4:dut|counter:comb_3|out[9]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[8]       ; |wrapper|design4:dut|counter:comb_3|out[8]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[7]       ; |wrapper|design4:dut|counter:comb_3|out[7]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[6]       ; |wrapper|design4:dut|counter:comb_3|out[6]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~0  ; |wrapper|design4:dut|counter:comb_3|LessThan0~0  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~1  ; |wrapper|design4:dut|counter:comb_3|LessThan0~1  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~2  ; |wrapper|design4:dut|counter:comb_3|LessThan0~2  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~3  ; |wrapper|design4:dut|counter:comb_3|LessThan0~3  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~4  ; |wrapper|design4:dut|counter:comb_3|LessThan0~4  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~5  ; |wrapper|design4:dut|counter:comb_3|LessThan0~5  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~6  ; |wrapper|design4:dut|counter:comb_3|LessThan0~6  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~7  ; |wrapper|design4:dut|counter:comb_3|LessThan0~7  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~8  ; |wrapper|design4:dut|counter:comb_3|LessThan0~8  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~9  ; |wrapper|design4:dut|counter:comb_3|LessThan0~9  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~10 ; |wrapper|design4:dut|counter:comb_3|LessThan0~10 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~11 ; |wrapper|design4:dut|counter:comb_3|LessThan0~11 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~12 ; |wrapper|design4:dut|counter:comb_3|LessThan0~12 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~13 ; |wrapper|design4:dut|counter:comb_3|LessThan0~13 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~14 ; |wrapper|design4:dut|counter:comb_3|LessThan0~14 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~15 ; |wrapper|design4:dut|counter:comb_3|LessThan0~15 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~16 ; |wrapper|design4:dut|counter:comb_3|LessThan0~16 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~17 ; |wrapper|design4:dut|counter:comb_3|LessThan0~17 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~18 ; |wrapper|design4:dut|counter:comb_3|LessThan0~18 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~19 ; |wrapper|design4:dut|counter:comb_3|LessThan0~19 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~20 ; |wrapper|design4:dut|counter:comb_3|LessThan0~20 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~21 ; |wrapper|design4:dut|counter:comb_3|LessThan0~21 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~22 ; |wrapper|design4:dut|counter:comb_3|LessThan0~22 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~23 ; |wrapper|design4:dut|counter:comb_3|LessThan0~23 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~24 ; |wrapper|design4:dut|counter:comb_3|LessThan0~24 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~25 ; |wrapper|design4:dut|counter:comb_3|LessThan0~25 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~26 ; |wrapper|design4:dut|counter:comb_3|LessThan0~26 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~27 ; |wrapper|design4:dut|counter:comb_3|LessThan0~27 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~28 ; |wrapper|design4:dut|counter:comb_3|LessThan0~28 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~11      ; |wrapper|design4:dut|counter:comb_3|Add0~11      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~12      ; |wrapper|design4:dut|counter:comb_3|Add0~12      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~13      ; |wrapper|design4:dut|counter:comb_3|Add0~13      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~14      ; |wrapper|design4:dut|counter:comb_3|Add0~14      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~15      ; |wrapper|design4:dut|counter:comb_3|Add0~15      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~16      ; |wrapper|design4:dut|counter:comb_3|Add0~16      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~17      ; |wrapper|design4:dut|counter:comb_3|Add0~17      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~18      ; |wrapper|design4:dut|counter:comb_3|Add0~18      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~19      ; |wrapper|design4:dut|counter:comb_3|Add0~19      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~20      ; |wrapper|design4:dut|counter:comb_3|Add0~20      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~21      ; |wrapper|design4:dut|counter:comb_3|Add0~21      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~22      ; |wrapper|design4:dut|counter:comb_3|Add0~22      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~23      ; |wrapper|design4:dut|counter:comb_3|Add0~23      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~24      ; |wrapper|design4:dut|counter:comb_3|Add0~24      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~25      ; |wrapper|design4:dut|counter:comb_3|Add0~25      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~26      ; |wrapper|design4:dut|counter:comb_3|Add0~26      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~27      ; |wrapper|design4:dut|counter:comb_3|Add0~27      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~28      ; |wrapper|design4:dut|counter:comb_3|Add0~28      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~29      ; |wrapper|design4:dut|counter:comb_3|Add0~29      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~30      ; |wrapper|design4:dut|counter:comb_3|Add0~30      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~31      ; |wrapper|design4:dut|counter:comb_3|Add0~31      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~32      ; |wrapper|design4:dut|counter:comb_3|Add0~32      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~33      ; |wrapper|design4:dut|counter:comb_3|Add0~33      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~34      ; |wrapper|design4:dut|counter:comb_3|Add0~34      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~35      ; |wrapper|design4:dut|counter:comb_3|Add0~35      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~36      ; |wrapper|design4:dut|counter:comb_3|Add0~36      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~37      ; |wrapper|design4:dut|counter:comb_3|Add0~37      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~38      ; |wrapper|design4:dut|counter:comb_3|Add0~38      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~39      ; |wrapper|design4:dut|counter:comb_3|Add0~39      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~40      ; |wrapper|design4:dut|counter:comb_3|Add0~40      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~41      ; |wrapper|design4:dut|counter:comb_3|Add0~41      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~42      ; |wrapper|design4:dut|counter:comb_3|Add0~42      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~43      ; |wrapper|design4:dut|counter:comb_3|Add0~43      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~44      ; |wrapper|design4:dut|counter:comb_3|Add0~44      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~45      ; |wrapper|design4:dut|counter:comb_3|Add0~45      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~46      ; |wrapper|design4:dut|counter:comb_3|Add0~46      ; out0             ;
+--------------------------------------------------+--------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; Node Name                                        ; Output Port Name                                 ; Output Port Type ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; |wrapper|design4:dut|rst                         ; |wrapper|design4:dut|rst                         ; regout           ;
; |wrapper|design4:dut|rst~0                       ; |wrapper|design4:dut|rst~0                       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~0        ; |wrapper|design4:dut|counter:comb_3|out~0        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~1        ; |wrapper|design4:dut|counter:comb_3|out~1        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~2        ; |wrapper|design4:dut|counter:comb_3|out~2        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~3        ; |wrapper|design4:dut|counter:comb_3|out~3        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~4        ; |wrapper|design4:dut|counter:comb_3|out~4        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~5        ; |wrapper|design4:dut|counter:comb_3|out~5        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~6        ; |wrapper|design4:dut|counter:comb_3|out~6        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~7        ; |wrapper|design4:dut|counter:comb_3|out~7        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~8        ; |wrapper|design4:dut|counter:comb_3|out~8        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~9        ; |wrapper|design4:dut|counter:comb_3|out~9        ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~10       ; |wrapper|design4:dut|counter:comb_3|out~10       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~11       ; |wrapper|design4:dut|counter:comb_3|out~11       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~12       ; |wrapper|design4:dut|counter:comb_3|out~12       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~13       ; |wrapper|design4:dut|counter:comb_3|out~13       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~14       ; |wrapper|design4:dut|counter:comb_3|out~14       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~15       ; |wrapper|design4:dut|counter:comb_3|out~15       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~16       ; |wrapper|design4:dut|counter:comb_3|out~16       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out~17       ; |wrapper|design4:dut|counter:comb_3|out~17       ; out              ;
; |wrapper|design4:dut|counter:comb_3|out[24]      ; |wrapper|design4:dut|counter:comb_3|out[24]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[23]      ; |wrapper|design4:dut|counter:comb_3|out[23]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[22]      ; |wrapper|design4:dut|counter:comb_3|out[22]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[21]      ; |wrapper|design4:dut|counter:comb_3|out[21]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[20]      ; |wrapper|design4:dut|counter:comb_3|out[20]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[19]      ; |wrapper|design4:dut|counter:comb_3|out[19]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[18]      ; |wrapper|design4:dut|counter:comb_3|out[18]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[17]      ; |wrapper|design4:dut|counter:comb_3|out[17]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[16]      ; |wrapper|design4:dut|counter:comb_3|out[16]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[15]      ; |wrapper|design4:dut|counter:comb_3|out[15]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[14]      ; |wrapper|design4:dut|counter:comb_3|out[14]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[13]      ; |wrapper|design4:dut|counter:comb_3|out[13]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[12]      ; |wrapper|design4:dut|counter:comb_3|out[12]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[11]      ; |wrapper|design4:dut|counter:comb_3|out[11]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[10]      ; |wrapper|design4:dut|counter:comb_3|out[10]      ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[9]       ; |wrapper|design4:dut|counter:comb_3|out[9]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[8]       ; |wrapper|design4:dut|counter:comb_3|out[8]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[7]       ; |wrapper|design4:dut|counter:comb_3|out[7]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[6]       ; |wrapper|design4:dut|counter:comb_3|out[6]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|out[5]       ; |wrapper|design4:dut|counter:comb_3|out[5]       ; regout           ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~0  ; |wrapper|design4:dut|counter:comb_3|LessThan0~0  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~1  ; |wrapper|design4:dut|counter:comb_3|LessThan0~1  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~2  ; |wrapper|design4:dut|counter:comb_3|LessThan0~2  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~3  ; |wrapper|design4:dut|counter:comb_3|LessThan0~3  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~4  ; |wrapper|design4:dut|counter:comb_3|LessThan0~4  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~5  ; |wrapper|design4:dut|counter:comb_3|LessThan0~5  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~6  ; |wrapper|design4:dut|counter:comb_3|LessThan0~6  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~7  ; |wrapper|design4:dut|counter:comb_3|LessThan0~7  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~8  ; |wrapper|design4:dut|counter:comb_3|LessThan0~8  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~9  ; |wrapper|design4:dut|counter:comb_3|LessThan0~9  ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~10 ; |wrapper|design4:dut|counter:comb_3|LessThan0~10 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~11 ; |wrapper|design4:dut|counter:comb_3|LessThan0~11 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~12 ; |wrapper|design4:dut|counter:comb_3|LessThan0~12 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~13 ; |wrapper|design4:dut|counter:comb_3|LessThan0~13 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~14 ; |wrapper|design4:dut|counter:comb_3|LessThan0~14 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~15 ; |wrapper|design4:dut|counter:comb_3|LessThan0~15 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~16 ; |wrapper|design4:dut|counter:comb_3|LessThan0~16 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~17 ; |wrapper|design4:dut|counter:comb_3|LessThan0~17 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~18 ; |wrapper|design4:dut|counter:comb_3|LessThan0~18 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~19 ; |wrapper|design4:dut|counter:comb_3|LessThan0~19 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~20 ; |wrapper|design4:dut|counter:comb_3|LessThan0~20 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~21 ; |wrapper|design4:dut|counter:comb_3|LessThan0~21 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~22 ; |wrapper|design4:dut|counter:comb_3|LessThan0~22 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~23 ; |wrapper|design4:dut|counter:comb_3|LessThan0~23 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~24 ; |wrapper|design4:dut|counter:comb_3|LessThan0~24 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~25 ; |wrapper|design4:dut|counter:comb_3|LessThan0~25 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~26 ; |wrapper|design4:dut|counter:comb_3|LessThan0~26 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~27 ; |wrapper|design4:dut|counter:comb_3|LessThan0~27 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|LessThan0~28 ; |wrapper|design4:dut|counter:comb_3|LessThan0~28 ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~11      ; |wrapper|design4:dut|counter:comb_3|Add0~11      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~12      ; |wrapper|design4:dut|counter:comb_3|Add0~12      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~13      ; |wrapper|design4:dut|counter:comb_3|Add0~13      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~14      ; |wrapper|design4:dut|counter:comb_3|Add0~14      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~15      ; |wrapper|design4:dut|counter:comb_3|Add0~15      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~16      ; |wrapper|design4:dut|counter:comb_3|Add0~16      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~17      ; |wrapper|design4:dut|counter:comb_3|Add0~17      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~18      ; |wrapper|design4:dut|counter:comb_3|Add0~18      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~19      ; |wrapper|design4:dut|counter:comb_3|Add0~19      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~20      ; |wrapper|design4:dut|counter:comb_3|Add0~20      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~21      ; |wrapper|design4:dut|counter:comb_3|Add0~21      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~22      ; |wrapper|design4:dut|counter:comb_3|Add0~22      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~23      ; |wrapper|design4:dut|counter:comb_3|Add0~23      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~24      ; |wrapper|design4:dut|counter:comb_3|Add0~24      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~25      ; |wrapper|design4:dut|counter:comb_3|Add0~25      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~26      ; |wrapper|design4:dut|counter:comb_3|Add0~26      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~27      ; |wrapper|design4:dut|counter:comb_3|Add0~27      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~28      ; |wrapper|design4:dut|counter:comb_3|Add0~28      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~29      ; |wrapper|design4:dut|counter:comb_3|Add0~29      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~30      ; |wrapper|design4:dut|counter:comb_3|Add0~30      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~31      ; |wrapper|design4:dut|counter:comb_3|Add0~31      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~32      ; |wrapper|design4:dut|counter:comb_3|Add0~32      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~33      ; |wrapper|design4:dut|counter:comb_3|Add0~33      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~34      ; |wrapper|design4:dut|counter:comb_3|Add0~34      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~35      ; |wrapper|design4:dut|counter:comb_3|Add0~35      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~36      ; |wrapper|design4:dut|counter:comb_3|Add0~36      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~37      ; |wrapper|design4:dut|counter:comb_3|Add0~37      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~38      ; |wrapper|design4:dut|counter:comb_3|Add0~38      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~39      ; |wrapper|design4:dut|counter:comb_3|Add0~39      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~40      ; |wrapper|design4:dut|counter:comb_3|Add0~40      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~41      ; |wrapper|design4:dut|counter:comb_3|Add0~41      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~42      ; |wrapper|design4:dut|counter:comb_3|Add0~42      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~43      ; |wrapper|design4:dut|counter:comb_3|Add0~43      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~44      ; |wrapper|design4:dut|counter:comb_3|Add0~44      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~45      ; |wrapper|design4:dut|counter:comb_3|Add0~45      ; out0             ;
; |wrapper|design4:dut|counter:comb_3|Add0~46      ; |wrapper|design4:dut|counter:comb_3|Add0~46      ; out0             ;
+--------------------------------------------------+--------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 13 03:40:58 2023
Info: Command: quartus_sim --simulation_results_format=VWF wrapper -c wrapper
Info (324025): Using vector source file "/home/python/Documents/projects/prelab_4/ex4/quartus/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      19.85 %
Info (328052): Number of transitions in simulation is 706
Info (324045): Vector file wrapper.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Mon Nov 13 03:40:59 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


