#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ddb202b180 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v000001ddb202b720_0 .var "ReadAddress1", 4 0;
v000001ddb202b7c0_0 .var "ReadAddress2", 4 0;
v000001ddb202b860_0 .net "ReadData1", 31 0, v000001ddb202a060_0;  1 drivers
v000001ddb202b900_0 .net "ReadData2", 31 0, v000001ddb202d590_0;  1 drivers
v000001ddb202b9a0_0 .var "ReadWriteEn", 0 0;
v000001ddb202ba40_0 .var "WriteAddress", 4 0;
v000001ddb202bae0_0 .var "WriteData", 31 0;
v000001ddb1f94ba0_0 .var "clk", 0 0;
S_000001ddb202d400 .scope module, "RF" "register_file" 2 8, 3 3 0, S_000001ddb202b180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadAddress1";
    .port_info 1 /INPUT 5 "ReadAddress2";
    .port_info 2 /INPUT 5 "WriteAddress";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "ReadWriteEn";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001ddb202b310_0 .net "ReadAddress1", 4 0, v000001ddb202b720_0;  1 drivers
v000001ddb1f130e0_0 .net "ReadAddress2", 4 0, v000001ddb202b7c0_0;  1 drivers
v000001ddb202a060_0 .var "ReadData1", 31 0;
v000001ddb202d590_0 .var "ReadData2", 31 0;
v000001ddb202d630_0 .net "ReadWriteEn", 0 0, v000001ddb202b9a0_0;  1 drivers
v000001ddb202d6d0_0 .net "WriteAddress", 4 0, v000001ddb202ba40_0;  1 drivers
v000001ddb202d770_0 .net "WriteData", 31 0, v000001ddb202bae0_0;  1 drivers
v000001ddb202b5e0_0 .net "clk", 0 0, v000001ddb1f94ba0_0;  1 drivers
v000001ddb202b680 .array "register", 0 4, 31 0;
E_000001ddb1f35bb0 .event posedge, v000001ddb202b5e0_0;
    .scope S_000001ddb202d400;
T_0 ;
    %wait E_000001ddb1f35bb0;
    %load/vec4 v000001ddb202d630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001ddb202d770_0;
    %ix/getv 3, v000001ddb202d6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddb202b680, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ddb202d630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %ix/getv 4, v000001ddb202b310_0;
    %load/vec4a v000001ddb202b680, 4;
    %assign/vec4 v000001ddb202a060_0, 0;
    %ix/getv 4, v000001ddb1f130e0_0;
    %load/vec4a v000001ddb202b680, 4;
    %assign/vec4 v000001ddb202d590_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ddb202b180;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddb1f94ba0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001ddb202b180;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001ddb1f94ba0_0;
    %inv;
    %store/vec4 v000001ddb1f94ba0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ddb202b180;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddb202b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ddb202ba40_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ddb202bae0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddb202b9a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ddb202ba40_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001ddb202bae0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddb202b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ddb202b720_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddb202b9a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ddb202b7c0_0, 0, 5;
    %delay 10, 0;
    %end;
    .thread T_3;
    .scope S_000001ddb202b180;
T_4 ;
    %vpi_call 2 43 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ddb202b180 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ddb202b180;
T_5 ;
    %vpi_call 2 48 "$monitor", $time, " ", "ReadData1 = %d, ReadData2 = %d", v000001ddb202b860_0, v000001ddb202b900_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\lab01_2_tb.v";
    ".\lab01_2.v";
