{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588563650696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588563650702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 11:40:50 2020 " "Processing started: Mon May 04 11:40:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588563650702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588563650702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588563650702 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588563654442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_85c_slow.vo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_7_1200mv_85c_slow.vo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563656782 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588563657140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_0c_slow.vo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_7_1200mv_0c_slow.vo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563659325 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588563659661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_fast.vo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_fast.vo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563661761 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1588563662094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final.vo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563664163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_85c_v_slow.sdo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_7_1200mv_85c_v_slow.sdo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563666654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_0c_v_slow.sdo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_7_1200mv_0c_v_slow.sdo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563669175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_v_fast.sdo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_v_fast.sdo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563671722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_v.sdo D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/ simulation " "Generated file final_v.sdo in folder \"D:/0Xinyi/final/ECE385_FinalProject/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588563674296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588563675889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 11:41:15 2020 " "Processing ended: Mon May 04 11:41:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588563675889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588563675889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588563675889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588563675889 ""}
