

================================================================
== Vivado HLS Report for 'comp_d_map'
================================================================
* Date:           Wed Jun  5 20:42:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hw_sgm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  367506352|  367506352|  367506352|  367506352|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_comp_disps_fu_347  |comp_disps  |  2919829|  2919829|  2919829|  2919829|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                         |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  364499476|  364499476|   1938827|          -|          -|   188|    no    |
        | + Loop 1.1              |    1938825|    1938825|      8617|          -|          -|   225|    no    |
        |  ++ Loop 1.1.1          |       8610|       8610|       287|          -|          -|    30|    no    |
        |   +++ Loop 1.1.1.1      |        285|        285|        57|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |         55|         55|        11|          -|          -|     5|    no    |
        |- Loop 2                 |      87044|      87044|       463|          -|          -|   188|    no    |
        | + Loop 2.1              |        450|        450|         2|          -|          -|   225|    no    |
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    764|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1499|   2150|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    648|
|Register         |        -|      -|     555|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    2054|   3562|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |comp_d_map_COST_BUS_m_axi_U  |comp_d_map_COST_BUS_m_axi  |        2|      0|  548|  700|
    |comp_d_map_IMG_BUS_m_axi_U   |comp_d_map_IMG_BUS_m_axi   |        2|      0|  548|  700|
    |comp_d_map_IMG_BUS_s_axi_U   |comp_d_map_IMG_BUS_s_axi   |        0|      0|  188|  296|
    |grp_comp_disps_fu_347        |comp_disps                 |        0|      0|  215|  454|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        4|      0| 1499| 2150|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_9_i_i_fu_505_p2        |     *    |      0|  0|  51|           9|           8|
    |ci_fu_405_p2               |     +    |      0|  0|  23|          16|          16|
    |cli_fu_490_p2              |     +    |      0|  0|  15|           9|           9|
    |clj_fu_521_p2              |     +    |      0|  0|  15|           9|           9|
    |crj_fu_530_p2              |     +    |      0|  0|  15|           9|           9|
    |d_fu_465_p2                |     +    |      0|  0|  15|           5|           1|
    |di_fu_629_p2               |     +    |      0|  0|  12|           3|           1|
    |dj_fu_623_p2               |     +    |      0|  0|  12|           3|           1|
    |i_1_fu_379_p2              |     +    |      0|  0|  15|           8|           1|
    |i_fu_740_p2                |     +    |      0|  0|  15|           8|           1|
    |j_1_fu_399_p2              |     +    |      0|  0|  15|           8|           1|
    |j_fu_771_p2                |     +    |      0|  0|  15|           8|           1|
    |left_m_img_sum_fu_584_p2   |     +    |      0|  0|  40|          33|          33|
    |next_mul1_fu_728_p2        |     +    |      0|  0|  23|          16|           8|
    |next_mul_fu_367_p2         |     +    |      0|  0|  23|          16|           8|
    |right_m_img_sum_fu_608_p2  |     +    |      0|  0|  40|          33|          33|
    |sum_fu_696_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_3_i_i_fu_599_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_4_fu_750_p2            |     +    |      0|  0|  40|          33|          33|
    |tmp_i_i_9_fu_575_p2        |     +    |      0|  0|  24|          17|          17|
    |a_assign_i_i_fu_664_p2     |     -    |      0|  0|  15|           9|           9|
    |nj_fu_471_p2               |     -    |      0|  0|  15|           9|           9|
    |tmp_4_i9_fu_435_p2         |     -    |      0|  0|  29|          22|          22|
    |tmp_i8_i_i_fu_678_p2       |     -    |      0|  0|  15|           1|           9|
    |ap_block_state31           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_i_i_fu_707_p2      |    and   |      0|  0|   2|           1|           1|
    |tmp4_i_i_fu_702_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_8_i_i_i_8_fu_569_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_i_i_fu_564_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_734_p2        |   icmp   |      0|  0|  11|           8|           8|
    |exitcond1_i_i_fu_484_p2    |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_i_fu_393_p2      |   icmp   |      0|  0|  11|           8|           6|
    |exitcond3_i_fu_373_p2      |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_765_p2         |   icmp   |      0|  0|  11|           8|           6|
    |exitcond_i_fu_459_p2       |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_i_i_fu_515_p2     |   icmp   |      0|  0|   9|           3|           2|
    |tmp_7_i_i_i_fu_499_p2      |   icmp   |      0|  0|  13|           9|           8|
    |tmp_8_i5_i_i_fu_653_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_8_i_i_i_fu_558_p2      |   icmp   |      0|  0|  13|           9|           8|
    |tmp_i1_i_i_fu_635_p2       |    or    |      0|  0|   9|           9|           9|
    |tmp_i_i_i_fu_539_p2        |    or    |      0|  0|   9|           9|           9|
    |a_assign_1_i_i_fu_684_p3   |  select  |      0|  0|   9|           1|           9|
    |sum_1_fu_713_p3            |  select  |      0|  0|  32|           1|          32|
    |sum_2_fu_721_p3            |  select  |      0|  0|  32|           1|          32|
    |rev1_fu_647_p2             |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_552_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 764|         432|         448|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |COST_BUS_ARVALID                 |    9|          2|    1|          2|
    |COST_BUS_RREADY                  |    9|          2|    1|          2|
    |COST_BUS_blk_n_AW                |    9|          2|    1|          2|
    |COST_BUS_blk_n_B                 |    9|          2|    1|          2|
    |COST_BUS_blk_n_W                 |    9|          2|    1|          2|
    |IMG_BUS_ARADDR                   |   21|          4|   32|        128|
    |IMG_BUS_ARLEN                    |   15|          3|   32|         96|
    |IMG_BUS_AWADDR                   |   15|          3|   32|         96|
    |IMG_BUS_AWBURST                  |    9|          2|    2|          4|
    |IMG_BUS_AWCACHE                  |    9|          2|    4|          8|
    |IMG_BUS_AWID                     |    9|          2|    1|          2|
    |IMG_BUS_AWLEN                    |   15|          3|   32|         96|
    |IMG_BUS_AWLOCK                   |    9|          2|    2|          4|
    |IMG_BUS_AWPROT                   |    9|          2|    3|          6|
    |IMG_BUS_AWQOS                    |    9|          2|    4|          8|
    |IMG_BUS_AWREGION                 |    9|          2|    4|          8|
    |IMG_BUS_AWSIZE                   |    9|          2|    3|          6|
    |IMG_BUS_AWUSER                   |    9|          2|    1|          2|
    |IMG_BUS_AWVALID                  |   15|          3|    1|          3|
    |IMG_BUS_BREADY                   |   15|          3|    1|          3|
    |IMG_BUS_WDATA                    |   15|          3|    8|         24|
    |IMG_BUS_WID                      |    9|          2|    1|          2|
    |IMG_BUS_WLAST                    |    9|          2|    1|          2|
    |IMG_BUS_WSTRB                    |   15|          3|    1|          3|
    |IMG_BUS_WUSER                    |    9|          2|    1|          2|
    |IMG_BUS_WVALID                   |   15|          3|    1|          3|
    |IMG_BUS_blk_n_AR                 |    9|          2|    1|          2|
    |IMG_BUS_blk_n_AW                 |    9|          2|    1|          2|
    |IMG_BUS_blk_n_B                  |    9|          2|    1|          2|
    |IMG_BUS_blk_n_R                  |    9|          2|    1|          2|
    |IMG_BUS_blk_n_W                  |    9|          2|    1|          2|
    |ap_NS_fsm                        |  165|         37|    1|         37|
    |ap_sig_ioackin_COST_BUS_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_COST_BUS_WREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_IMG_BUS_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_IMG_BUS_AWREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_IMG_BUS_WREADY    |    9|          2|    1|          2|
    |cj_reg_255                       |    9|          2|    5|         10|
    |di_i_i_reg_279                   |    9|          2|    3|          6|
    |dj_i_i_reg_303                   |    9|          2|    3|          6|
    |i_assign_reg_314                 |    9|          2|    8|         16|
    |j_assign_reg_336                 |    9|          2|    8|         16|
    |j_i_reg_244                      |    9|          2|    8|         16|
    |ni_reg_220                       |    9|          2|    8|         16|
    |phi_mul1_reg_325                 |    9|          2|   16|         32|
    |phi_mul_reg_232                  |    9|          2|   16|         32|
    |sum_1_i_i_reg_291                |    9|          2|   32|         64|
    |sum_i_i_reg_266                  |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  648|        141|  322|        851|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |IMG_BUS_addr_1_read_reg_911         |   8|   0|    8|          0|
    |IMG_BUS_addr_1_reg_889              |  32|   0|   32|          0|
    |IMG_BUS_addr_2_read_reg_916         |   8|   0|    8|          0|
    |IMG_BUS_addr_2_reg_895              |  32|   0|   32|          0|
    |IMG_BUS_addr_read_reg_954           |   8|   0|    8|          0|
    |IMG_BUS_addr_reg_939                |  32|   0|   32|          0|
    |ap_CS_fsm                           |  36|   0|   36|          0|
    |ap_reg_ioackin_COST_BUS_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_COST_BUS_WREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_IMG_BUS_ARREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_IMG_BUS_AWREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_IMG_BUS_WREADY       |   1|   0|    1|          0|
    |cj_reg_255                          |   5|   0|    5|          0|
    |cli_reg_857                         |   9|   0|    9|          0|
    |crj_reg_877                         |   9|   0|    9|          0|
    |d_reg_839                           |   5|   0|    5|          0|
    |di_i_i_reg_279                      |   3|   0|    3|          0|
    |dj_i_i_reg_303                      |   3|   0|    3|          0|
    |dj_reg_901                          |   3|   0|    3|          0|
    |grp_comp_disps_fu_347_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_806                         |   8|   0|    8|          0|
    |i_assign_reg_314                    |   8|   0|    8|          0|
    |i_reg_934                           |   8|   0|    8|          0|
    |j_1_reg_820                         |   8|   0|    8|          0|
    |j_assign_reg_336                    |   8|   0|    8|          0|
    |j_cast_i_reg_811                    |   8|   0|    9|          1|
    |j_i_reg_244                         |   8|   0|    8|          0|
    |j_reg_949                           |   8|   0|    8|          0|
    |li_cast_i_i_reg_849                 |   8|   0|    9|          1|
    |next_mul1_reg_926                   |  16|   0|   16|          0|
    |next_mul_reg_798                    |  16|   0|   16|          0|
    |ni_reg_220                          |   8|   0|    8|          0|
    |nj_reg_844                          |   9|   0|    9|          0|
    |phi_mul1_reg_325                    |  16|   0|   16|          0|
    |phi_mul_reg_232                     |  16|   0|   16|          0|
    |sum_1_i_i_reg_291                   |  32|   0|   32|          0|
    |sum_i_i_reg_266                     |  32|   0|   32|          0|
    |tmp_1_cast_reg_783                  |  33|   0|   33|          0|
    |tmp_2_cast_reg_788                  |  33|   0|   33|          0|
    |tmp_3_cast_reg_793                  |  33|   0|   33|          0|
    |tmp_4_i9_reg_825                    |  21|   0|   22|          1|
    |tmp_7_i_i_i_reg_863                 |   1|   0|    1|          0|
    |tmp_8_i_i_i_8_reg_883               |   1|   0|    1|          0|
    |tmp_9_i_i_reg_868                   |  17|   0|   17|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 555|   0|  558|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_IMG_BUS_AWVALID    |  in |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_AWREADY    | out |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_AWADDR     |  in |    6|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_WVALID     |  in |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_WREADY     | out |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_WDATA      |  in |   32|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_WSTRB      |  in |    4|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_ARVALID    |  in |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_ARREADY    | out |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_ARADDR     |  in |    6|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_RVALID     | out |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_RREADY     |  in |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_RDATA      | out |   32|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_RRESP      | out |    2|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_BVALID     | out |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_BREADY     |  in |    1|    s_axi   |    IMG_BUS   |    scalar    |
|s_axi_IMG_BUS_BRESP      | out |    2|    s_axi   |    IMG_BUS   |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |  comp_d_map  | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |  comp_d_map  | return value |
|interrupt                | out |    1| ap_ctrl_hs |  comp_d_map  | return value |
|m_axi_IMG_BUS_AWVALID    | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWREADY    |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWADDR     | out |   32|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWID       | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWLEN      | out |    8|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWSIZE     | out |    3|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWBURST    | out |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWLOCK     | out |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWCACHE    | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWPROT     | out |    3|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWQOS      | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWREGION   | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_AWUSER     | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WVALID     | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WREADY     |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WDATA      | out |   32|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WSTRB      | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WLAST      | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WID        | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_WUSER      | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARVALID    | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARREADY    |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARADDR     | out |   32|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARID       | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARLEN      | out |    8|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARSIZE     | out |    3|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARBURST    | out |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARLOCK     | out |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARCACHE    | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARPROT     | out |    3|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARQOS      | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARREGION   | out |    4|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_ARUSER     | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RVALID     |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RREADY     | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RDATA      |  in |   32|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RLAST      |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RID        |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RUSER      |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_RRESP      |  in |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_BVALID     |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_BREADY     | out |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_BRESP      |  in |    2|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_BID        |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_IMG_BUS_BUSER      |  in |    1|    m_axi   |    IMG_BUS   |    pointer   |
|m_axi_COST_BUS_AWVALID   | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWREADY   |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWADDR    | out |   32|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWID      | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWLEN     | out |    8|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWSIZE    | out |    3|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWBURST   | out |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWLOCK    | out |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWCACHE   | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWPROT    | out |    3|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWQOS     | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWREGION  | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_AWUSER    | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WVALID    | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WREADY    |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WDATA     | out |   32|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WSTRB     | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WLAST     | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WID       | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_WUSER     | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARVALID   | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARREADY   |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARADDR    | out |   32|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARID      | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARLEN     | out |    8|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARSIZE    | out |    3|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARBURST   | out |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARLOCK    | out |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARCACHE   | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARPROT    | out |    3|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARQOS     | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARREGION  | out |    4|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_ARUSER    | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RVALID    |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RREADY    | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RDATA     |  in |   32|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RLAST     |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RID       |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RUSER     |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_RRESP     |  in |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_BVALID    |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_BREADY    | out |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_BRESP     |  in |    2|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_BID       |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
|m_axi_COST_BUS_BUSER     |  in |    1|    m_axi   |   COST_BUS   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

