{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:41:32 2019 " "Info: Processing started: Sat Mar 16 23:41:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_eight_adc -c final_eight_adc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_eight_adc -c final_eight_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(168) " "Warning (10268): Verilog HDL information at final_eight_adc.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(291) " "Warning (10268): Verilog HDL information at final_eight_adc.v(291): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(341) " "Warning (10268): Verilog HDL information at final_eight_adc.v(341): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_eight_adc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file final_eight_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_eight_adc " "Info: Found entity 1: final_eight_adc" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 508 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_eight_adc " "Info: Elaborating entity \"final_eight_adc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data2 final_eight_adc.v(50) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(50): object \"data2\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data3 final_eight_adc.v(51) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(51): object \"data3\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data4 final_eight_adc.v(52) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(52): object \"data4\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data5 final_eight_adc.v(53) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(53): object \"data5\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data6 final_eight_adc.v(54) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(54): object \"data6\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data7 final_eight_adc.v(55) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(55): object \"data7\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter final_eight_adc.v(61) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(61): object \"counter\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k final_eight_adc.v(71) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(71): object \"k\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j final_eight_adc.v(72) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(72): object \"j\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count4 final_eight_adc.v(74) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(74): object \"count4\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z final_eight_adc.v(97) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(97): object \"z\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y final_eight_adc.v(98) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(98): object \"y\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kk final_eight_adc.v(99) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(99): object \"kk\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 final_eight_adc.v(157) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(157): truncated value with size 32 to match size of target (3)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_eight_adc.v(303) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(303): truncated value with size 32 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(361) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(361): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(372) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(372): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(384) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(384): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(396) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(396): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(408) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(408): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(420) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(420): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(432) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(432): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(444) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(444): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 final_eight_adc.v(496) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(496): truncated value with size 32 to match size of target (20)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"BaudTickGen:tickgen\"" {  } { { "final_eight_adc.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1254 " "Info: Implemented 1254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1219 " "Info: Implemented 1219 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:41:40 2019 " "Info: Processing ended: Sat Mar 16 23:41:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:41:43 2019 " "Info: Processing started: Sat Mar 16 23:41:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_eight_adc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"final_eight_adc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1784 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1785 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1786 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 35 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxD_busy " "Info: Pin TxD_busy not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TxD_busy } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxD_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 847 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 846 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node clk (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[2\] " "Info: Destination node m\[2\]" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 846 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m\[2\]  " "Info: Automatically promoted node m\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[2\]~0 " "Info: Destination node m\[2\]~0" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 997 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Info: Destination node SCK" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 848 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK1 " "Info: Destination node SCK1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK1" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 850 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK2 " "Info: Destination node SCK2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK2" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 852 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK3 " "Info: Destination node SCK3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK3" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK4 " "Info: Destination node SCK4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK4" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK5 " "Info: Destination node SCK5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK5" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 31 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 858 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK6 " "Info: Destination node SCK6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK6 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK6" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 36 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 860 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK7 " "Info: Destination node SCK7" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK7 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK7" } } } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 41 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 862 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 22 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 16 23 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2 " "Warning: Node \"clk2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tick " "Warning: Node \"tick\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "tick" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.666 ns register register " "Info: Estimated most critical path is register to register delay of 21.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[5\] 1 REG LAB_X30_Y19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y19; Fanout = 5; REG Node = 'count2\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[5] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.545 ns) 1.313 ns Equal8~6 2 COMB LAB_X29_Y18 1 " "Info: 2: + IC(0.768 ns) + CELL(0.545 ns) = 1.313 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'Equal8~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { count2[5] Equal8~6 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 1.988 ns Equal8~7 3 COMB LAB_X29_Y18 1 " "Info: 3: + IC(0.498 ns) + CELL(0.177 ns) = 1.988 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'Equal8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Equal8~6 Equal8~7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.178 ns) 3.879 ns Equal8~8 4 COMB LAB_X21_Y19 4 " "Info: 4: + IC(1.713 ns) + CELL(0.178 ns) = 3.879 ns; Loc. = LAB_X21_Y19; Fanout = 4; COMB Node = 'Equal8~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Equal8~7 Equal8~8 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.554 ns Equal9~2 5 COMB LAB_X21_Y19 3 " "Info: 5: + IC(0.154 ns) + CELL(0.521 ns) = 4.554 ns; Loc. = LAB_X21_Y19; Fanout = 3; COMB Node = 'Equal9~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Equal8~8 Equal9~2 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 5.230 ns TxD_data~38 6 COMB LAB_X21_Y19 4 " "Info: 6: + IC(0.354 ns) + CELL(0.322 ns) = 5.230 ns; Loc. = LAB_X21_Y19; Fanout = 4; COMB Node = 'TxD_data~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Equal9~2 TxD_data~38 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.545 ns) 6.492 ns TxD_data~94 7 COMB LAB_X22_Y21 1 " "Info: 7: + IC(0.717 ns) + CELL(0.545 ns) = 6.492 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { TxD_data~38 TxD_data~94 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 7.165 ns TxD_data~95 8 COMB LAB_X22_Y21 1 " "Info: 8: + IC(0.354 ns) + CELL(0.319 ns) = 7.165 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~95'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~94 TxD_data~95 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 7.841 ns TxD_data~96 9 COMB LAB_X22_Y21 1 " "Info: 9: + IC(0.498 ns) + CELL(0.178 ns) = 7.841 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~95 TxD_data~96 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 8.514 ns TxD_data~97 10 COMB LAB_X22_Y21 1 " "Info: 10: + IC(0.354 ns) + CELL(0.319 ns) = 8.514 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~96 TxD_data~97 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 9.190 ns TxD_data~98 11 COMB LAB_X22_Y21 1 " "Info: 11: + IC(0.498 ns) + CELL(0.178 ns) = 9.190 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~98'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~97 TxD_data~98 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 9.863 ns TxD_data~99 12 COMB LAB_X22_Y21 1 " "Info: 12: + IC(0.354 ns) + CELL(0.319 ns) = 9.863 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~98 TxD_data~99 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 10.539 ns TxD_data~100 13 COMB LAB_X22_Y21 1 " "Info: 13: + IC(0.498 ns) + CELL(0.178 ns) = 10.539 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~99 TxD_data~100 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 11.212 ns TxD_data~101 14 COMB LAB_X22_Y21 1 " "Info: 14: + IC(0.354 ns) + CELL(0.319 ns) = 11.212 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~100 TxD_data~101 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 11.888 ns TxD_data~102 15 COMB LAB_X22_Y21 1 " "Info: 15: + IC(0.498 ns) + CELL(0.178 ns) = 11.888 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~102'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~101 TxD_data~102 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 12.561 ns TxD_data~103 16 COMB LAB_X22_Y21 1 " "Info: 16: + IC(0.354 ns) + CELL(0.319 ns) = 12.561 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'TxD_data~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~102 TxD_data~103 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 13.812 ns TxD_data~104 17 COMB LAB_X23_Y22 1 " "Info: 17: + IC(1.073 ns) + CELL(0.178 ns) = 13.812 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~104'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { TxD_data~103 TxD_data~104 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 14.485 ns TxD_data~105 18 COMB LAB_X23_Y22 1 " "Info: 18: + IC(0.354 ns) + CELL(0.319 ns) = 14.485 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~104 TxD_data~105 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 15.161 ns TxD_data~106 19 COMB LAB_X23_Y22 1 " "Info: 19: + IC(0.498 ns) + CELL(0.178 ns) = 15.161 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~105 TxD_data~106 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 15.834 ns TxD_data~107 20 COMB LAB_X23_Y22 1 " "Info: 20: + IC(0.354 ns) + CELL(0.319 ns) = 15.834 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~106 TxD_data~107 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 16.510 ns TxD_data~108 21 COMB LAB_X23_Y22 1 " "Info: 21: + IC(0.498 ns) + CELL(0.178 ns) = 16.510 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~108'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~107 TxD_data~108 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 17.183 ns TxD_data~109 22 COMB LAB_X23_Y22 1 " "Info: 22: + IC(0.354 ns) + CELL(0.319 ns) = 17.183 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~108 TxD_data~109 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 17.859 ns TxD_data~110 23 COMB LAB_X23_Y22 1 " "Info: 23: + IC(0.498 ns) + CELL(0.178 ns) = 17.859 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~110'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~109 TxD_data~110 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 18.532 ns TxD_data~111 24 COMB LAB_X23_Y22 1 " "Info: 24: + IC(0.354 ns) + CELL(0.319 ns) = 18.532 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~110 TxD_data~111 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 19.208 ns TxD_data~112 25 COMB LAB_X23_Y22 1 " "Info: 25: + IC(0.498 ns) + CELL(0.178 ns) = 19.208 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TxD_data~111 TxD_data~112 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 19.881 ns TxD_data~113 26 COMB LAB_X23_Y22 1 " "Info: 26: + IC(0.354 ns) + CELL(0.319 ns) = 19.881 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'TxD_data~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { TxD_data~112 TxD_data~113 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.544 ns) 21.098 ns TxD_shift\[1\]~1 27 COMB LAB_X27_Y22 2 " "Info: 27: + IC(0.673 ns) + CELL(0.544 ns) = 21.098 ns; Loc. = LAB_X27_Y22; Fanout = 2; COMB Node = 'TxD_shift\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { TxD_data~113 TxD_shift[1]~1 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.096 ns) 21.666 ns TxD_data\[1\] 28 REG LAB_X27_Y22 1 " "Info: 28: + IC(0.472 ns) + CELL(0.096 ns) = 21.666 ns; Loc. = LAB_X27_Y22; Fanout = 1; REG Node = 'TxD_data\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { TxD_shift[1]~1 TxD_data[1] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.720 ns ( 35.63 % ) " "Info: Total cell delay = 7.720 ns ( 35.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.946 ns ( 64.37 % ) " "Info: Total interconnect delay = 13.946 ns ( 64.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.666 ns" { count2[5] Equal8~6 Equal8~7 Equal8~8 Equal9~2 TxD_data~38 TxD_data~94 TxD_data~95 TxD_data~96 TxD_data~97 TxD_data~98 TxD_data~99 TxD_data~100 TxD_data~101 TxD_data~102 TxD_data~103 TxD_data~104 TxD_data~105 TxD_data~106 TxD_data~107 TxD_data~108 TxD_data~109 TxD_data~110 TxD_data~111 TxD_data~112 TxD_data~113 TxD_shift[1]~1 TxD_data[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD 0 " "Info: Pin \"TxD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD_busy 0 " "Info: Pin \"TxD_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Info: Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1 0 " "Info: Pin \"SS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Info: Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK1 0 " "Info: Pin \"SCK1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2 0 " "Info: Pin \"SS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI1 0 " "Info: Pin \"MOSI1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK2 0 " "Info: Pin \"SCK2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3 0 " "Info: Pin \"SS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI2 0 " "Info: Pin \"MOSI2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK3 0 " "Info: Pin \"SCK3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS4 0 " "Info: Pin \"SS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI3 0 " "Info: Pin \"MOSI3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK4 0 " "Info: Pin \"SCK4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS5 0 " "Info: Pin \"SS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI4 0 " "Info: Pin \"MOSI4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK5 0 " "Info: Pin \"SCK5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS6 0 " "Info: Pin \"SS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI5 0 " "Info: Pin \"MOSI5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK6 0 " "Info: Pin \"SCK6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS7 0 " "Info: Pin \"SS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI6 0 " "Info: Pin \"MOSI6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK7 0 " "Info: Pin \"SCK7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS8 0 " "Info: Pin \"SS8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI7 0 " "Info: Pin \"MOSI7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:41:55 2019 " "Info: Processing ended: Sat Mar 16 23:41:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:41:59 2019 " "Info: Processing started: Sat Mar 16 23:41:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:42:02 2019 " "Info: Processing ended: Sat Mar 16 23:42:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:42:05 2019 " "Info: Processing started: Sat Mar 16 23:42:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "m\[2\] " "Info: Detected ripple clock \"m\[2\]\" as buffer" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count2\[15\] register TxD_data\[0\] 54.17 MHz 18.461 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.17 MHz between source register \"count2\[15\]\" and destination register \"TxD_data\[0\]\" (period= 18.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.219 ns + Longest register register " "Info: + Longest register to register delay is 18.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[15\] 1 REG LCFF_X30_Y18_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'count2\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[15] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.545 ns) 1.461 ns Equal8~6 2 COMB LCCOMB_X29_Y18_N8 1 " "Info: 2: + IC(0.916 ns) + CELL(0.545 ns) = 1.461 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'Equal8~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { count2[15] Equal8~6 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 2.084 ns Equal8~7 3 COMB LCCOMB_X29_Y18_N10 1 " "Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 2.084 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 1; COMB Node = 'Equal8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Equal8~6 Equal8~7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.178 ns) 3.701 ns Equal8~8 4 COMB LCCOMB_X21_Y19_N26 4 " "Info: 4: + IC(1.439 ns) + CELL(0.178 ns) = 3.701 ns; Loc. = LCCOMB_X21_Y19_N26; Fanout = 4; COMB Node = 'Equal8~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { Equal8~7 Equal8~8 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.184 ns Equal9~2 5 COMB LCCOMB_X21_Y19_N24 3 " "Info: 5: + IC(0.305 ns) + CELL(0.178 ns) = 4.184 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 3; COMB Node = 'Equal9~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Equal8~8 Equal9~2 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 4.819 ns TxD_data~38 6 COMB LCCOMB_X21_Y19_N28 4 " "Info: 6: + IC(0.313 ns) + CELL(0.322 ns) = 4.819 ns; Loc. = LCCOMB_X21_Y19_N28; Fanout = 4; COMB Node = 'TxD_data~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Equal9~2 TxD_data~38 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.322 ns) 6.050 ns TxD_data~41 7 COMB LCCOMB_X21_Y22_N4 1 " "Info: 7: + IC(0.909 ns) + CELL(0.322 ns) = 6.050 ns; Loc. = LCCOMB_X21_Y22_N4; Fanout = 1; COMB Node = 'TxD_data~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { TxD_data~38 TxD_data~41 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 6.862 ns TxD_data~42 8 COMB LCCOMB_X21_Y22_N22 1 " "Info: 8: + IC(0.291 ns) + CELL(0.521 ns) = 6.862 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; COMB Node = 'TxD_data~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { TxD_data~41 TxD_data~42 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.331 ns TxD_data~43 9 COMB LCCOMB_X21_Y22_N8 1 " "Info: 9: + IC(0.291 ns) + CELL(0.178 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'TxD_data~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { TxD_data~42 TxD_data~43 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 8.039 ns TxD_data~44 10 COMB LCCOMB_X21_Y22_N30 1 " "Info: 10: + IC(0.530 ns) + CELL(0.178 ns) = 8.039 ns; Loc. = LCCOMB_X21_Y22_N30; Fanout = 1; COMB Node = 'TxD_data~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { TxD_data~43 TxD_data~44 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.511 ns TxD_data~45 11 COMB LCCOMB_X21_Y22_N12 1 " "Info: 11: + IC(0.294 ns) + CELL(0.178 ns) = 8.511 ns; Loc. = LCCOMB_X21_Y22_N12; Fanout = 1; COMB Node = 'TxD_data~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { TxD_data~44 TxD_data~45 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.983 ns TxD_data~46 12 COMB LCCOMB_X21_Y22_N6 1 " "Info: 12: + IC(0.294 ns) + CELL(0.178 ns) = 8.983 ns; Loc. = LCCOMB_X21_Y22_N6; Fanout = 1; COMB Node = 'TxD_data~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { TxD_data~45 TxD_data~46 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.454 ns TxD_data~47 13 COMB LCCOMB_X21_Y22_N0 1 " "Info: 13: + IC(0.293 ns) + CELL(0.178 ns) = 9.454 ns; Loc. = LCCOMB_X21_Y22_N0; Fanout = 1; COMB Node = 'TxD_data~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~46 TxD_data~47 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.925 ns TxD_data~48 14 COMB LCCOMB_X21_Y22_N24 1 " "Info: 14: + IC(0.293 ns) + CELL(0.178 ns) = 9.925 ns; Loc. = LCCOMB_X21_Y22_N24; Fanout = 1; COMB Node = 'TxD_data~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~47 TxD_data~48 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 10.540 ns TxD_data~49 15 COMB LCCOMB_X21_Y22_N28 1 " "Info: 15: + IC(0.293 ns) + CELL(0.322 ns) = 10.540 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 1; COMB Node = 'TxD_data~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { TxD_data~48 TxD_data~49 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 11.013 ns TxD_data~50 16 COMB LCCOMB_X21_Y22_N14 1 " "Info: 16: + IC(0.295 ns) + CELL(0.178 ns) = 11.013 ns; Loc. = LCCOMB_X21_Y22_N14; Fanout = 1; COMB Node = 'TxD_data~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~49 TxD_data~50 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.178 ns) 11.664 ns TxD_data~51 17 COMB LCCOMB_X22_Y22_N4 1 " "Info: 17: + IC(0.473 ns) + CELL(0.178 ns) = 11.664 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'TxD_data~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { TxD_data~50 TxD_data~51 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.178 ns) 12.376 ns TxD_data~52 18 COMB LCCOMB_X22_Y22_N30 1 " "Info: 18: + IC(0.534 ns) + CELL(0.178 ns) = 12.376 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; COMB Node = 'TxD_data~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { TxD_data~51 TxD_data~52 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 12.849 ns TxD_data~53 19 COMB LCCOMB_X22_Y22_N0 1 " "Info: 19: + IC(0.295 ns) + CELL(0.178 ns) = 12.849 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'TxD_data~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~52 TxD_data~53 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 13.319 ns TxD_data~54 20 COMB LCCOMB_X22_Y22_N26 1 " "Info: 20: + IC(0.292 ns) + CELL(0.178 ns) = 13.319 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 1; COMB Node = 'TxD_data~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { TxD_data~53 TxD_data~54 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 13.790 ns TxD_data~55 21 COMB LCCOMB_X22_Y22_N28 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 13.790 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 1; COMB Node = 'TxD_data~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~54 TxD_data~55 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 14.263 ns TxD_data~56 22 COMB LCCOMB_X22_Y22_N10 1 " "Info: 22: + IC(0.295 ns) + CELL(0.178 ns) = 14.263 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 1; COMB Node = 'TxD_data~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~55 TxD_data~56 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 14.730 ns TxD_data~57 23 COMB LCCOMB_X22_Y22_N8 1 " "Info: 23: + IC(0.289 ns) + CELL(0.178 ns) = 14.730 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 1; COMB Node = 'TxD_data~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { TxD_data~56 TxD_data~57 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 15.438 ns TxD_data~58 24 COMB LCCOMB_X22_Y22_N18 1 " "Info: 24: + IC(0.530 ns) + CELL(0.178 ns) = 15.438 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 1; COMB Node = 'TxD_data~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { TxD_data~57 TxD_data~58 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 15.907 ns TxD_data~59 25 COMB LCCOMB_X22_Y22_N12 1 " "Info: 25: + IC(0.291 ns) + CELL(0.178 ns) = 15.907 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 1; COMB Node = 'TxD_data~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { TxD_data~58 TxD_data~59 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 16.374 ns TxD_data~60 26 COMB LCCOMB_X22_Y22_N14 1 " "Info: 26: + IC(0.289 ns) + CELL(0.178 ns) = 16.374 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'TxD_data~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { TxD_data~59 TxD_data~60 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.178 ns) 17.649 ns TxD_shift\[0\]~0 27 COMB LCCOMB_X27_Y22_N12 2 " "Info: 27: + IC(1.097 ns) + CELL(0.178 ns) = 17.649 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 2; COMB Node = 'TxD_shift\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { TxD_data~60 TxD_shift[0]~0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 18.123 ns TxD_data\[0\]~feeder 28 COMB LCCOMB_X27_Y22_N18 1 " "Info: 28: + IC(0.296 ns) + CELL(0.178 ns) = 18.123 ns; Loc. = LCCOMB_X27_Y22_N18; Fanout = 1; COMB Node = 'TxD_data\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { TxD_shift[0]~0 TxD_data[0]~feeder } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 18.219 ns TxD_data\[0\] 29 REG LCFF_X27_Y22_N19 1 " "Info: 29: + IC(0.000 ns) + CELL(0.096 ns) = 18.219 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.188 ns ( 33.96 % ) " "Info: Total cell delay = 6.188 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.031 ns ( 66.04 % ) " "Info: Total interconnect delay = 12.031 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.219 ns" { count2[15] Equal8~6 Equal8~7 Equal8~8 Equal9~2 TxD_data~38 TxD_data~41 TxD_data~42 TxD_data~43 TxD_data~44 TxD_data~45 TxD_data~46 TxD_data~47 TxD_data~48 TxD_data~49 TxD_data~50 TxD_data~51 TxD_data~52 TxD_data~53 TxD_data~54 TxD_data~55 TxD_data~56 TxD_data~57 TxD_data~58 TxD_data~59 TxD_data~60 TxD_shift[0]~0 TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.219 ns" { count2[15] {} Equal8~6 {} Equal8~7 {} Equal8~8 {} Equal9~2 {} TxD_data~38 {} TxD_data~41 {} TxD_data~42 {} TxD_data~43 {} TxD_data~44 {} TxD_data~45 {} TxD_data~46 {} TxD_data~47 {} TxD_data~48 {} TxD_data~49 {} TxD_data~50 {} TxD_data~51 {} TxD_data~52 {} TxD_data~53 {} TxD_data~54 {} TxD_data~55 {} TxD_data~56 {} TxD_data~57 {} TxD_data~58 {} TxD_data~59 {} TxD_data~60 {} TxD_shift[0]~0 {} TxD_data[0]~feeder {} TxD_data[0] {} } { 0.000ns 0.916ns 0.301ns 1.439ns 0.305ns 0.313ns 0.909ns 0.291ns 0.291ns 0.530ns 0.294ns 0.294ns 0.293ns 0.293ns 0.293ns 0.295ns 0.473ns 0.534ns 0.295ns 0.292ns 0.293ns 0.295ns 0.289ns 0.530ns 0.291ns 0.289ns 1.097ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.841 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G10 90 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns TxD_data\[0\] 3 REG LCFF_X27_Y22_N19 1 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G10 90 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns count2\[15\] 3 REG LCFF_X30_Y18_N11 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'count2\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl count2[15] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.219 ns" { count2[15] Equal8~6 Equal8~7 Equal8~8 Equal9~2 TxD_data~38 TxD_data~41 TxD_data~42 TxD_data~43 TxD_data~44 TxD_data~45 TxD_data~46 TxD_data~47 TxD_data~48 TxD_data~49 TxD_data~50 TxD_data~51 TxD_data~52 TxD_data~53 TxD_data~54 TxD_data~55 TxD_data~56 TxD_data~57 TxD_data~58 TxD_data~59 TxD_data~60 TxD_shift[0]~0 TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.219 ns" { count2[15] {} Equal8~6 {} Equal8~7 {} Equal8~8 {} Equal9~2 {} TxD_data~38 {} TxD_data~41 {} TxD_data~42 {} TxD_data~43 {} TxD_data~44 {} TxD_data~45 {} TxD_data~46 {} TxD_data~47 {} TxD_data~48 {} TxD_data~49 {} TxD_data~50 {} TxD_data~51 {} TxD_data~52 {} TxD_data~53 {} TxD_data~54 {} TxD_data~55 {} TxD_data~56 {} TxD_data~57 {} TxD_data~58 {} TxD_data~59 {} TxD_data~60 {} TxD_shift[0]~0 {} TxD_data[0]~feeder {} TxD_data[0] {} } { 0.000ns 0.916ns 0.301ns 1.439ns 0.305ns 0.313ns 0.909ns 0.291ns 0.291ns 0.530ns 0.294ns 0.294ns 0.293ns 0.293ns 0.293ns 0.295ns 0.473ns 0.534ns 0.295ns 0.292ns 0.293ns 0.295ns 0.289ns 0.530ns 0.291ns 0.289ns 1.097ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory8\[8\] MISO7 clk 3.388 ns register " "Info: tsu for register \"memory8\[8\]\" (data pin = \"MISO7\", clock pin = \"clk\") is 3.388 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.513 ns + Longest pin register " "Info: + Longest pin to register delay is 8.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns MISO7 1 PIN PIN_K21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_K21; Fanout = 10; PIN Node = 'MISO7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.236 ns) + CELL(0.413 ns) 8.513 ns memory8\[8\] 2 REG LCFF_X20_Y24_N7 5 " "Info: 2: + IC(7.236 ns) + CELL(0.413 ns) = 8.513 ns; Loc. = LCFF_X20_Y24_N7; Fanout = 5; REG Node = 'memory8\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 15.00 % ) " "Info: Total cell delay = 1.277 ns ( 15.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.236 ns ( 85.00 % ) " "Info: Total interconnect delay = 7.236 ns ( 85.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { MISO7 {} MISO7~combout {} memory8[8] {} } { 0.000ns 0.000ns 7.236ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.087 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 5.087 ns memory8\[8\] 4 REG LCFF_X20_Y24_N7 5 " "Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 5.087 ns; Loc. = LCFF_X20_Y24_N7; Fanout = 5; REG Node = 'memory8\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.28 % ) " "Info: Total cell delay = 2.507 ns ( 49.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.580 ns ( 50.72 % ) " "Info: Total interconnect delay = 2.580 ns ( 50.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk m[2] m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory8[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { MISO7 {} MISO7~combout {} memory8[8] {} } { 0.000ns 0.000ns 7.236ns } { 0.000ns 0.864ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk m[2] m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory8[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SS7 SS8~reg0 11.442 ns register " "Info: tco from clock \"clk\" to destination pin \"SS7\" through register \"SS8~reg0\" is 11.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.080 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 5.080 ns SS8~reg0 4 REG LCFF_X25_Y18_N1 9 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 5.080 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 9; REG Node = 'SS8~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.35 % ) " "Info: Total cell delay = 2.507 ns ( 49.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 50.65 % ) " "Info: Total interconnect delay = 2.573 ns ( 50.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { clk m[2] m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} SS8~reg0 {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.085 ns + Longest register pin " "Info: + Longest register to pin delay is 6.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SS8~reg0 1 REG LCFF_X25_Y18_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 9; REG Node = 'SS8~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SS8~reg0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(2.840 ns) 6.085 ns SS7 2 PIN PIN_J22 0 " "Info: 2: + IC(3.245 ns) + CELL(2.840 ns) = 6.085 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'SS7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 46.67 % ) " "Info: Total cell delay = 2.840 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.245 ns ( 53.33 % ) " "Info: Total interconnect delay = 3.245 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { SS8~reg0 {} SS7 {} } { 0.000ns 3.245ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { clk m[2] m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} SS8~reg0 {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { SS8~reg0 {} SS7 {} } { 0.000ns 3.245ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory1\[6\] MISO clk -1.172 ns register " "Info: th for register \"memory1\[6\]\" (data pin = \"MISO\", clock pin = \"clk\") is -1.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.084 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 5.084 ns memory1\[6\] 4 REG LCFF_X26_Y24_N21 5 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 5.084 ns; Loc. = LCFF_X26_Y24_N21; Fanout = 5; REG Node = 'memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.31 % ) " "Info: Total cell delay = 2.507 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.577 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.577 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { clk m[2] m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory1[6] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.266 ns) + CELL(0.413 ns) 6.542 ns memory1\[6\] 2 REG LCFF_X26_Y24_N21 5 " "Info: 2: + IC(5.266 ns) + CELL(0.413 ns) = 6.542 ns; Loc. = LCFF_X26_Y24_N21; Fanout = 5; REG Node = 'memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { MISO memory1[6] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 19.50 % ) " "Info: Total cell delay = 1.276 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 80.50 % ) " "Info: Total interconnect delay = 5.266 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { MISO memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { MISO {} MISO~combout {} memory1[6] {} } { 0.000ns 0.000ns 5.266ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { clk m[2] m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory1[6] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { MISO memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { MISO {} MISO~combout {} memory1[6] {} } { 0.000ns 0.000ns 5.266ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:42:06 2019 " "Info: Processing ended: Sat Mar 16 23:42:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Info: Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
