{"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/init(rawValue:)","interfaceLanguage":"swift"},"metadata":{"externalID":"s:11VHDLParsing10RangedTypeO8rawValueACSgSS_tcfc","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"},{"text":")","kind":"text"}],"symbolKind":"init","roleHeading":"Initializer","modules":[{"name":"VHDLParsing"}],"title":"init(rawValue:)","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType"]]},"kind":"symbol","abstract":[{"text":"Initialise this ranged type from its VHDL representation.","type":"text"}],"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"languages":["swift"],"platforms":["Linux"]}]},{"kind":"parameters","parameters":[{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The VHDL code that defines this type."}]}],"name":"rawValue"}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/rangedtype\/init(rawvalue:)"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType/init(rawValue:)":{"abstract":[{"text":"Initialise this ranged type from its VHDL representation.","type":"text"}],"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/init(rawValue:)","title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/rangedtype\/init(rawvalue:)","role":"symbol","type":"topic","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":")","kind":"text"}]}}}