<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/share/c1/c1_LinearScan.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/share/c1/c1_LinearScan.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
2112 #ifdef __SOFTFP__
2113       case T_DOUBLE:  // fall through
2114 #endif // __SOFTFP__
2115       case T_LONG: {
2116         int assigned_regHi = interval-&gt;assigned_regHi();
2117         assert(assigned_reg &gt;= pd_first_cpu_reg &amp;&amp; assigned_reg &lt;= pd_last_cpu_reg, &quot;no cpu register&quot;);
2118         assert(num_physical_regs(T_LONG) == 1 ||
2119                (assigned_regHi &gt;= pd_first_cpu_reg &amp;&amp; assigned_regHi &lt;= pd_last_cpu_reg), &quot;no cpu register&quot;);
2120 
2121         assert(assigned_reg != assigned_regHi, &quot;invalid allocation&quot;);
2122         assert(num_physical_regs(T_LONG) == 1 || assigned_reg &lt; assigned_regHi,
2123                &quot;register numbers must be sorted (ensure that e.g. a move from eax,ebx to ebx,eax can not occur)&quot;);
2124         assert((assigned_regHi != any_reg) ^ (num_physical_regs(T_LONG) == 1), &quot;must be match&quot;);
2125         if (requires_adjacent_regs(T_LONG)) {
2126           assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == assigned_regHi, &quot;must be sequential and even&quot;);
2127         }
2128 
2129 #ifdef _LP64
2130         return LIR_OprFact::double_cpu(assigned_reg, assigned_reg);
2131 #else
<span class="line-modified">2132 #if defined(SPARC) || defined(PPC32)</span>
2133         return LIR_OprFact::double_cpu(assigned_regHi, assigned_reg);
2134 #else
2135         return LIR_OprFact::double_cpu(assigned_reg, assigned_regHi);
<span class="line-modified">2136 #endif // SPARC</span>
2137 #endif // LP64
2138       }
2139 
2140 #ifndef __SOFTFP__
2141       case T_FLOAT: {
2142 #ifdef X86
2143         if (UseSSE &gt;= 1) {
2144           int last_xmm_reg = pd_last_xmm_reg;
2145 #ifdef _LP64
2146           if (UseAVX &lt; 3) {
2147             last_xmm_reg = pd_first_xmm_reg + (pd_nof_xmm_regs_frame_map / 2) - 1;
2148           }
2149 #endif // LP64
2150           assert(assigned_reg &gt;= pd_first_xmm_reg &amp;&amp; assigned_reg &lt;= last_xmm_reg, &quot;no xmm register&quot;);
2151           assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register&quot;);
2152           return LIR_OprFact::single_xmm(assigned_reg - pd_first_xmm_reg);
2153         }
2154 #endif // X86
2155 
2156         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2157         assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register&quot;);
2158         return LIR_OprFact::single_fpu(assigned_reg - pd_first_fpu_reg);
2159       }
2160 
2161       case T_DOUBLE: {
2162 #ifdef X86
2163         if (UseSSE &gt;= 2) {
2164           int last_xmm_reg = pd_last_xmm_reg;
2165 #ifdef _LP64
2166           if (UseAVX &lt; 3) {
2167             last_xmm_reg = pd_first_xmm_reg + (pd_nof_xmm_regs_frame_map / 2) - 1;
2168           }
2169 #endif // LP64
2170           assert(assigned_reg &gt;= pd_first_xmm_reg &amp;&amp; assigned_reg &lt;= last_xmm_reg, &quot;no xmm register&quot;);
2171           assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register (double xmm values are stored in one register)&quot;);
2172           return LIR_OprFact::double_xmm(assigned_reg - pd_first_xmm_reg);
2173         }
2174 #endif // X86
2175 
<span class="line-modified">2176 #ifdef SPARC</span>
<span class="line-removed">2177         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);</span>
<span class="line-removed">2178         assert(interval-&gt;assigned_regHi() &gt;= pd_first_fpu_reg &amp;&amp; interval-&gt;assigned_regHi() &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);</span>
<span class="line-removed">2179         assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == interval-&gt;assigned_regHi(), &quot;must be sequential and even&quot;);</span>
<span class="line-removed">2180         LIR_Opr result = LIR_OprFact::double_fpu(interval-&gt;assigned_regHi() - pd_first_fpu_reg, assigned_reg - pd_first_fpu_reg);</span>
<span class="line-removed">2181 #elif defined(ARM32)</span>
2182         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2183         assert(interval-&gt;assigned_regHi() &gt;= pd_first_fpu_reg &amp;&amp; interval-&gt;assigned_regHi() &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2184         assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == interval-&gt;assigned_regHi(), &quot;must be sequential and even&quot;);
2185         LIR_Opr result = LIR_OprFact::double_fpu(assigned_reg - pd_first_fpu_reg, interval-&gt;assigned_regHi() - pd_first_fpu_reg);
2186 #else
2187         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2188         assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register (double fpu values are stored in one register on Intel)&quot;);
2189         LIR_Opr result = LIR_OprFact::double_fpu(assigned_reg - pd_first_fpu_reg);
2190 #endif
2191         return result;
2192       }
2193 #endif // __SOFTFP__
2194 
2195       default: {
2196         ShouldNotReachHere();
2197         return LIR_OprFact::illegalOpr;
2198       }
2199     }
2200   }
2201 }
</pre>
<hr />
<pre>
2761       // On SPARC, fpu_regnrLo/fpu_regnrHi represents the two halves of
2762       // the double as float registers in the native ordering. On X86,
2763       // fpu_regnrLo is a FPU stack slot whose VMReg represents
2764       // the low-order word of the double and fpu_regnrLo + 1 is the
2765       // name for the other half.  *first and *second must represent the
2766       // least and most significant words, respectively.
2767 
2768 #ifdef IA32
2769       // the exact location of fpu stack values is only known
2770       // during fpu stack allocation, so the stack allocator object
2771       // must be present
2772       assert(use_fpu_stack_allocation(), &quot;should not have float stack values without fpu stack allocation (all floats must be SSE2)&quot;);
2773       assert(_fpu_stack_allocator != NULL, &quot;must be present&quot;);
2774       opr = _fpu_stack_allocator-&gt;to_fpu_stack(opr);
2775 
2776       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
2777 #endif
2778 #ifdef AMD64
2779       assert(false, &quot;FPU not used on x86-64&quot;);
2780 #endif
<span class="line-removed">2781 #ifdef SPARC</span>
<span class="line-removed">2782       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi() + 1, &quot;assumed in calculation (only fpu_regnrHi is used)&quot;);</span>
<span class="line-removed">2783 #endif</span>
2784 #ifdef ARM32
2785       assert(opr-&gt;fpu_regnrHi() == opr-&gt;fpu_regnrLo() + 1, &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
2786 #endif
2787 #ifdef PPC32
2788       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrHi is used)&quot;);
2789 #endif
2790 
2791 #ifdef VM_LITTLE_ENDIAN
2792       VMReg rname_first = frame_map()-&gt;fpu_regname(opr-&gt;fpu_regnrLo());
2793 #else
2794       VMReg rname_first = frame_map()-&gt;fpu_regname(opr-&gt;fpu_regnrHi());
2795 #endif
2796 
2797 #ifdef _LP64
2798       first = new LocationValue(Location::new_reg_loc(Location::dbl, rname_first));
2799       second = _int_0_scope_value;
2800 #else
2801       first = new LocationValue(Location::new_reg_loc(Location::normal, rname_first));
2802       // %%% This is probably a waste but we&#39;ll keep things as they were for now
2803       if (true) {
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
2112 #ifdef __SOFTFP__
2113       case T_DOUBLE:  // fall through
2114 #endif // __SOFTFP__
2115       case T_LONG: {
2116         int assigned_regHi = interval-&gt;assigned_regHi();
2117         assert(assigned_reg &gt;= pd_first_cpu_reg &amp;&amp; assigned_reg &lt;= pd_last_cpu_reg, &quot;no cpu register&quot;);
2118         assert(num_physical_regs(T_LONG) == 1 ||
2119                (assigned_regHi &gt;= pd_first_cpu_reg &amp;&amp; assigned_regHi &lt;= pd_last_cpu_reg), &quot;no cpu register&quot;);
2120 
2121         assert(assigned_reg != assigned_regHi, &quot;invalid allocation&quot;);
2122         assert(num_physical_regs(T_LONG) == 1 || assigned_reg &lt; assigned_regHi,
2123                &quot;register numbers must be sorted (ensure that e.g. a move from eax,ebx to ebx,eax can not occur)&quot;);
2124         assert((assigned_regHi != any_reg) ^ (num_physical_regs(T_LONG) == 1), &quot;must be match&quot;);
2125         if (requires_adjacent_regs(T_LONG)) {
2126           assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == assigned_regHi, &quot;must be sequential and even&quot;);
2127         }
2128 
2129 #ifdef _LP64
2130         return LIR_OprFact::double_cpu(assigned_reg, assigned_reg);
2131 #else
<span class="line-modified">2132 #if defined(PPC32)</span>
2133         return LIR_OprFact::double_cpu(assigned_regHi, assigned_reg);
2134 #else
2135         return LIR_OprFact::double_cpu(assigned_reg, assigned_regHi);
<span class="line-modified">2136 #endif // PPC32</span>
2137 #endif // LP64
2138       }
2139 
2140 #ifndef __SOFTFP__
2141       case T_FLOAT: {
2142 #ifdef X86
2143         if (UseSSE &gt;= 1) {
2144           int last_xmm_reg = pd_last_xmm_reg;
2145 #ifdef _LP64
2146           if (UseAVX &lt; 3) {
2147             last_xmm_reg = pd_first_xmm_reg + (pd_nof_xmm_regs_frame_map / 2) - 1;
2148           }
2149 #endif // LP64
2150           assert(assigned_reg &gt;= pd_first_xmm_reg &amp;&amp; assigned_reg &lt;= last_xmm_reg, &quot;no xmm register&quot;);
2151           assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register&quot;);
2152           return LIR_OprFact::single_xmm(assigned_reg - pd_first_xmm_reg);
2153         }
2154 #endif // X86
2155 
2156         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2157         assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register&quot;);
2158         return LIR_OprFact::single_fpu(assigned_reg - pd_first_fpu_reg);
2159       }
2160 
2161       case T_DOUBLE: {
2162 #ifdef X86
2163         if (UseSSE &gt;= 2) {
2164           int last_xmm_reg = pd_last_xmm_reg;
2165 #ifdef _LP64
2166           if (UseAVX &lt; 3) {
2167             last_xmm_reg = pd_first_xmm_reg + (pd_nof_xmm_regs_frame_map / 2) - 1;
2168           }
2169 #endif // LP64
2170           assert(assigned_reg &gt;= pd_first_xmm_reg &amp;&amp; assigned_reg &lt;= last_xmm_reg, &quot;no xmm register&quot;);
2171           assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register (double xmm values are stored in one register)&quot;);
2172           return LIR_OprFact::double_xmm(assigned_reg - pd_first_xmm_reg);
2173         }
2174 #endif // X86
2175 
<span class="line-modified">2176 #if defined(ARM32)</span>





2177         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2178         assert(interval-&gt;assigned_regHi() &gt;= pd_first_fpu_reg &amp;&amp; interval-&gt;assigned_regHi() &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2179         assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == interval-&gt;assigned_regHi(), &quot;must be sequential and even&quot;);
2180         LIR_Opr result = LIR_OprFact::double_fpu(assigned_reg - pd_first_fpu_reg, interval-&gt;assigned_regHi() - pd_first_fpu_reg);
2181 #else
2182         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
2183         assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register (double fpu values are stored in one register on Intel)&quot;);
2184         LIR_Opr result = LIR_OprFact::double_fpu(assigned_reg - pd_first_fpu_reg);
2185 #endif
2186         return result;
2187       }
2188 #endif // __SOFTFP__
2189 
2190       default: {
2191         ShouldNotReachHere();
2192         return LIR_OprFact::illegalOpr;
2193       }
2194     }
2195   }
2196 }
</pre>
<hr />
<pre>
2756       // On SPARC, fpu_regnrLo/fpu_regnrHi represents the two halves of
2757       // the double as float registers in the native ordering. On X86,
2758       // fpu_regnrLo is a FPU stack slot whose VMReg represents
2759       // the low-order word of the double and fpu_regnrLo + 1 is the
2760       // name for the other half.  *first and *second must represent the
2761       // least and most significant words, respectively.
2762 
2763 #ifdef IA32
2764       // the exact location of fpu stack values is only known
2765       // during fpu stack allocation, so the stack allocator object
2766       // must be present
2767       assert(use_fpu_stack_allocation(), &quot;should not have float stack values without fpu stack allocation (all floats must be SSE2)&quot;);
2768       assert(_fpu_stack_allocator != NULL, &quot;must be present&quot;);
2769       opr = _fpu_stack_allocator-&gt;to_fpu_stack(opr);
2770 
2771       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
2772 #endif
2773 #ifdef AMD64
2774       assert(false, &quot;FPU not used on x86-64&quot;);
2775 #endif



2776 #ifdef ARM32
2777       assert(opr-&gt;fpu_regnrHi() == opr-&gt;fpu_regnrLo() + 1, &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
2778 #endif
2779 #ifdef PPC32
2780       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrHi is used)&quot;);
2781 #endif
2782 
2783 #ifdef VM_LITTLE_ENDIAN
2784       VMReg rname_first = frame_map()-&gt;fpu_regname(opr-&gt;fpu_regnrLo());
2785 #else
2786       VMReg rname_first = frame_map()-&gt;fpu_regname(opr-&gt;fpu_regnrHi());
2787 #endif
2788 
2789 #ifdef _LP64
2790       first = new LocationValue(Location::new_reg_loc(Location::dbl, rname_first));
2791       second = _int_0_scope_value;
2792 #else
2793       first = new LocationValue(Location::new_reg_loc(Location::normal, rname_first));
2794       // %%% This is probably a waste but we&#39;ll keep things as they were for now
2795       if (true) {
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>