-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
-- Date        : Mon Apr 29 13:48:06 2024
-- Host        : lab817_01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/zedboard_adrv9002_project/src_HDL/IP_802_11p/edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0/ip/block_design_0_equalizer_time_frequ_0_0/block_design_0_equalizer_time_frequ_0_0_sim_netlist.vhdl
-- Design      : block_design_0_equalizer_time_frequ_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_equalizer_time_frequ_0_0_equalizer_time_frequency is
  port (
    FPGA_REG_WRITE_DATA : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ATAN_AUTOCORR_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_AUTOCORR_Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ROTATION_PHASE_NEW_DIFF_STROBE : out STD_LOGIC;
    ROTATION_PHASE_NEW_DIFF : out STD_LOGIC_VECTOR ( 19 downto 0 );
    FFT_IDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_QDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ATAN_AUTOCORR_STROBE : out STD_LOGIC;
    ROTATION_DATA_IN_MARKER : out STD_LOGIC;
    FFT_DATA_IN_FIRST_SYMBOL_MARKER : out STD_LOGIC;
    FFT_DATA_IN_START : out STD_LOGIC;
    FFT_DATA_IN_STROBE : out STD_LOGIC;
    FPGA_REG_WRITE_STROBE_PHASE_1 : out STD_LOGIC;
    FPGA_REG_WRITE_STROBE_PHASE_2 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    ROTATION_DATA_OUT_STROBE : in STD_LOGIC;
    STOP_RX_DONE : in STD_LOGIC;
    ROTATION_DATA_OUT_MARKER : in STD_LOGIC;
    DETECTION_SIGNAL_DETECTED : in STD_LOGIC;
    ATAN_PHASE_OUT : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CLOCK : in STD_LOGIC;
    ROTATION_QDATA_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ROTATION_IDATA_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DETECTION_STS_AUTOCORR_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DETECTION_STS_AUTOCORR_Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_IN_STROBE : in STD_LOGIC;
    ATAN_PHASE_OUT_STROBE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_equalizer_time_frequ_0_0_equalizer_time_frequency : entity is "equalizer_time_frequency";
end block_design_0_equalizer_time_frequ_0_0_equalizer_time_frequency;

architecture STRUCTURE of block_design_0_equalizer_time_frequ_0_0_equalizer_time_frequency is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ARG0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal ARG2 : STD_LOGIC_VECTOR ( 39 downto 8 );
  signal ATAN_AUTOCORR_I0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ATAN_AUTOCORR_I[0]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_12_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[0]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[12]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[16]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[20]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[24]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[28]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[31]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_12_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[4]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I[8]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[24]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[28]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_8_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_8_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[4]_i_8_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_I_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_12_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[0]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[10]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[11]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[12]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[13]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[14]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[15]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[16]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[17]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[18]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[19]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[1]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[20]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[21]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[22]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[23]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[24]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[25]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[26]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[27]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[28]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[29]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[2]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[30]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[31]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[3]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_12_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[4]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[5]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[6]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[7]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_10_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_11_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_4_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_5_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_6_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[8]_i_9_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q[9]_i_1_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[12]_i_7_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[20]_i_7_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[24]_i_7_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[28]_i_7_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[4]_i_8_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_4\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_6\ : STD_LOGIC;
  signal \ATAN_AUTOCORR_Q_reg[8]_i_7_n_7\ : STD_LOGIC;
  signal \^atan_autocorr_strobe\ : STD_LOGIC;
  signal ATAN_AUTOCORR_STROBE_i_1_n_0 : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[31]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF[31]_i_2_n_0\ : STD_LOGIC;
  signal \AUTOCORR_I_BUFF__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[0]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[1]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[2]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[3]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\ : STD_LOGIC;
  signal \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\ : STD_LOGIC;
  signal AUTOCORR_Q_BUFF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CEP : STD_LOGIC;
  signal \COUNTER[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \COUNTER[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \COUNTER[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \COUNTER[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \COUNTER[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_10_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_11_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_4_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_5_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_6_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_7_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_8_n_0\ : STD_LOGIC;
  signal \COUNTER[31]_i_9_n_0\ : STD_LOGIC;
  signal COUNTER_IQ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \COUNTER_IQ[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[10]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[11]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[12]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[13]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[14]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[15]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[16]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[17]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[18]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[19]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[1]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[20]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[21]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[22]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[23]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[24]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[25]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[26]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[27]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[28]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[29]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[2]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[30]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[31]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[31]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[31]_i_3_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[3]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[4]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[5]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[6]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[7]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[8]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ[9]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \COUNTER_IQ_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_4_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_5_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_6_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL[31]_i_7_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[10]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[11]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[12]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[13]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[14]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[15]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[16]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[17]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[18]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[19]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[1]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[20]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[21]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[22]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[23]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[24]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[25]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[26]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[27]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[28]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[29]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[2]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[30]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[31]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[3]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[4]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[5]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[6]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[7]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[8]\ : STD_LOGIC;
  signal \COUNTER_OFDM_SYMBOL_reg_n_0_[9]\ : STD_LOGIC;
  signal \COUNTER_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \COUNTER_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \COUNTER_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \COUNTER_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[0]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[10]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[11]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[12]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[13]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[14]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[15]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[16]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[17]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[18]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[19]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[1]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[20]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[21]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[22]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[23]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[24]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[25]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[26]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[27]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[28]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[29]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[2]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[30]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[31]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[3]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[4]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[5]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[6]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[7]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[8]\ : STD_LOGIC;
  signal \COUNTER_reg_n_0_[9]\ : STD_LOGIC;
  signal \^fft_data_in_first_symbol_marker\ : STD_LOGIC;
  signal FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_1_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_2_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_4_n_0 : STD_LOGIC;
  signal \^fft_data_in_start\ : STD_LOGIC;
  signal FFT_DATA_IN_START_i_10_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_1_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_2_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_3_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_4_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_5_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_6_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_7_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_8_n_0 : STD_LOGIC;
  signal FFT_DATA_IN_START_i_9_n_0 : STD_LOGIC;
  signal \^fft_data_in_strobe\ : STD_LOGIC;
  signal FFT_DATA_IN_STROBE_i_1_n_0 : STD_LOGIC;
  signal \FFT_IDATA_IN[15]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_11_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_12_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_13_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_14_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_15_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_16_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_17_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_18_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_19_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_5_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_6_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_7_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_8_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[0]_i_9_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_10_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_11_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_12_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_4_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_5_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_6_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_7_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[12]_i_9_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_10_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_11_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_12_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_16_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_17_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_18_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_19_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_20_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_21_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_22_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_23_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_24_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_25_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_5_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_6_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_7_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_8_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[19]_i_9_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[1]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[3]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_10_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_11_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_12_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_14_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_15_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_16_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_17_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_5_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_6_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_7_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_8_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[4]_i_9_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_10_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_11_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_12_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_15_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_16_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_17_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_18_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_19_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_20_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_21_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_22_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_5_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_6_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_7_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_8_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[8]_i_9_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_14_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_7\ : STD_LOGIC;
  signal FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0 : STD_LOGIC;
  signal FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_46_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_47_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_48_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_49_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_51_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_52_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_53_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_54_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_55_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_56_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_57_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_58_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_60_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_61_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_62_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_63_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_64_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_65_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_66_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_67_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_68_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_69_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_70_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_71_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_72_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_73_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_74_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_75_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_76_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_77_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_78_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_79_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_80_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_81_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_82_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_23_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_23_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_23_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_32_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_32_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_32_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_41_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_41_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_41_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_59_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_59_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_59_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_59_n_3\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \FSM_sequential_RX_STATE_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_100_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_101_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_102_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_103_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_104_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_105_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_106_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_107_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_108_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_109_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_110_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_111_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_112_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_113_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_114_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_115_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_116_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_117_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_118_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_119_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_120_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_121_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_122_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_123_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_124_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_125_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_126_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_127_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_128_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_129_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_130_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_131_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_132_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_133_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_134_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_135_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_136_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_137_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_138_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_139_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_140_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_141_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_142_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_143_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_144_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_145_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_146_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_147_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_148_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_149_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_150_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_151_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_152_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_153_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_154_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_155_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_156_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_157_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_158_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_159_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_160_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_161_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_162_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_163_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_164_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_165_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_166_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_167_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_168_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_169_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_170_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_171_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_172_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_173_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_174_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_175_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_176_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_177_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_178_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_179_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_180_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_181_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_182_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_183_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_184_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_185_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_186_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_187_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_188_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_189_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_190_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_191_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_192_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_193_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_194_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_195_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_196_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_197_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_198_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_199_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_200_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_201_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_202_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_203_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_204_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_205_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_206_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_207_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_208_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_209_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_210_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_211_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_212_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_213_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_214_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_215_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_216_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_217_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_218_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_219_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_220_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_221_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_222_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_223_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_224_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_225_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_226_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_227_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_228_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_229_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_230_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_231_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_232_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_233_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_234_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_235_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_236_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_237_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_238_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_239_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_240_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_241_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_242_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_243_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_244_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_245_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_246_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_247_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_248_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_249_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_250_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_251_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_252_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_253_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_254_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_255_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_256_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_257_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_258_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_259_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_260_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_261_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_262_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_263_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_264_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_265_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_266_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_267_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_268_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_269_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_270_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_271_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_272_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_273_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_274_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_275_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_276_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_277_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_278_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_279_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_280_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_281_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_282_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_283_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_284_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_285_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_286_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_287_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_288_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_289_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_290_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_291_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_292_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_293_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_294_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_295_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_296_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_297_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_298_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_299_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_300_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_301_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_302_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_303_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_304_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_305_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_306_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_307_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_308_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_309_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_310_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_311_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_312_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_313_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_314_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_315_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_316_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_317_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_318_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_319_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_320_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_321_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_322_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_323_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_324_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_325_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_326_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_327_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_328_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_329_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_330_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_331_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_332_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_333_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_334_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_335_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_336_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_337_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_338_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_339_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_340_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_341_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_342_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_343_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_344_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_345_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_346_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_347_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_348_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_349_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_34_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_350_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_351_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_352_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_353_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_354_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_355_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_356_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_357_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_358_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_359_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_35_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_360_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_361_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_362_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_363_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_364_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_365_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_366_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_367_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_368_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_369_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_36_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_370_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_371_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_372_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_373_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_374_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_375_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_376_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_377_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_378_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_379_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_37_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_380_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_381_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_382_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_383_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_384_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_385_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_386_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_387_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_388_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_389_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_38_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_390_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_391_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_392_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_393_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_394_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_395_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_396_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_397_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_398_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_399_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_39_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_400_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_401_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_402_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_403_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_404_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_405_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_406_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_407_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_408_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_409_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_40_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_410_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_411_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_412_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_413_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_414_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_415_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_416_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_417_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_418_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_419_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_41_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_420_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_421_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_422_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_423_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_424_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_425_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_426_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_427_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_428_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_429_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_42_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_430_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_431_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_432_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_433_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_434_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_435_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_436_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_437_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_438_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_439_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_43_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_440_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_441_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_442_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_443_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_444_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_445_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_446_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_447_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_448_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_449_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_44_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_450_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_451_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_452_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_453_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_454_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_455_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_456_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_457_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_458_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_459_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_45_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_460_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_461_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_462_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_463_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_464_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_465_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_466_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_467_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_468_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_469_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_46_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_470_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_471_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_472_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_473_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_474_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_475_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_476_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_477_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_478_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_479_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_47_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_480_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_481_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_482_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_48_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_49_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_50_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_51_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_52_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_53_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_54_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_55_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_56_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_57_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_58_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_59_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_60_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_61_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_62_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_63_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_64_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_65_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_66_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_67_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_68_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_69_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_70_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_71_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_72_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_73_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_74_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_75_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_76_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_77_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_78_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_79_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_80_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_81_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_82_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_83_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_84_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_85_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_86_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_87_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_88_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_89_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_90_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_91_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_92_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_93_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_94_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_95_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_96_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_97_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_98_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_i_99_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_100 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_101 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_102 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_103 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_104 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_105 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_74 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_75 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_76 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_77 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_78 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_79 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_80 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_81 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_82 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_83 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_84 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_85 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_86 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_87 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_88 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_89 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_90 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_91 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_92 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_93 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_94 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_95 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_96 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_97 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_98 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_I_reg_n_99 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_100 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_101 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_102 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_103 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_104 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_105 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_74 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_75 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_76 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_77 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_78 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_79 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_80 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_81 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_82 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_83 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_84 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_85 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_86 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_87 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_88 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_89 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_90 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_91 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_92 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_93 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_94 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_95 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_96 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_97 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_98 : STD_LOGIC;
  signal LTS_AUTOCORR_ADD_REG_Q_reg_n_99 : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[0]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[1]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[2]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[3]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[4]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[5]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[6]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[7]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\ : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_100_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_101_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_102_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_103_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_104_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_105_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_106_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_107_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_108_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_109_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_110_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_111_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_112_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_113_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_114_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_115_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_116_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_117_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_118_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_119_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_120_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_121_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_122_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_123_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_124_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_125_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_126_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_127_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_128_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_129_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_130_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_131_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_132_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_133_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_134_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_135_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_136_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_137_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_138_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_139_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_140_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_141_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_142_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_143_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_144_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_145_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_146_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_147_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_148_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_149_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_150_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_151_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_152_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_153_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_154_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_155_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_156_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_157_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_158_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_159_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_160_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_161_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_162_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_163_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_164_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_165_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_166_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_167_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_168_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_169_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_170_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_171_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_172_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_173_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_174_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_175_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_176_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_177_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_178_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_179_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_180_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_181_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_182_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_183_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_184_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_185_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_186_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_187_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_188_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_189_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_190_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_191_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_192_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_193_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_194_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_195_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_196_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_197_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_198_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_199_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_200_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_201_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_202_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_203_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_204_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_205_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_206_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_207_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_208_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_209_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_210_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_211_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_212_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_213_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_214_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_215_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_216_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_217_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_218_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_219_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_220_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_221_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_222_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_223_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_224_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_225_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_226_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_227_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_228_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_229_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_230_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_231_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_232_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_233_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_234_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_235_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_236_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_237_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_238_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_239_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_240_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_241_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_242_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_243_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_244_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_245_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_246_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_247_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_248_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_249_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_250_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_251_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_252_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_253_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_254_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_255_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_256_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_257_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_258_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_259_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_260_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_261_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_262_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_263_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_264_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_265_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_266_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_267_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_268_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_269_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_270_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_271_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_272_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_273_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_274_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_275_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_276_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_277_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_278_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_279_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_280_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_281_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_282_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_283_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_284_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_285_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_286_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_287_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_288_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_289_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_290_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_291_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_292_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_293_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_294_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_295_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_296_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_297_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_298_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_299_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_300_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_301_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_302_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_303_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_304_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_305_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_306_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_307_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_308_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_309_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_310_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_311_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_312_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_313_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_314_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_315_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_316_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_317_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_318_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_319_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_320_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_321_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_322_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_323_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_324_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_325_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_326_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_327_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_328_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_329_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_330_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_331_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_332_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_333_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_334_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_335_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_336_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_337_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_338_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_339_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_340_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_341_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_342_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_343_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_344_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_345_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_346_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_347_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_348_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_349_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_34_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_350_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_351_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_352_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_353_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_354_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_355_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_356_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_357_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_358_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_359_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_35_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_360_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_361_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_362_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_363_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_364_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_365_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_366_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_367_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_368_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_369_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_36_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_370_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_371_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_372_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_373_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_374_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_375_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_376_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_377_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_378_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_379_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_37_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_380_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_381_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_382_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_383_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_384_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_385_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_386_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_387_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_388_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_389_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_38_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_390_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_391_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_392_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_393_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_394_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_395_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_396_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_397_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_398_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_399_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_39_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_400_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_401_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_402_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_403_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_404_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_405_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_406_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_407_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_408_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_409_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_40_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_410_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_411_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_412_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_413_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_414_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_415_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_416_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_417_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_418_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_419_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_41_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_420_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_421_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_422_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_423_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_424_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_425_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_426_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_427_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_428_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_429_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_42_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_430_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_431_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_432_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_433_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_434_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_435_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_436_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_437_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_438_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_439_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_43_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_440_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_441_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_442_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_443_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_444_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_445_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_446_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_447_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_448_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_449_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_44_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_450_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_451_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_452_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_453_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_454_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_455_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_456_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_457_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_458_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_459_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_45_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_460_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_461_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_462_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_463_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_464_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_465_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_466_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_467_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_468_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_469_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_46_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_470_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_471_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_472_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_473_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_474_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_475_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_476_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_477_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_478_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_479_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_47_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_480_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_481_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_48_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_49_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_50_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_51_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_52_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_53_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_54_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_55_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_56_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_57_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_58_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_59_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_60_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_61_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_62_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_63_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_64_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_65_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_66_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_67_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_68_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_69_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_70_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_71_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_72_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_73_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_74_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_75_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_76_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_77_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_78_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_79_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_80_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_81_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_82_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_83_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_84_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_85_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_86_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_87_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_88_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_89_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_90_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_91_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_92_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_93_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_94_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_95_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_96_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_97_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_98_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_i_99_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_106 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_107 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_108 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_109 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_110 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_111 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_112 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_113 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_114 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_115 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_116 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_117 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_118 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_119 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_120 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_121 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_122 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_123 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_124 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_125 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_126 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_127 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_128 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_129 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_130 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_131 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_132 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_133 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_134 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_135 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_136 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_137 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_138 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_139 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_140 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_141 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_142 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_143 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_144 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_145 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_146 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_147 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_148 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_149 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_150 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_151 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_152 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_II_reg_n_153 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_106 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_107 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_108 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_109 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_110 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_111 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_112 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_113 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_114 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_115 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_116 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_117 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_118 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_119 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_120 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_121 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_122 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_123 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_124 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_125 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_126 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_127 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_128 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_129 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_130 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_131 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_132 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_133 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_134 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_135 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_136 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_137 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_138 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_139 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_140 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_141 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_142 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_143 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_144 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_145 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_146 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_147 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_148 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_149 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_150 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_151 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_152 : STD_LOGIC;
  signal LTS_AUTOCORR_MULT_REG_QI_reg_n_153 : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[0]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[1]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[2]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[3]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[4]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[5]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[6]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[7]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\ : STD_LOGIC;
  signal \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\ : STD_LOGIC;
  signal LTS_AUTOCORR_READY_i_1_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_READY_i_2_n_0 : STD_LOGIC;
  signal LTS_AUTOCORR_READY_reg_n_0 : STD_LOGIC;
  signal \LTS_I_BUFFER[0]_67\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_I_BUFFER_reg[0]_64\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_I_BUFFER_reg[16]_65\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_I_BUFFER_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[10][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[12][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[13][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[14][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[15][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[17][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[18][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[19][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[20][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[21][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[22][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[23][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[24][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[25][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[26][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[27][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[28][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[29][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[30][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[31][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[32][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[33][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[34][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[35][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[36][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[37][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[38][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[39][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[40][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[41][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[42][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[43][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[44][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[45][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[46][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[47][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[48][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[49][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[50][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[51][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[52][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[53][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[54][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[55][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[56][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[57][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[58][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[59][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[60][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[61][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[62][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[63][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \LTS_I_BUFFER_reg_n_0_[9][9]\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_11_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_12_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_13_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_14_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_15_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_16_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_17_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_18_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_19_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[0]_66\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[13][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[14][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_7_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_8_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[15][15]_i_9_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[16][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[16][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_4_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_6_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[17][15]_i_7_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[18][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[18][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[19][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[20][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[21][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[22][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[23][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[24][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[24][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[25][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[26][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[27][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[28][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[29][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[30][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[31][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[32][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[33][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[33][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[34][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[35][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[36][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[37][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[38][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[39][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[40][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[40][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[41][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[42][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[43][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[44][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[45][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[46][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[47][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[48][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[48][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[49][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[50][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[51][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[52][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[53][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[54][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[55][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[56][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[56][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[57][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[58][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[59][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[60][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[61][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[62][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[63][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[63][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER[9][15]_i_2_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_10_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_10_n_1\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_10_n_2\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_10_n_3\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_3_n_1\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_3_n_2\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_3_n_3\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_5_n_1\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_5_n_2\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0][15]_i_5_n_3\ : STD_LOGIC;
  signal \LTS_Q_BUFFER_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[10]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[11]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[12]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[13]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[14]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[15]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[16]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[17]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[18]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[19]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[20]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[21]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[22]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[23]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[24]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[25]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[26]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[27]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[28]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[29]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[30]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[31]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[32]_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[33]_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[34]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[35]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[36]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[37]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[38]_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[39]_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[40]_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[41]_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[42]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[43]_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[44]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[45]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[46]_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[47]_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[48]_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[49]_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[50]_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[51]_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[52]_52\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[53]_53\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[54]_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[55]_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[56]_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[57]_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[58]_58\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[59]_59\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[5]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[60]_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[61]_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[62]_62\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[63]_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[6]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[7]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[8]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LTS_Q_BUFFER_reg[9]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rotation_data_in_marker\ : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_1_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_2_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_3_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_4_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_5_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_6_n_0 : STD_LOGIC;
  signal ROTATION_DATA_IN_MARKER_i_7_n_0 : STD_LOGIC;
  signal ROTATION_IDATA_OUT_BUFF : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ROTATION_PHASE_NEW_DIFF0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal ROTATION_PHASE_NEW_DIFF4 : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal ROTATION_PHASE_NEW_DIFF5 : STD_LOGIC_VECTOR ( 19 downto 6 );
  signal \ROTATION_PHASE_NEW_DIFF[0]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[10]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_10_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_4_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_5_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_6_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_7_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_8_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[11]_i_9_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[12]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[13]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[14]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_10_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_4_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_5_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_6_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_7_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_8_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[15]_i_9_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[16]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[17]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[18]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_4_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_5_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_6_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_7_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_8_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[19]_i_9_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[1]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[2]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_10_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_4_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_5_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_6_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_7_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_8_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[3]_i_9_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[4]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[5]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[6]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_10_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_4_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_5_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_6_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_7_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_8_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[7]_i_9_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[8]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF[9]_i_1_n_0\ : STD_LOGIC;
  signal ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0 : STD_LOGIC;
  signal ROTATION_PHASE_NEW_DIFF_STROBE_i_2_n_0 : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal ROTATION_QDATA_OUT_BUFF : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF[15]_i_3_n_0\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\ : STD_LOGIC;
  signal \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\ : STD_LOGIC;
  signal RSTM : STD_LOGIC;
  signal \RX_STATE__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RX_STATE_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_2_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_3_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_4_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_5_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_2_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_3_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_4_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_5_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_2_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_3_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_4_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_2_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_3_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_4_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_5_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_6_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_2_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_3_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_4_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_5_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[10]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[11]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[12]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[13]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[14]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[15]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[16]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[17]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[18]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[19]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[1]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[2]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[3]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[4]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[5]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[6]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[7]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[8]\ : STD_LOGIC;
  signal \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[9]\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_1_n_0\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_2_n_0\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_3_n_0\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_1_n_0\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_2_n_0\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\ : STD_LOGIC;
  signal \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in20 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in28 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ATAN_AUTOCORR_I_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ATAN_AUTOCORR_I_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ATAN_AUTOCORR_I_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ATAN_AUTOCORR_I_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ATAN_AUTOCORR_I_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ATAN_AUTOCORR_I_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ATAN_AUTOCORR_Q_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_COUNTER_IQ_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_COUNTER_IQ_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_COUNTER_OFDM_SYMBOL_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_COUNTER_OFDM_SYMBOL_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_COUNTER_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_COUNTER_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_RX_STATE_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_LTS_AUTOCORR_ADD_REG_I_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_II_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_LTS_AUTOCORR_MULT_REG_QI_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LTS_Q_BUFFER_reg[0][15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LTS_Q_BUFFER_reg[0][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_LTS_Q_BUFFER_reg[0][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LTS_Q_BUFFER_reg[0][15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LTS_Q_BUFFER_reg[0][15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[12]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[16]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[20]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[24]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[28]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[31]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[4]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_I_reg[8]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[12]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[16]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[20]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[24]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[28]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[31]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[4]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \ATAN_AUTOCORR_Q_reg[8]_i_7\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ATAN_AUTOCORR_STROBE_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \COUNTER[31]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \COUNTER_IQ[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \COUNTER_IQ[10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \COUNTER_IQ[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \COUNTER_IQ[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \COUNTER_IQ[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \COUNTER_IQ[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \COUNTER_IQ[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \COUNTER_IQ[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \COUNTER_IQ[17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \COUNTER_IQ[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \COUNTER_IQ[19]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \COUNTER_IQ[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \COUNTER_IQ[20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \COUNTER_IQ[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \COUNTER_IQ[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \COUNTER_IQ[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \COUNTER_IQ[24]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \COUNTER_IQ[25]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \COUNTER_IQ[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \COUNTER_IQ[27]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \COUNTER_IQ[28]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \COUNTER_IQ[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \COUNTER_IQ[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \COUNTER_IQ[30]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \COUNTER_IQ[31]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \COUNTER_IQ[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \COUNTER_IQ[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \COUNTER_IQ[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \COUNTER_IQ[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \COUNTER_IQ[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \COUNTER_IQ[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \COUNTER_IQ[9]_i_1\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_IQ_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \COUNTER_OFDM_SYMBOL[31]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \COUNTER_OFDM_SYMBOL[31]_i_7\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_OFDM_SYMBOL_reg[8]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]\ : label is "COUNTER_reg[0]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]_rep\ : label is "COUNTER_reg[0]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]_rep__0\ : label is "COUNTER_reg[0]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]_rep__1\ : label is "COUNTER_reg[0]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]_rep__2\ : label is "COUNTER_reg[0]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[0]_rep__3\ : label is "COUNTER_reg[0]";
  attribute ADDER_THRESHOLD of \COUNTER_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[16]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \COUNTER_reg[1]\ : label is "COUNTER_reg[1]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[1]_rep\ : label is "COUNTER_reg[1]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[1]_rep__0\ : label is "COUNTER_reg[1]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[1]_rep__1\ : label is "COUNTER_reg[1]";
  attribute ORIG_CELL_NAME of \COUNTER_reg[1]_rep__2\ : label is "COUNTER_reg[1]";
  attribute ADDER_THRESHOLD of \COUNTER_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COUNTER_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3 : label is "soft_lutpair28";
  attribute x_interface_ignore : string;
  attribute x_interface_ignore of FFT_DATA_IN_FIRST_SYMBOL_MARKER_reg : label is "TRUE";
  attribute SOFT_HLUTNM of FFT_DATA_IN_START_i_10 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of FFT_DATA_IN_START_i_4 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of FFT_DATA_IN_START_i_7 : label is "soft_lutpair9";
  attribute x_interface_ignore of FFT_DATA_IN_START_reg : label is "TRUE";
  attribute x_interface_ignore of FFT_DATA_IN_STROBE_reg : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[0]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[11]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[12]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[15]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[3]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[4]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[7]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[8]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_IN_reg[9]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[0]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[11]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[12]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[15]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[3]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[4]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[7]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[8]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_IN_reg[9]\ : label is "TRUE";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[10]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[11]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[12]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[13]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[15]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[1]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[2]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[5]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[6]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[8]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FPGA_REG_WRITE_DATA[9]_i_2\ : label is "soft_lutpair31";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[0]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[0]_i_4\ : label is 35;
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[11]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[12]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[12]_i_8\ : label is 35;
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[15]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[19]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[19]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[19]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[19]_i_15\ : label is 35;
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[3]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[4]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[4]_i_13\ : label is 35;
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[7]\ : label is "TRUE";
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[8]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[8]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \FPGA_REG_WRITE_DATA_reg[8]_i_14\ : label is 35;
  attribute x_interface_ignore of \FPGA_REG_WRITE_DATA_reg[9]\ : label is "TRUE";
  attribute SOFT_HLUTNM of FPGA_REG_WRITE_STROBE_PHASE_2_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[1]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[2]_i_21\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[2]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[2]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_RX_STATE[2]_i_7\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[0]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts_marker:100,receive_lts:101,receive_data:110,sts_atan_init:001,idle:000,ignore_ending_false_detection:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[1]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts_marker:100,receive_lts:101,receive_data:110,sts_atan_init:001,idle:000,ignore_ending_false_detection:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RX_STATE_reg[2]\ : label is "sts_atan_wait:010,set_rotation_block:011,wait_for_lts_marker:100,receive_lts:101,receive_data:110,sts_atan_init:001,idle:000,ignore_ending_false_detection:111";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_50\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_sequential_RX_STATE_reg[2]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of LTS_AUTOCORR_ADD_REG_I_reg_i_34 : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of LTS_AUTOCORR_READY_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[15][15]_i_9\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[17][15]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[17][15]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[18][15]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[1][15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[24][15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[33][15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[3][15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \LTS_Q_BUFFER[40][15]_i_2\ : label is "soft_lutpair2";
  attribute COMPARATOR_THRESHOLD of \LTS_Q_BUFFER_reg[0][15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \LTS_Q_BUFFER_reg[0][15]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \LTS_Q_BUFFER_reg[0][15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \LTS_Q_BUFFER_reg[0][15]_i_5\ : label is 11;
  attribute x_interface_ignore of ROTATION_DATA_IN_MARKER_reg : label is "TRUE";
  attribute SOFT_HLUTNM of ROTATION_PHASE_NEW_DIFF_STROBE_i_2 : label is "soft_lutpair11";
  attribute x_interface_ignore of ROTATION_PHASE_NEW_DIFF_STROBE_reg : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[0]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[11]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2\ : label is 35;
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[12]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[15]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2\ : label is 35;
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[16]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[17]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[18]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[19]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2\ : label is 35;
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[3]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2\ : label is 35;
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[4]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[7]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2\ : label is 35;
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[8]\ : label is "TRUE";
  attribute x_interface_ignore of \ROTATION_PHASE_NEW_DIFF_reg[9]\ : label is "TRUE";
  attribute ADDER_THRESHOLD of \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_3\ : label is "soft_lutpair8";
begin
  ATAN_AUTOCORR_STROBE <= \^atan_autocorr_strobe\;
  FFT_DATA_IN_FIRST_SYMBOL_MARKER <= \^fft_data_in_first_symbol_marker\;
  FFT_DATA_IN_START <= \^fft_data_in_start\;
  FFT_DATA_IN_STROBE <= \^fft_data_in_strobe\;
  ROTATION_DATA_IN_MARKER <= \^rotation_data_in_marker\;
\ATAN_AUTOCORR_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC480C480C480"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => RX_STATE_reg(2),
      I2 => ARG2(8),
      I3 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      I4 => \AUTOCORR_I_BUFF__0\(0),
      I5 => RX_STATE_reg(0),
      O => ATAN_AUTOCORR_I0_in(0)
    );
\ATAN_AUTOCORR_I[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[3]\,
      O => \ATAN_AUTOCORR_I[0]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[2]\,
      O => \ATAN_AUTOCORR_I[0]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[1]\,
      O => \ATAN_AUTOCORR_I[0]_i_12_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      O => \ATAN_AUTOCORR_I[0]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[7]\,
      O => \ATAN_AUTOCORR_I[0]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[6]\,
      O => \ATAN_AUTOCORR_I[0]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[5]\,
      O => \ATAN_AUTOCORR_I[0]_i_7_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[0]\,
      O => \ATAN_AUTOCORR_I[0]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[4]\,
      O => \ATAN_AUTOCORR_I[0]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(10),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(10),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      O => ATAN_AUTOCORR_I0_in(10)
    );
\ATAN_AUTOCORR_I[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(11),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(11),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      O => ATAN_AUTOCORR_I0_in(11)
    );
\ATAN_AUTOCORR_I[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(12),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(12),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      O => ATAN_AUTOCORR_I0_in(12)
    );
\ATAN_AUTOCORR_I[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      O => \ATAN_AUTOCORR_I[12]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      O => \ATAN_AUTOCORR_I[12]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(20),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      O => \ATAN_AUTOCORR_I[12]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(19),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      O => \ATAN_AUTOCORR_I[12]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(18),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      O => \ATAN_AUTOCORR_I[12]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(17),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      O => \ATAN_AUTOCORR_I[12]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      O => \ATAN_AUTOCORR_I[12]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      O => \ATAN_AUTOCORR_I[12]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(13),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(13),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      O => ATAN_AUTOCORR_I0_in(13)
    );
\ATAN_AUTOCORR_I[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(14),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(14),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      O => ATAN_AUTOCORR_I0_in(14)
    );
\ATAN_AUTOCORR_I[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(15),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(15),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      O => ATAN_AUTOCORR_I0_in(15)
    );
\ATAN_AUTOCORR_I[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(16),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(16),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      O => ATAN_AUTOCORR_I0_in(16)
    );
\ATAN_AUTOCORR_I[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      O => \ATAN_AUTOCORR_I[16]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      O => \ATAN_AUTOCORR_I[16]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(24),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      O => \ATAN_AUTOCORR_I[16]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(23),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      O => \ATAN_AUTOCORR_I[16]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(22),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      O => \ATAN_AUTOCORR_I[16]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(21),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      O => \ATAN_AUTOCORR_I[16]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      O => \ATAN_AUTOCORR_I[16]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      O => \ATAN_AUTOCORR_I[16]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(17),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(17),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      O => ATAN_AUTOCORR_I0_in(17)
    );
\ATAN_AUTOCORR_I[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(18),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(18),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      O => ATAN_AUTOCORR_I0_in(18)
    );
\ATAN_AUTOCORR_I[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(19),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(19),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      O => ATAN_AUTOCORR_I0_in(19)
    );
\ATAN_AUTOCORR_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(1),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      O => ATAN_AUTOCORR_I0_in(1)
    );
\ATAN_AUTOCORR_I[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(20),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(20),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      O => ATAN_AUTOCORR_I0_in(20)
    );
\ATAN_AUTOCORR_I[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      O => \ATAN_AUTOCORR_I[20]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      O => \ATAN_AUTOCORR_I[20]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(28),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      O => \ATAN_AUTOCORR_I[20]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(27),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      O => \ATAN_AUTOCORR_I[20]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(26),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      O => \ATAN_AUTOCORR_I[20]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(25),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      O => \ATAN_AUTOCORR_I[20]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      O => \ATAN_AUTOCORR_I[20]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      O => \ATAN_AUTOCORR_I[20]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(21),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(21),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      O => ATAN_AUTOCORR_I0_in(21)
    );
\ATAN_AUTOCORR_I[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(22),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(22),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      O => ATAN_AUTOCORR_I0_in(22)
    );
\ATAN_AUTOCORR_I[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(23),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(23),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\,
      O => ATAN_AUTOCORR_I0_in(23)
    );
\ATAN_AUTOCORR_I[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(24),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(24),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      O => ATAN_AUTOCORR_I0_in(24)
    );
\ATAN_AUTOCORR_I[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      O => \ATAN_AUTOCORR_I[24]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      O => \ATAN_AUTOCORR_I[24]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(32),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      O => \ATAN_AUTOCORR_I[24]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(31),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\,
      O => \ATAN_AUTOCORR_I[24]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(30),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      O => \ATAN_AUTOCORR_I[24]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(29),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      O => \ATAN_AUTOCORR_I[24]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      O => \ATAN_AUTOCORR_I[24]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\,
      O => \ATAN_AUTOCORR_I[24]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(25),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(25),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      O => ATAN_AUTOCORR_I0_in(25)
    );
\ATAN_AUTOCORR_I[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(26),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(26),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      O => ATAN_AUTOCORR_I0_in(26)
    );
\ATAN_AUTOCORR_I[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(27),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(27),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      O => ATAN_AUTOCORR_I0_in(27)
    );
\ATAN_AUTOCORR_I[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(28),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(28),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      O => ATAN_AUTOCORR_I0_in(28)
    );
\ATAN_AUTOCORR_I[28]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      O => \ATAN_AUTOCORR_I[28]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      O => \ATAN_AUTOCORR_I[28]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(36),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      O => \ATAN_AUTOCORR_I[28]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(35),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      O => \ATAN_AUTOCORR_I[28]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(34),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      O => \ATAN_AUTOCORR_I[28]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(33),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      O => \ATAN_AUTOCORR_I[28]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      O => \ATAN_AUTOCORR_I[28]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[28]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      O => \ATAN_AUTOCORR_I[28]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(29),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(29),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      O => ATAN_AUTOCORR_I0_in(29)
    );
\ATAN_AUTOCORR_I[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(2),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(2),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      O => ATAN_AUTOCORR_I0_in(2)
    );
\ATAN_AUTOCORR_I[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \AUTOCORR_I_BUFF__0\(30),
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(2),
      I3 => ARG0(30),
      I4 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      O => ATAN_AUTOCORR_I0_in(30)
    );
\ATAN_AUTOCORR_I[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4707"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(2),
      I3 => LTS_AUTOCORR_READY_reg_n_0,
      O => \ATAN_AUTOCORR_I[31]_i_1_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      O => \ATAN_AUTOCORR_I[31]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \AUTOCORR_I_BUFF__0\(31),
      I1 => RX_STATE_reg(0),
      I2 => \ATAN_AUTOCORR_I_reg[31]_i_3_n_1\,
      I3 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I4 => RX_STATE_reg(2),
      O => ATAN_AUTOCORR_I0_in(31)
    );
\ATAN_AUTOCORR_I[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ARG2(39),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      O => \ATAN_AUTOCORR_I[31]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(38),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      O => \ATAN_AUTOCORR_I[31]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(37),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      O => \ATAN_AUTOCORR_I[31]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      O => \ATAN_AUTOCORR_I[31]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      O => \ATAN_AUTOCORR_I[31]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(3),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(3),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      O => ATAN_AUTOCORR_I0_in(3)
    );
\ATAN_AUTOCORR_I[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(4),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(4),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      O => ATAN_AUTOCORR_I0_in(4)
    );
\ATAN_AUTOCORR_I[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      O => \ATAN_AUTOCORR_I[4]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      O => \ATAN_AUTOCORR_I[4]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      O => \ATAN_AUTOCORR_I[4]_i_12_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => ARG2(8),
      O => \ATAN_AUTOCORR_I[4]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(12),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      O => \ATAN_AUTOCORR_I[4]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(11),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      O => \ATAN_AUTOCORR_I[4]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(10),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      O => \ATAN_AUTOCORR_I[4]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(9),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      O => \ATAN_AUTOCORR_I[4]_i_7_n_0\
    );
\ATAN_AUTOCORR_I[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      O => \ATAN_AUTOCORR_I[4]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(5),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(5),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      O => ATAN_AUTOCORR_I0_in(5)
    );
\ATAN_AUTOCORR_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(6),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(6),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      O => ATAN_AUTOCORR_I0_in(6)
    );
\ATAN_AUTOCORR_I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(7),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(7),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      O => ATAN_AUTOCORR_I0_in(7)
    );
\ATAN_AUTOCORR_I[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(8),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(8),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      O => ATAN_AUTOCORR_I0_in(8)
    );
\ATAN_AUTOCORR_I[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      O => \ATAN_AUTOCORR_I[8]_i_10_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      O => \ATAN_AUTOCORR_I[8]_i_11_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(16),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      O => \ATAN_AUTOCORR_I[8]_i_3_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(15),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      O => \ATAN_AUTOCORR_I[8]_i_4_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(14),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      O => \ATAN_AUTOCORR_I[8]_i_5_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ARG2(13),
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      O => \ATAN_AUTOCORR_I[8]_i_6_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      O => \ATAN_AUTOCORR_I[8]_i_8_n_0\
    );
\ATAN_AUTOCORR_I[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      O => \ATAN_AUTOCORR_I[8]_i_9_n_0\
    );
\ATAN_AUTOCORR_I[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      I1 => \AUTOCORR_I_BUFF__0\(9),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ARG0(9),
      I5 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      O => ATAN_AUTOCORR_I0_in(9)
    );
\ATAN_AUTOCORR_I_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(0),
      Q => ATAN_AUTOCORR_I(0),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[0]_i_3_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[0]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[0]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[0]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ARG2(8),
      O(2 downto 0) => \NLW_ATAN_AUTOCORR_I_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \ATAN_AUTOCORR_I[0]_i_4_n_0\,
      S(2) => \ATAN_AUTOCORR_I[0]_i_5_n_0\,
      S(1) => \ATAN_AUTOCORR_I[0]_i_6_n_0\,
      S(0) => \ATAN_AUTOCORR_I[0]_i_7_n_0\
    );
\ATAN_AUTOCORR_I_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ATAN_AUTOCORR_I_reg[0]_i_3_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[0]_i_3_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[0]_i_3_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[0]_i_3_n_3\,
      CYINIT => \ATAN_AUTOCORR_I[0]_i_8_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ATAN_AUTOCORR_I_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ATAN_AUTOCORR_I[0]_i_9_n_0\,
      S(2) => \ATAN_AUTOCORR_I[0]_i_10_n_0\,
      S(1) => \ATAN_AUTOCORR_I[0]_i_11_n_0\,
      S(0) => \ATAN_AUTOCORR_I[0]_i_12_n_0\
    );
\ATAN_AUTOCORR_I_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(10),
      Q => ATAN_AUTOCORR_I(10),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(11),
      Q => ATAN_AUTOCORR_I(11),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(12),
      Q => ATAN_AUTOCORR_I(12),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[8]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[12]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[12]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[12]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(12 downto 9),
      S(3) => \ATAN_AUTOCORR_I[12]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[12]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[12]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[12]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[8]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[12]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[12]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[12]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(20 downto 17),
      S(3) => \ATAN_AUTOCORR_I[12]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[12]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[12]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[12]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(13),
      Q => ATAN_AUTOCORR_I(13),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(14),
      Q => ATAN_AUTOCORR_I(14),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(15),
      Q => ATAN_AUTOCORR_I(15),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(16),
      Q => ATAN_AUTOCORR_I(16),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[12]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[16]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[16]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[16]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(16 downto 13),
      S(3) => \ATAN_AUTOCORR_I[16]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[16]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[16]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[16]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[12]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[16]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[16]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[16]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(24 downto 21),
      S(3) => \ATAN_AUTOCORR_I[16]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[16]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[16]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[16]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(17),
      Q => ATAN_AUTOCORR_I(17),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(18),
      Q => ATAN_AUTOCORR_I(18),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(19),
      Q => ATAN_AUTOCORR_I(19),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(1),
      Q => ATAN_AUTOCORR_I(1),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(20),
      Q => ATAN_AUTOCORR_I(20),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[16]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[20]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[20]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[20]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(20 downto 17),
      S(3) => \ATAN_AUTOCORR_I[20]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[20]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[20]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[20]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[16]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[20]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[20]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[20]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(28 downto 25),
      S(3) => \ATAN_AUTOCORR_I[20]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[20]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[20]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[20]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(21),
      Q => ATAN_AUTOCORR_I(21),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(22),
      Q => ATAN_AUTOCORR_I(22),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(23),
      Q => ATAN_AUTOCORR_I(23),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(24),
      Q => ATAN_AUTOCORR_I(24),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[20]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[24]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[24]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[24]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(24 downto 21),
      S(3) => \ATAN_AUTOCORR_I[24]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[24]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[24]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[24]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[20]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[24]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[24]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[24]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[24]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(32 downto 29),
      S(3) => \ATAN_AUTOCORR_I[24]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[24]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[24]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[24]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(25),
      Q => ATAN_AUTOCORR_I(25),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(26),
      Q => ATAN_AUTOCORR_I(26),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(27),
      Q => ATAN_AUTOCORR_I(27),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(28),
      Q => ATAN_AUTOCORR_I(28),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[24]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[28]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[28]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[28]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(28 downto 25),
      S(3) => \ATAN_AUTOCORR_I[28]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[28]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[28]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[28]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[28]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[24]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[28]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[28]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[28]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[28]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(36 downto 33),
      S(3) => \ATAN_AUTOCORR_I[28]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[28]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[28]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[28]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(29),
      Q => ATAN_AUTOCORR_I(29),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(2),
      Q => ATAN_AUTOCORR_I(2),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(30),
      Q => ATAN_AUTOCORR_I(30),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(31),
      Q => ATAN_AUTOCORR_I(31),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[28]_i_2_n_0\,
      CO(3) => \NLW_ATAN_AUTOCORR_I_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \ATAN_AUTOCORR_I_reg[31]_i_3_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[31]_i_3_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ATAN_AUTOCORR_I_reg[31]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ARG0(30 downto 29),
      S(3) => '0',
      S(2) => \ATAN_AUTOCORR_I[31]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[31]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[31]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[28]_i_7_n_0\,
      CO(3 downto 2) => \NLW_ATAN_AUTOCORR_I_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ATAN_AUTOCORR_I_reg[31]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ATAN_AUTOCORR_I_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => ARG2(39 downto 37),
      S(3) => '0',
      S(2) => \ATAN_AUTOCORR_I[31]_i_8_n_0\,
      S(1) => \ATAN_AUTOCORR_I[31]_i_9_n_0\,
      S(0) => \ATAN_AUTOCORR_I[31]_i_10_n_0\
    );
\ATAN_AUTOCORR_I_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(3),
      Q => ATAN_AUTOCORR_I(3),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(4),
      Q => ATAN_AUTOCORR_I(4),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ATAN_AUTOCORR_I_reg[4]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[4]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[4]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[4]_i_2_n_3\,
      CYINIT => \ATAN_AUTOCORR_I[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(4 downto 1),
      S(3) => \ATAN_AUTOCORR_I[4]_i_4_n_0\,
      S(2) => \ATAN_AUTOCORR_I[4]_i_5_n_0\,
      S(1) => \ATAN_AUTOCORR_I[4]_i_6_n_0\,
      S(0) => \ATAN_AUTOCORR_I[4]_i_7_n_0\
    );
\ATAN_AUTOCORR_I_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[0]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[4]_i_8_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[4]_i_8_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[4]_i_8_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[4]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(12 downto 9),
      S(3) => \ATAN_AUTOCORR_I[4]_i_9_n_0\,
      S(2) => \ATAN_AUTOCORR_I[4]_i_10_n_0\,
      S(1) => \ATAN_AUTOCORR_I[4]_i_11_n_0\,
      S(0) => \ATAN_AUTOCORR_I[4]_i_12_n_0\
    );
\ATAN_AUTOCORR_I_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(5),
      Q => ATAN_AUTOCORR_I(5),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(6),
      Q => ATAN_AUTOCORR_I(6),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(7),
      Q => ATAN_AUTOCORR_I(7),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(8),
      Q => ATAN_AUTOCORR_I(8),
      R => '0'
    );
\ATAN_AUTOCORR_I_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[4]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[8]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[8]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[8]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG0(8 downto 5),
      S(3) => \ATAN_AUTOCORR_I[8]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_I[8]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_I[8]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_I[8]_i_6_n_0\
    );
\ATAN_AUTOCORR_I_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_I_reg[4]_i_8_n_0\,
      CO(3) => \ATAN_AUTOCORR_I_reg[8]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_I_reg[8]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_I_reg[8]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_I_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG2(16 downto 13),
      S(3) => \ATAN_AUTOCORR_I[8]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_I[8]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_I[8]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_I[8]_i_11_n_0\
    );
\ATAN_AUTOCORR_I_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => ATAN_AUTOCORR_I0_in(9),
      Q => ATAN_AUTOCORR_I(9),
      R => '0'
    );
\ATAN_AUTOCORR_Q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC480C480C480"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => RX_STATE_reg(2),
      I2 => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_4\,
      I3 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      I4 => AUTOCORR_Q_BUFF(0),
      I5 => RX_STATE_reg(0),
      O => \ATAN_AUTOCORR_Q[0]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[3]\,
      O => \ATAN_AUTOCORR_Q[0]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[2]\,
      O => \ATAN_AUTOCORR_Q[0]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[1]\,
      O => \ATAN_AUTOCORR_Q[0]_i_12_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      O => \ATAN_AUTOCORR_Q[0]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[7]\,
      O => \ATAN_AUTOCORR_Q[0]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[6]\,
      O => \ATAN_AUTOCORR_Q[0]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[5]\,
      O => \ATAN_AUTOCORR_Q[0]_i_7_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[0]\,
      O => \ATAN_AUTOCORR_Q[0]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[4]\,
      O => \ATAN_AUTOCORR_Q[0]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(10),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      O => \ATAN_AUTOCORR_Q[10]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(11),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      O => \ATAN_AUTOCORR_Q[11]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(12),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      O => \ATAN_AUTOCORR_Q[12]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      O => \ATAN_AUTOCORR_Q[12]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      O => \ATAN_AUTOCORR_Q[12]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      O => \ATAN_AUTOCORR_Q[12]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      O => \ATAN_AUTOCORR_Q[12]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      O => \ATAN_AUTOCORR_Q[12]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      O => \ATAN_AUTOCORR_Q[12]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      O => \ATAN_AUTOCORR_Q[12]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      O => \ATAN_AUTOCORR_Q[12]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(13),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      O => \ATAN_AUTOCORR_Q[13]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(14),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      O => \ATAN_AUTOCORR_Q[14]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(15),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      O => \ATAN_AUTOCORR_Q[15]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(16),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      O => \ATAN_AUTOCORR_Q[16]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      O => \ATAN_AUTOCORR_Q[16]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      O => \ATAN_AUTOCORR_Q[16]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      O => \ATAN_AUTOCORR_Q[16]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      O => \ATAN_AUTOCORR_Q[16]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      O => \ATAN_AUTOCORR_Q[16]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      O => \ATAN_AUTOCORR_Q[16]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      O => \ATAN_AUTOCORR_Q[16]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      O => \ATAN_AUTOCORR_Q[16]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(17),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      O => \ATAN_AUTOCORR_Q[17]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(18),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      O => \ATAN_AUTOCORR_Q[18]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(19),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      O => \ATAN_AUTOCORR_Q[19]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      O => \ATAN_AUTOCORR_Q[1]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(20),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      O => \ATAN_AUTOCORR_Q[20]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      O => \ATAN_AUTOCORR_Q[20]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      O => \ATAN_AUTOCORR_Q[20]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      O => \ATAN_AUTOCORR_Q[20]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      O => \ATAN_AUTOCORR_Q[20]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      O => \ATAN_AUTOCORR_Q[20]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      O => \ATAN_AUTOCORR_Q[20]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      O => \ATAN_AUTOCORR_Q[20]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      O => \ATAN_AUTOCORR_Q[20]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(21),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      O => \ATAN_AUTOCORR_Q[21]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(22),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      O => \ATAN_AUTOCORR_Q[22]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(23),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\,
      O => \ATAN_AUTOCORR_Q[23]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(24),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      O => \ATAN_AUTOCORR_Q[24]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      O => \ATAN_AUTOCORR_Q[24]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      O => \ATAN_AUTOCORR_Q[24]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      O => \ATAN_AUTOCORR_Q[24]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\,
      O => \ATAN_AUTOCORR_Q[24]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      O => \ATAN_AUTOCORR_Q[24]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      O => \ATAN_AUTOCORR_Q[24]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      O => \ATAN_AUTOCORR_Q[24]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\,
      O => \ATAN_AUTOCORR_Q[24]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(25),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      O => \ATAN_AUTOCORR_Q[25]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(26),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      O => \ATAN_AUTOCORR_Q[26]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(27),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      O => \ATAN_AUTOCORR_Q[27]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(28),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      O => \ATAN_AUTOCORR_Q[28]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      O => \ATAN_AUTOCORR_Q[28]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      O => \ATAN_AUTOCORR_Q[28]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      O => \ATAN_AUTOCORR_Q[28]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      O => \ATAN_AUTOCORR_Q[28]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      O => \ATAN_AUTOCORR_Q[28]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      O => \ATAN_AUTOCORR_Q[28]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      O => \ATAN_AUTOCORR_Q[28]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[28]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      O => \ATAN_AUTOCORR_Q[28]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(29),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      O => \ATAN_AUTOCORR_Q[29]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(2),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      O => \ATAN_AUTOCORR_Q[2]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(30),
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(2),
      I3 => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_6\,
      I4 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      O => \ATAN_AUTOCORR_Q[30]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => AUTOCORR_Q_BUFF(31),
      I1 => RX_STATE_reg(0),
      I2 => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_1\,
      I3 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I4 => RX_STATE_reg(2),
      O => \ATAN_AUTOCORR_Q[31]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      O => \ATAN_AUTOCORR_Q[31]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      O => \ATAN_AUTOCORR_Q[31]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      O => \ATAN_AUTOCORR_Q[31]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      O => \ATAN_AUTOCORR_Q[31]_i_7_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      O => \ATAN_AUTOCORR_Q[31]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      O => \ATAN_AUTOCORR_Q[31]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(3),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      O => \ATAN_AUTOCORR_Q[3]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(4),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      O => \ATAN_AUTOCORR_Q[4]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      O => \ATAN_AUTOCORR_Q[4]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      O => \ATAN_AUTOCORR_Q[4]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      O => \ATAN_AUTOCORR_Q[4]_i_12_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_4\,
      O => \ATAN_AUTOCORR_Q[4]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      O => \ATAN_AUTOCORR_Q[4]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      O => \ATAN_AUTOCORR_Q[4]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      O => \ATAN_AUTOCORR_Q[4]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      O => \ATAN_AUTOCORR_Q[4]_i_7_n_0\
    );
\ATAN_AUTOCORR_Q[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      O => \ATAN_AUTOCORR_Q[4]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(5),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      O => \ATAN_AUTOCORR_Q[5]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(6),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_6\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      O => \ATAN_AUTOCORR_Q[6]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(7),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_5\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      O => \ATAN_AUTOCORR_Q[7]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(8),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_4\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      O => \ATAN_AUTOCORR_Q[8]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      O => \ATAN_AUTOCORR_Q[8]_i_10_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      O => \ATAN_AUTOCORR_Q[8]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_4\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      O => \ATAN_AUTOCORR_Q[8]_i_3_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_5\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      O => \ATAN_AUTOCORR_Q[8]_i_4_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_6\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      O => \ATAN_AUTOCORR_Q[8]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_7\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I2 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      O => \ATAN_AUTOCORR_Q[8]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      O => \ATAN_AUTOCORR_Q[8]_i_8_n_0\
    );
\ATAN_AUTOCORR_Q[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      O => \ATAN_AUTOCORR_Q[8]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0D5C0EAC0C0C0"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      I1 => AUTOCORR_Q_BUFF(9),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_7\,
      I5 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      O => \ATAN_AUTOCORR_Q[9]_i_1_n_0\
    );
\ATAN_AUTOCORR_Q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[0]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(0),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[0]_i_3_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_4\,
      O(2 downto 0) => \NLW_ATAN_AUTOCORR_Q_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \ATAN_AUTOCORR_Q[0]_i_4_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[0]_i_5_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[0]_i_6_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[0]_i_7_n_0\
    );
\ATAN_AUTOCORR_Q_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ATAN_AUTOCORR_Q_reg[0]_i_3_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[0]_i_3_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[0]_i_3_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[0]_i_3_n_3\,
      CYINIT => \ATAN_AUTOCORR_Q[0]_i_8_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ATAN_AUTOCORR_Q_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ATAN_AUTOCORR_Q[0]_i_9_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[0]_i_10_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[0]_i_11_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[0]_i_12_n_0\
    );
\ATAN_AUTOCORR_Q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[10]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(10),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[11]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(11),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[12]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(12),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[12]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[12]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[12]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[12]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[12]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[12]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[12]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[12]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[13]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(13),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[14]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(14),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[15]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(15),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[16]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(16),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[12]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[16]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[16]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[16]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[16]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[12]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[16]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[16]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[16]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[16]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[17]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(17),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[18]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(18),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[19]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(19),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[1]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(1),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[20]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(20),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[16]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[20]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[20]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[20]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[20]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[16]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[20]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[20]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[20]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[20]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[21]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(21),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[22]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(22),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[23]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(23),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[24]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(24),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[20]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[24]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[24]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[24]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[24]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[20]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[24]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[24]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[24]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[24]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[25]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(25),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[26]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(26),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[27]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(27),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[28]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(28),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[24]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[28]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[28]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[28]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[28]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[28]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[24]_i_7_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[28]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[28]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[28]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[28]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[29]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(29),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[2]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(2),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[30]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(30),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[31]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(31),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[28]_i_2_n_0\,
      CO(3) => \NLW_ATAN_AUTOCORR_Q_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ATAN_AUTOCORR_Q_reg[31]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \ATAN_AUTOCORR_Q[31]_i_3_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[31]_i_4_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[31]_i_5_n_0\
    );
\ATAN_AUTOCORR_Q_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[28]_i_7_n_0\,
      CO(3 downto 2) => \NLW_ATAN_AUTOCORR_Q_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ATAN_AUTOCORR_Q_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \ATAN_AUTOCORR_Q[31]_i_7_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[31]_i_8_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[31]_i_9_n_0\
    );
\ATAN_AUTOCORR_Q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[3]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(3),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[4]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(4),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_3\,
      CYINIT => \ATAN_AUTOCORR_Q[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[4]_i_4_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[4]_i_5_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[4]_i_6_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[4]_i_7_n_0\
    );
\ATAN_AUTOCORR_Q_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[0]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[4]_i_9_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[4]_i_10_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[4]_i_11_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[4]_i_12_n_0\
    );
\ATAN_AUTOCORR_Q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[5]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(5),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[6]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(6),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[7]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(7),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[8]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(8),
      R => '0'
    );
\ATAN_AUTOCORR_Q_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[4]_i_2_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[8]_i_2_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[8]_i_3_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[8]_i_4_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[8]_i_5_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[8]_i_6_n_0\
    );
\ATAN_AUTOCORR_Q_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ATAN_AUTOCORR_Q_reg[4]_i_8_n_0\,
      CO(3) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_0\,
      CO(2) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_1\,
      CO(1) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_2\,
      CO(0) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_4\,
      O(2) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_5\,
      O(1) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_6\,
      O(0) => \ATAN_AUTOCORR_Q_reg[8]_i_7_n_7\,
      S(3) => \ATAN_AUTOCORR_Q[8]_i_8_n_0\,
      S(2) => \ATAN_AUTOCORR_Q[8]_i_9_n_0\,
      S(1) => \ATAN_AUTOCORR_Q[8]_i_10_n_0\,
      S(0) => \ATAN_AUTOCORR_Q[8]_i_11_n_0\
    );
\ATAN_AUTOCORR_Q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ATAN_AUTOCORR_I[31]_i_1_n_0\,
      D => \ATAN_AUTOCORR_Q[9]_i_1_n_0\,
      Q => ATAN_AUTOCORR_Q(9),
      R => '0'
    );
ATAN_AUTOCORR_STROBE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8C0380"
    )
        port map (
      I0 => LTS_AUTOCORR_READY_reg_n_0,
      I1 => RX_STATE_reg(2),
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(0),
      I4 => \^atan_autocorr_strobe\,
      O => ATAN_AUTOCORR_STROBE_i_1_n_0
    );
ATAN_AUTOCORR_STROBE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ATAN_AUTOCORR_STROBE_i_1_n_0,
      Q => \^atan_autocorr_strobe\,
      R => '0'
    );
\AUTOCORR_I_BUFF[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => RESET,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RSTM,
      I1 => RESET,
      O => \AUTOCORR_I_BUFF[31]_i_2_n_0\
    );
\AUTOCORR_I_BUFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(0),
      Q => \AUTOCORR_I_BUFF__0\(0),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(10),
      Q => \AUTOCORR_I_BUFF__0\(10),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(11),
      Q => \AUTOCORR_I_BUFF__0\(11),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(12),
      Q => \AUTOCORR_I_BUFF__0\(12),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(13),
      Q => \AUTOCORR_I_BUFF__0\(13),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(14),
      Q => \AUTOCORR_I_BUFF__0\(14),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(15),
      Q => \AUTOCORR_I_BUFF__0\(15),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(16),
      Q => \AUTOCORR_I_BUFF__0\(16),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(17),
      Q => \AUTOCORR_I_BUFF__0\(17),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(18),
      Q => \AUTOCORR_I_BUFF__0\(18),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(19),
      Q => \AUTOCORR_I_BUFF__0\(19),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(1),
      Q => \AUTOCORR_I_BUFF__0\(1),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(20),
      Q => \AUTOCORR_I_BUFF__0\(20),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(21),
      Q => \AUTOCORR_I_BUFF__0\(21),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(22),
      Q => \AUTOCORR_I_BUFF__0\(22),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(23),
      Q => \AUTOCORR_I_BUFF__0\(23),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(24),
      Q => \AUTOCORR_I_BUFF__0\(24),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(25),
      Q => \AUTOCORR_I_BUFF__0\(25),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(26),
      Q => \AUTOCORR_I_BUFF__0\(26),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(27),
      Q => \AUTOCORR_I_BUFF__0\(27),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(28),
      Q => \AUTOCORR_I_BUFF__0\(28),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(29),
      Q => \AUTOCORR_I_BUFF__0\(29),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(2),
      Q => \AUTOCORR_I_BUFF__0\(2),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(30),
      Q => \AUTOCORR_I_BUFF__0\(30),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(31),
      Q => \AUTOCORR_I_BUFF__0\(31),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(3),
      Q => \AUTOCORR_I_BUFF__0\(3),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(4),
      Q => \AUTOCORR_I_BUFF__0\(4),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(5),
      Q => \AUTOCORR_I_BUFF__0\(5),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(6),
      Q => \AUTOCORR_I_BUFF__0\(6),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(7),
      Q => \AUTOCORR_I_BUFF__0\(7),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(8),
      Q => \AUTOCORR_I_BUFF__0\(8),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_I_BUFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_I(9),
      Q => \AUTOCORR_I_BUFF__0\(9),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(0),
      I2 => RESET,
      I3 => RX_STATE_reg(1),
      O => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(2),
      I3 => ATAN_PHASE_OUT_STROBE,
      I4 => RX_STATE_reg(1),
      O => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(0),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[0]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(10),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(11),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(12),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(13),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(14),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(15),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(16),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(17),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(18),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(19),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(1),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[1]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(2),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[2]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(3),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[3]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(4),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(5),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(6),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(7),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(8),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_PHASE_BUFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_PHASE_BUFF[19]_i_2_n_0\,
      D => ATAN_PHASE_OUT(9),
      Q => \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\,
      R => \AUTOCORR_PHASE_BUFF[19]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(0),
      Q => AUTOCORR_Q_BUFF(0),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(10),
      Q => AUTOCORR_Q_BUFF(10),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(11),
      Q => AUTOCORR_Q_BUFF(11),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(12),
      Q => AUTOCORR_Q_BUFF(12),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(13),
      Q => AUTOCORR_Q_BUFF(13),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(14),
      Q => AUTOCORR_Q_BUFF(14),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(15),
      Q => AUTOCORR_Q_BUFF(15),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(16),
      Q => AUTOCORR_Q_BUFF(16),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(17),
      Q => AUTOCORR_Q_BUFF(17),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(18),
      Q => AUTOCORR_Q_BUFF(18),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(19),
      Q => AUTOCORR_Q_BUFF(19),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(1),
      Q => AUTOCORR_Q_BUFF(1),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(20),
      Q => AUTOCORR_Q_BUFF(20),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(21),
      Q => AUTOCORR_Q_BUFF(21),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(22),
      Q => AUTOCORR_Q_BUFF(22),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(23),
      Q => AUTOCORR_Q_BUFF(23),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(24),
      Q => AUTOCORR_Q_BUFF(24),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(25),
      Q => AUTOCORR_Q_BUFF(25),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(26),
      Q => AUTOCORR_Q_BUFF(26),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(27),
      Q => AUTOCORR_Q_BUFF(27),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(28),
      Q => AUTOCORR_Q_BUFF(28),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(29),
      Q => AUTOCORR_Q_BUFF(29),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(2),
      Q => AUTOCORR_Q_BUFF(2),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(30),
      Q => AUTOCORR_Q_BUFF(30),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(31),
      Q => AUTOCORR_Q_BUFF(31),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(3),
      Q => AUTOCORR_Q_BUFF(3),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(4),
      Q => AUTOCORR_Q_BUFF(4),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(5),
      Q => AUTOCORR_Q_BUFF(5),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(6),
      Q => AUTOCORR_Q_BUFF(6),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(7),
      Q => AUTOCORR_Q_BUFF(7),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(8),
      Q => AUTOCORR_Q_BUFF(8),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\AUTOCORR_Q_BUFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \AUTOCORR_I_BUFF[31]_i_2_n_0\,
      D => DETECTION_STS_AUTOCORR_Q(9),
      Q => AUTOCORR_Q_BUFF(9),
      R => \AUTOCORR_I_BUFF[31]_i_1_n_0\
    );
\COUNTER[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_i_1_n_0\
    );
\COUNTER[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_rep_i_1_n_0\
    );
\COUNTER[0]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_rep_i_1__0_n_0\
    );
\COUNTER[0]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_rep_i_1__1_n_0\
    );
\COUNTER[0]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_rep_i_1__2_n_0\
    );
\COUNTER[0]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \COUNTER[0]_rep_i_1__3_n_0\
    );
\COUNTER[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \COUNTER[31]_i_4_n_0\,
      I1 => \COUNTER[31]_i_2_n_0\,
      O => \COUNTER[31]_i_1_n_0\
    );
\COUNTER[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[27]\,
      I1 => \COUNTER_reg_n_0_[3]\,
      I2 => \COUNTER_reg_n_0_[25]\,
      I3 => \COUNTER_reg_n_0_[26]\,
      I4 => \COUNTER[31]_i_11_n_0\,
      I5 => \LTS_Q_BUFFER[15][15]_i_9_n_0\,
      O => \COUNTER[31]_i_10_n_0\
    );
\COUNTER[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[6]\,
      I1 => \COUNTER_reg_n_0_[7]\,
      O => \COUNTER[31]_i_11_n_0\
    );
\COUNTER[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540055555555"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE_reg(0),
      I2 => ROTATION_DATA_OUT_MARKER,
      I3 => ROTATION_DATA_OUT_STROBE,
      I4 => \COUNTER[31]_i_5_n_0\,
      I5 => \COUNTER[31]_i_6_n_0\,
      O => \COUNTER[31]_i_2_n_0\
    );
\COUNTER[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF80FF000280FF"
    )
        port map (
      I0 => \COUNTER[31]_i_7_n_0\,
      I1 => \COUNTER_reg_n_0_[4]\,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => RX_STATE_reg(0),
      I4 => RX_STATE_reg(1),
      I5 => \COUNTER[31]_i_8_n_0\,
      O => \COUNTER[31]_i_4_n_0\
    );
\COUNTER[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => RX_STATE_reg(2),
      O => \COUNTER[31]_i_5_n_0\
    );
\COUNTER[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F1F1FFFFFFFF"
    )
        port map (
      I0 => STOP_RX_DONE,
      I1 => p_0_in,
      I2 => RX_STATE_reg(0),
      I3 => \FSM_sequential_RX_STATE_reg[2]_i_8_n_0\,
      I4 => ROTATION_DATA_OUT_STROBE,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_34_n_0,
      O => \COUNTER[31]_i_6_n_0\
    );
\COUNTER[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => FFT_DATA_IN_START_i_9_n_0,
      I1 => FFT_DATA_IN_START_i_6_n_0,
      I2 => \COUNTER[31]_i_9_n_0\,
      I3 => \COUNTER[31]_i_10_n_0\,
      O => \COUNTER[31]_i_7_n_0\
    );
\COUNTER[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => STOP_RX_DONE,
      O => \COUNTER[31]_i_8_n_0\
    );
\COUNTER[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[0]_rep__1_n_0\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg_n_0_[24]\,
      I4 => \COUNTER_reg_n_0_[31]\,
      I5 => \COUNTER_reg_n_0_[30]\,
      O => \COUNTER[31]_i_9_n_0\
    );
\COUNTER_IQ[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => COUNTER_IQ(0),
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[0]_i_1_n_0\
    );
\COUNTER_IQ[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[12]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[10]_i_1_n_0\
    );
\COUNTER_IQ[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[12]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[11]_i_1_n_0\
    );
\COUNTER_IQ[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[12]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[12]_i_1_n_0\
    );
\COUNTER_IQ[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[16]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[13]_i_1_n_0\
    );
\COUNTER_IQ[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[16]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[14]_i_1_n_0\
    );
\COUNTER_IQ[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[16]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[15]_i_1_n_0\
    );
\COUNTER_IQ[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[16]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[16]_i_1_n_0\
    );
\COUNTER_IQ[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[20]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[17]_i_1_n_0\
    );
\COUNTER_IQ[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[20]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[18]_i_1_n_0\
    );
\COUNTER_IQ[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[20]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[19]_i_1_n_0\
    );
\COUNTER_IQ[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[4]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[1]_i_1_n_0\
    );
\COUNTER_IQ[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[20]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[20]_i_1_n_0\
    );
\COUNTER_IQ[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[24]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[21]_i_1_n_0\
    );
\COUNTER_IQ[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[24]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[22]_i_1_n_0\
    );
\COUNTER_IQ[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[24]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[23]_i_1_n_0\
    );
\COUNTER_IQ[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[24]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[24]_i_1_n_0\
    );
\COUNTER_IQ[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[28]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[25]_i_1_n_0\
    );
\COUNTER_IQ[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[28]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[26]_i_1_n_0\
    );
\COUNTER_IQ[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[28]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[27]_i_1_n_0\
    );
\COUNTER_IQ[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[28]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[28]_i_1_n_0\
    );
\COUNTER_IQ[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[31]_i_4_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[29]_i_1_n_0\
    );
\COUNTER_IQ[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[4]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[2]_i_1_n_0\
    );
\COUNTER_IQ[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[31]_i_4_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[30]_i_1_n_0\
    );
\COUNTER_IQ[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(2),
      O => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => COUNTER_IQ(31),
      I1 => DATA_IN_STROBE,
      I2 => RSTM,
      I3 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[31]_i_2_n_0\
    );
\COUNTER_IQ[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[31]_i_4_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[31]_i_3_n_0\
    );
\COUNTER_IQ[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[4]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[3]_i_1_n_0\
    );
\COUNTER_IQ[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[4]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[4]_i_1_n_0\
    );
\COUNTER_IQ[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[8]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[5]_i_1_n_0\
    );
\COUNTER_IQ[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[8]_i_2_n_6\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[6]_i_1_n_0\
    );
\COUNTER_IQ[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[8]_i_2_n_5\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[7]_i_1_n_0\
    );
\COUNTER_IQ[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[8]_i_2_n_4\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[8]_i_1_n_0\
    );
\COUNTER_IQ[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \COUNTER_IQ_reg[12]_i_2_n_7\,
      I1 => RSTM,
      I2 => DETECTION_SIGNAL_DETECTED,
      O => \COUNTER_IQ[9]_i_1_n_0\
    );
\COUNTER_IQ_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[0]_i_1_n_0\,
      Q => COUNTER_IQ(0),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[10]_i_1_n_0\,
      Q => COUNTER_IQ(10),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[11]_i_1_n_0\,
      Q => COUNTER_IQ(11),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[12]_i_1_n_0\,
      Q => COUNTER_IQ(12),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[8]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[12]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[12]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[12]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[12]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[12]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[12]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[12]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(12 downto 9)
    );
\COUNTER_IQ_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[13]_i_1_n_0\,
      Q => COUNTER_IQ(13),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[14]_i_1_n_0\,
      Q => COUNTER_IQ(14),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[15]_i_1_n_0\,
      Q => COUNTER_IQ(15),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[16]_i_1_n_0\,
      Q => COUNTER_IQ(16),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[12]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[16]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[16]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[16]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[16]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[16]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[16]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[16]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(16 downto 13)
    );
\COUNTER_IQ_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[17]_i_1_n_0\,
      Q => COUNTER_IQ(17),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[18]_i_1_n_0\,
      Q => COUNTER_IQ(18),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[19]_i_1_n_0\,
      Q => COUNTER_IQ(19),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[1]_i_1_n_0\,
      Q => COUNTER_IQ(1),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[20]_i_1_n_0\,
      Q => COUNTER_IQ(20),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[16]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[20]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[20]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[20]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[20]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[20]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[20]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[20]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(20 downto 17)
    );
\COUNTER_IQ_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[21]_i_1_n_0\,
      Q => COUNTER_IQ(21),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[22]_i_1_n_0\,
      Q => COUNTER_IQ(22),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[23]_i_1_n_0\,
      Q => COUNTER_IQ(23),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[24]_i_1_n_0\,
      Q => COUNTER_IQ(24),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[20]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[24]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[24]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[24]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[24]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[24]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[24]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[24]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(24 downto 21)
    );
\COUNTER_IQ_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[25]_i_1_n_0\,
      Q => COUNTER_IQ(25),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[26]_i_1_n_0\,
      Q => COUNTER_IQ(26),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[27]_i_1_n_0\,
      Q => COUNTER_IQ(27),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[28]_i_1_n_0\,
      Q => COUNTER_IQ(28),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[24]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[28]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[28]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[28]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[28]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[28]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[28]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[28]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(28 downto 25)
    );
\COUNTER_IQ_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[29]_i_1_n_0\,
      Q => COUNTER_IQ(29),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[2]_i_1_n_0\,
      Q => COUNTER_IQ(2),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[30]_i_1_n_0\,
      Q => COUNTER_IQ(30),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[31]_i_3_n_0\,
      Q => COUNTER_IQ(31),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_COUNTER_IQ_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \COUNTER_IQ_reg[31]_i_4_n_2\,
      CO(0) => \COUNTER_IQ_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_COUNTER_IQ_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \COUNTER_IQ_reg[31]_i_4_n_5\,
      O(1) => \COUNTER_IQ_reg[31]_i_4_n_6\,
      O(0) => \COUNTER_IQ_reg[31]_i_4_n_7\,
      S(3) => '0',
      S(2 downto 0) => COUNTER_IQ(31 downto 29)
    );
\COUNTER_IQ_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[3]_i_1_n_0\,
      Q => COUNTER_IQ(3),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[4]_i_1_n_0\,
      Q => COUNTER_IQ(4),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COUNTER_IQ_reg[4]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[4]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[4]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[4]_i_2_n_3\,
      CYINIT => COUNTER_IQ(0),
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[4]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[4]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[4]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[4]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(4 downto 1)
    );
\COUNTER_IQ_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[5]_i_1_n_0\,
      Q => COUNTER_IQ(5),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[6]_i_1_n_0\,
      Q => COUNTER_IQ(6),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[7]_i_1_n_0\,
      Q => COUNTER_IQ(7),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[8]_i_1_n_0\,
      Q => COUNTER_IQ(8),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_IQ_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_IQ_reg[4]_i_2_n_0\,
      CO(3) => \COUNTER_IQ_reg[8]_i_2_n_0\,
      CO(2) => \COUNTER_IQ_reg[8]_i_2_n_1\,
      CO(1) => \COUNTER_IQ_reg[8]_i_2_n_2\,
      CO(0) => \COUNTER_IQ_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNTER_IQ_reg[8]_i_2_n_4\,
      O(2) => \COUNTER_IQ_reg[8]_i_2_n_5\,
      O(1) => \COUNTER_IQ_reg[8]_i_2_n_6\,
      O(0) => \COUNTER_IQ_reg[8]_i_2_n_7\,
      S(3 downto 0) => COUNTER_IQ(8 downto 5)
    );
\COUNTER_IQ_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_IQ[31]_i_2_n_0\,
      D => \COUNTER_IQ[9]_i_1_n_0\,
      Q => COUNTER_IQ(9),
      S => \COUNTER_IQ[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\,
      O => \COUNTER_OFDM_SYMBOL[0]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL[31]_i_4_n_0\,
      I1 => \COUNTER_OFDM_SYMBOL[31]_i_5_n_0\,
      I2 => \COUNTER_OFDM_SYMBOL[31]_i_6_n_0\,
      I3 => RESET,
      I4 => RX_STATE_reg(1),
      O => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => RESET,
      I1 => \COUNTER_OFDM_SYMBOL[31]_i_6_n_0\,
      I2 => \COUNTER_OFDM_SYMBOL[31]_i_5_n_0\,
      I3 => \COUNTER_OFDM_SYMBOL[31]_i_4_n_0\,
      O => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_RX_STATE[2]_i_10_n_0\,
      I1 => \LTS_Q_BUFFER[63][15]_i_2_n_0\,
      I2 => \FSM_sequential_RX_STATE[2]_i_9_n_0\,
      I3 => \COUNTER_reg_n_0_[14]\,
      I4 => \COUNTER_reg_n_0_[13]\,
      I5 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      O => \COUNTER_OFDM_SYMBOL[31]_i_4_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      I3 => ROTATION_DATA_OUT_STROBE,
      O => \COUNTER_OFDM_SYMBOL[31]_i_5_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_RX_STATE[2]_i_10_n_0\,
      I1 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0,
      I2 => \COUNTER_OFDM_SYMBOL[31]_i_7_n_0\,
      I3 => \FSM_sequential_RX_STATE[2]_i_9_n_0\,
      I4 => \LTS_Q_BUFFER[15][15]_i_5_n_0\,
      I5 => RX_STATE_reg(0),
      O => \COUNTER_OFDM_SYMBOL[31]_i_6_n_0\
    );
\COUNTER_OFDM_SYMBOL[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => STOP_RX_DONE,
      I2 => p_0_in,
      I3 => RX_STATE_reg(2),
      I4 => ROTATION_DATA_OUT_STROBE,
      O => \COUNTER_OFDM_SYMBOL[31]_i_7_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => \COUNTER_OFDM_SYMBOL[0]_i_1_n_0\,
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(10),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[10]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(11),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[11]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(12),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[12]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(12 downto 9),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[12]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[11]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[10]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[9]\
    );
\COUNTER_OFDM_SYMBOL_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(13),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[13]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(14),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[14]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(15),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[15]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(16),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[16]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[12]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(16 downto 13),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[16]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[15]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[14]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[13]\
    );
\COUNTER_OFDM_SYMBOL_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(17),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[17]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(18),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[18]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(19),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[19]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(1),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[1]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(20),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[20]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[16]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(20 downto 17),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[20]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[19]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[18]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[17]\
    );
\COUNTER_OFDM_SYMBOL_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(21),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[21]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(22),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[22]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(23),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[23]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(24),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[24]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[20]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(24 downto 21),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[24]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[23]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[22]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[21]\
    );
\COUNTER_OFDM_SYMBOL_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(25),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[25]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(26),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[26]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(27),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[27]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(28),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[28]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[24]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(28 downto 25),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[28]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[27]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[26]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[25]\
    );
\COUNTER_OFDM_SYMBOL_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(29),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[29]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(2),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[2]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(30),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[30]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(31),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[31]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_COUNTER_OFDM_SYMBOL_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[31]_i_3_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_COUNTER_OFDM_SYMBOL_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in20(31 downto 29),
      S(3) => '0',
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[31]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[30]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[29]\
    );
\COUNTER_OFDM_SYMBOL_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(3),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[3]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(4),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[4]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_3\,
      CYINIT => \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(4 downto 1),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[4]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[3]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[2]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[1]\
    );
\COUNTER_OFDM_SYMBOL_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(5),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[5]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(6),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[6]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(7),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[7]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(8),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[8]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_OFDM_SYMBOL_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_OFDM_SYMBOL_reg[4]_i_1_n_0\,
      CO(3) => \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_0\,
      CO(2) => \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_1\,
      CO(1) => \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_2\,
      CO(0) => \COUNTER_OFDM_SYMBOL_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(8 downto 5),
      S(3) => \COUNTER_OFDM_SYMBOL_reg_n_0_[8]\,
      S(2) => \COUNTER_OFDM_SYMBOL_reg_n_0_[7]\,
      S(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[6]\,
      S(0) => \COUNTER_OFDM_SYMBOL_reg_n_0_[5]\
    );
\COUNTER_OFDM_SYMBOL_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER_OFDM_SYMBOL[31]_i_2_n_0\,
      D => in20(9),
      Q => \COUNTER_OFDM_SYMBOL_reg_n_0_[9]\,
      R => \COUNTER_OFDM_SYMBOL[31]_i_1_n_0\
    );
\COUNTER_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_i_1_n_0\,
      Q => \COUNTER_reg_n_0_[0]\,
      R => '0'
    );
\COUNTER_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_rep_i_1_n_0\,
      Q => \COUNTER_reg[0]_rep_n_0\,
      R => '0'
    );
\COUNTER_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_rep_i_1__0_n_0\,
      Q => \COUNTER_reg[0]_rep__0_n_0\,
      R => '0'
    );
\COUNTER_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_rep_i_1__1_n_0\,
      Q => \COUNTER_reg[0]_rep__1_n_0\,
      R => '0'
    );
\COUNTER_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_rep_i_1__2_n_0\,
      Q => \COUNTER_reg[0]_rep__2_n_0\,
      R => '0'
    );
\COUNTER_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => \COUNTER[0]_rep_i_1__3_n_0\,
      Q => \COUNTER_reg[0]_rep__3_n_0\,
      R => '0'
    );
\COUNTER_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(10),
      Q => \COUNTER_reg_n_0_[10]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(11),
      Q => \COUNTER_reg_n_0_[11]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(12),
      Q => \COUNTER_reg_n_0_[12]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[8]_i_1_n_0\,
      CO(3) => \COUNTER_reg[12]_i_1_n_0\,
      CO(2) => \COUNTER_reg[12]_i_1_n_1\,
      CO(1) => \COUNTER_reg[12]_i_1_n_2\,
      CO(0) => \COUNTER_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \COUNTER_reg_n_0_[12]\,
      S(2) => \COUNTER_reg_n_0_[11]\,
      S(1) => \COUNTER_reg_n_0_[10]\,
      S(0) => \COUNTER_reg_n_0_[9]\
    );
\COUNTER_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(13),
      Q => \COUNTER_reg_n_0_[13]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(14),
      Q => \COUNTER_reg_n_0_[14]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(15),
      Q => \COUNTER_reg_n_0_[15]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(16),
      Q => \COUNTER_reg_n_0_[16]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[12]_i_1_n_0\,
      CO(3) => \COUNTER_reg[16]_i_1_n_0\,
      CO(2) => \COUNTER_reg[16]_i_1_n_1\,
      CO(1) => \COUNTER_reg[16]_i_1_n_2\,
      CO(0) => \COUNTER_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \COUNTER_reg_n_0_[16]\,
      S(2) => \COUNTER_reg_n_0_[15]\,
      S(1) => \COUNTER_reg_n_0_[14]\,
      S(0) => \COUNTER_reg_n_0_[13]\
    );
\COUNTER_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(17),
      Q => \COUNTER_reg_n_0_[17]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(18),
      Q => \COUNTER_reg_n_0_[18]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(19),
      Q => \COUNTER_reg_n_0_[19]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(1),
      Q => \COUNTER_reg_n_0_[1]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(1),
      Q => \COUNTER_reg[1]_rep_n_0\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(1),
      Q => \COUNTER_reg[1]_rep__0_n_0\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(1),
      Q => \COUNTER_reg[1]_rep__1_n_0\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(1),
      Q => \COUNTER_reg[1]_rep__2_n_0\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(20),
      Q => \COUNTER_reg_n_0_[20]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[16]_i_1_n_0\,
      CO(3) => \COUNTER_reg[20]_i_1_n_0\,
      CO(2) => \COUNTER_reg[20]_i_1_n_1\,
      CO(1) => \COUNTER_reg[20]_i_1_n_2\,
      CO(0) => \COUNTER_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \COUNTER_reg_n_0_[20]\,
      S(2) => \COUNTER_reg_n_0_[19]\,
      S(1) => \COUNTER_reg_n_0_[18]\,
      S(0) => \COUNTER_reg_n_0_[17]\
    );
\COUNTER_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(21),
      Q => \COUNTER_reg_n_0_[21]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(22),
      Q => \COUNTER_reg_n_0_[22]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(23),
      Q => \COUNTER_reg_n_0_[23]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(24),
      Q => \COUNTER_reg_n_0_[24]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[20]_i_1_n_0\,
      CO(3) => \COUNTER_reg[24]_i_1_n_0\,
      CO(2) => \COUNTER_reg[24]_i_1_n_1\,
      CO(1) => \COUNTER_reg[24]_i_1_n_2\,
      CO(0) => \COUNTER_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \COUNTER_reg_n_0_[24]\,
      S(2) => \COUNTER_reg_n_0_[23]\,
      S(1) => \COUNTER_reg_n_0_[22]\,
      S(0) => \COUNTER_reg_n_0_[21]\
    );
\COUNTER_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(25),
      Q => \COUNTER_reg_n_0_[25]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(26),
      Q => \COUNTER_reg_n_0_[26]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(27),
      Q => \COUNTER_reg_n_0_[27]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(28),
      Q => \COUNTER_reg_n_0_[28]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[24]_i_1_n_0\,
      CO(3) => \COUNTER_reg[28]_i_1_n_0\,
      CO(2) => \COUNTER_reg[28]_i_1_n_1\,
      CO(1) => \COUNTER_reg[28]_i_1_n_2\,
      CO(0) => \COUNTER_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \COUNTER_reg_n_0_[28]\,
      S(2) => \COUNTER_reg_n_0_[27]\,
      S(1) => \COUNTER_reg_n_0_[26]\,
      S(0) => \COUNTER_reg_n_0_[25]\
    );
\COUNTER_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(29),
      Q => \COUNTER_reg_n_0_[29]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(2),
      Q => \COUNTER_reg_n_0_[2]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(30),
      Q => \COUNTER_reg_n_0_[30]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(31),
      Q => \COUNTER_reg_n_0_[31]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_COUNTER_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \COUNTER_reg[31]_i_3_n_2\,
      CO(0) => \COUNTER_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_COUNTER_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \COUNTER_reg_n_0_[31]\,
      S(1) => \COUNTER_reg_n_0_[30]\,
      S(0) => \COUNTER_reg_n_0_[29]\
    );
\COUNTER_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(3),
      Q => \COUNTER_reg_n_0_[3]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(4),
      Q => \COUNTER_reg_n_0_[4]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COUNTER_reg[4]_i_1_n_0\,
      CO(2) => \COUNTER_reg[4]_i_1_n_1\,
      CO(1) => \COUNTER_reg[4]_i_1_n_2\,
      CO(0) => \COUNTER_reg[4]_i_1_n_3\,
      CYINIT => \COUNTER_reg[0]_rep_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \COUNTER_reg_n_0_[4]\,
      S(2) => \COUNTER_reg_n_0_[3]\,
      S(1) => \COUNTER_reg_n_0_[2]\,
      S(0) => \COUNTER_reg_n_0_[1]\
    );
\COUNTER_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(5),
      Q => \COUNTER_reg_n_0_[5]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(6),
      Q => \COUNTER_reg_n_0_[6]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(7),
      Q => \COUNTER_reg_n_0_[7]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(8),
      Q => \COUNTER_reg_n_0_[8]\,
      R => \COUNTER[31]_i_1_n_0\
    );
\COUNTER_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNTER_reg[4]_i_1_n_0\,
      CO(3) => \COUNTER_reg[8]_i_1_n_0\,
      CO(2) => \COUNTER_reg[8]_i_1_n_1\,
      CO(1) => \COUNTER_reg[8]_i_1_n_2\,
      CO(0) => \COUNTER_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \COUNTER_reg_n_0_[8]\,
      S(2) => \COUNTER_reg_n_0_[7]\,
      S(1) => \COUNTER_reg_n_0_[6]\,
      S(0) => \COUNTER_reg_n_0_[5]\
    );
\COUNTER_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \COUNTER[31]_i_2_n_0\,
      D => data0(9),
      Q => \COUNTER_reg_n_0_[9]\,
      R => \COUNTER[31]_i_1_n_0\
    );
FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \^fft_data_in_first_symbol_marker\,
      I1 => RX_STATE_reg(2),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(1),
      I4 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_2_n_0,
      I5 => RSTM,
      O => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_1_n_0
    );
FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0,
      I1 => FFT_DATA_IN_START_i_5_n_0,
      I2 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_4_n_0,
      I3 => ROTATION_DATA_OUT_STROBE,
      I4 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I5 => \LTS_Q_BUFFER[15][15]_i_4_n_0\,
      O => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_2_n_0
    );
FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[14]\,
      I1 => \COUNTER_reg_n_0_[13]\,
      I2 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      O => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0
    );
FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[8]\,
      I1 => \COUNTER_reg_n_0_[7]\,
      I2 => \COUNTER_reg_n_0_[25]\,
      I3 => \COUNTER_reg_n_0_[26]\,
      I4 => \COUNTER_reg_n_0_[16]\,
      I5 => \COUNTER_reg_n_0_[17]\,
      O => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_4_n_0
    );
FFT_DATA_IN_FIRST_SYMBOL_MARKER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_1_n_0,
      Q => \^fft_data_in_first_symbol_marker\,
      R => '0'
    );
FFT_DATA_IN_START_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEAA82AA"
    )
        port map (
      I0 => \^fft_data_in_start\,
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => FFT_DATA_IN_START_i_2_n_0,
      I5 => RSTM,
      O => FFT_DATA_IN_START_i_1_n_0
    );
FFT_DATA_IN_START_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[14]\,
      I1 => \COUNTER_reg_n_0_[15]\,
      O => FFT_DATA_IN_START_i_10_n_0
    );
FFT_DATA_IN_START_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800088088"
    )
        port map (
      I0 => FFT_DATA_IN_START_i_3_n_0,
      I1 => ROTATION_DATA_OUT_STROBE,
      I2 => RX_STATE_reg(0),
      I3 => FFT_DATA_IN_START_i_4_n_0,
      I4 => FFT_DATA_IN_START_i_5_n_0,
      I5 => \COUNTER_reg_n_0_[7]\,
      O => FFT_DATA_IN_START_i_2_n_0
    );
FFT_DATA_IN_START_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FFT_DATA_IN_START_i_6_n_0,
      I1 => FFT_DATA_IN_START_i_7_n_0,
      I2 => FFT_DATA_IN_START_i_8_n_0,
      I3 => \COUNTER_reg_n_0_[26]\,
      I4 => \COUNTER_reg_n_0_[27]\,
      I5 => FFT_DATA_IN_START_i_9_n_0,
      O => FFT_DATA_IN_START_i_3_n_0
    );
FFT_DATA_IN_START_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \LTS_Q_BUFFER[16][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[5]\,
      I2 => \COUNTER_reg_n_0_[4]\,
      I3 => \COUNTER_reg_n_0_[7]\,
      I4 => \COUNTER_reg_n_0_[6]\,
      O => FFT_DATA_IN_START_i_4_n_0
    );
FFT_DATA_IN_START_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[4]\,
      I1 => \COUNTER_reg_n_0_[5]\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \COUNTER_reg_n_0_[1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \COUNTER_reg_n_0_[3]\,
      O => FFT_DATA_IN_START_i_5_n_0
    );
FFT_DATA_IN_START_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[8]\,
      I1 => \COUNTER_reg_n_0_[9]\,
      I2 => \LTS_Q_BUFFER[17][15]_i_7_n_0\,
      I3 => FFT_DATA_IN_START_i_10_n_0,
      I4 => \COUNTER_reg_n_0_[12]\,
      I5 => \COUNTER_reg_n_0_[13]\,
      O => FFT_DATA_IN_START_i_6_n_0
    );
FFT_DATA_IN_START_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[29]\,
      I1 => \COUNTER_reg_n_0_[28]\,
      I2 => \COUNTER_reg_n_0_[31]\,
      I3 => \COUNTER_reg_n_0_[30]\,
      O => FFT_DATA_IN_START_i_7_n_0
    );
FFT_DATA_IN_START_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[24]\,
      I1 => \COUNTER_reg_n_0_[25]\,
      O => FFT_DATA_IN_START_i_8_n_0
    );
FFT_DATA_IN_START_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_3_n_0\,
      I1 => \COUNTER_reg_n_0_[20]\,
      I2 => \COUNTER_reg_n_0_[21]\,
      I3 => \COUNTER_reg_n_0_[18]\,
      I4 => \COUNTER_reg_n_0_[19]\,
      O => FFT_DATA_IN_START_i_9_n_0
    );
FFT_DATA_IN_START_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => FFT_DATA_IN_START_i_1_n_0,
      Q => \^fft_data_in_start\,
      R => '0'
    );
FFT_DATA_IN_STROBE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEAA82AA"
    )
        port map (
      I0 => \^fft_data_in_strobe\,
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => ROTATION_DATA_OUT_STROBE,
      I5 => RSTM,
      O => FFT_DATA_IN_STROBE_i_1_n_0
    );
FFT_DATA_IN_STROBE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => FFT_DATA_IN_STROBE_i_1_n_0,
      Q => \^fft_data_in_strobe\,
      R => '0'
    );
\FFT_IDATA_IN[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      O => RSTM
    );
\FFT_IDATA_IN[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => ROTATION_DATA_OUT_STROBE,
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(2),
      O => \FFT_IDATA_IN[15]_i_2_n_0\
    );
\FFT_IDATA_IN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(0),
      Q => FFT_IDATA_IN(0),
      R => RSTM
    );
\FFT_IDATA_IN_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(10),
      Q => FFT_IDATA_IN(10),
      R => RSTM
    );
\FFT_IDATA_IN_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(11),
      Q => FFT_IDATA_IN(11),
      R => RSTM
    );
\FFT_IDATA_IN_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(12),
      Q => FFT_IDATA_IN(12),
      R => RSTM
    );
\FFT_IDATA_IN_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(13),
      Q => FFT_IDATA_IN(13),
      R => RSTM
    );
\FFT_IDATA_IN_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(14),
      Q => FFT_IDATA_IN(14),
      R => RSTM
    );
\FFT_IDATA_IN_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(15),
      Q => FFT_IDATA_IN(15),
      R => RSTM
    );
\FFT_IDATA_IN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(1),
      Q => FFT_IDATA_IN(1),
      R => RSTM
    );
\FFT_IDATA_IN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(2),
      Q => FFT_IDATA_IN(2),
      R => RSTM
    );
\FFT_IDATA_IN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(3),
      Q => FFT_IDATA_IN(3),
      R => RSTM
    );
\FFT_IDATA_IN_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(4),
      Q => FFT_IDATA_IN(4),
      R => RSTM
    );
\FFT_IDATA_IN_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(5),
      Q => FFT_IDATA_IN(5),
      R => RSTM
    );
\FFT_IDATA_IN_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(6),
      Q => FFT_IDATA_IN(6),
      R => RSTM
    );
\FFT_IDATA_IN_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(7),
      Q => FFT_IDATA_IN(7),
      R => RSTM
    );
\FFT_IDATA_IN_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(8),
      Q => FFT_IDATA_IN(8),
      R => RSTM
    );
\FFT_IDATA_IN_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => A(9),
      Q => FFT_IDATA_IN(9),
      R => RSTM
    );
\FFT_QDATA_IN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => FFT_QDATA_IN(0),
      R => RSTM
    );
\FFT_QDATA_IN_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => FFT_QDATA_IN(10),
      R => RSTM
    );
\FFT_QDATA_IN_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => FFT_QDATA_IN(11),
      R => RSTM
    );
\FFT_QDATA_IN_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => FFT_QDATA_IN(12),
      R => RSTM
    );
\FFT_QDATA_IN_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => FFT_QDATA_IN(13),
      R => RSTM
    );
\FFT_QDATA_IN_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => FFT_QDATA_IN(14),
      R => RSTM
    );
\FFT_QDATA_IN_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => FFT_QDATA_IN(15),
      R => RSTM
    );
\FFT_QDATA_IN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => FFT_QDATA_IN(1),
      R => RSTM
    );
\FFT_QDATA_IN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => FFT_QDATA_IN(2),
      R => RSTM
    );
\FFT_QDATA_IN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => FFT_QDATA_IN(3),
      R => RSTM
    );
\FFT_QDATA_IN_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => FFT_QDATA_IN(4),
      R => RSTM
    );
\FFT_QDATA_IN_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => FFT_QDATA_IN(5),
      R => RSTM
    );
\FFT_QDATA_IN_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => FFT_QDATA_IN(6),
      R => RSTM
    );
\FFT_QDATA_IN_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => FFT_QDATA_IN(7),
      R => RSTM
    );
\FFT_QDATA_IN_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => FFT_QDATA_IN(8),
      R => RSTM
    );
\FFT_QDATA_IN_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_IDATA_IN[15]_i_2_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => FFT_QDATA_IN(9),
      R => RSTM
    );
\FPGA_REG_WRITE_DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75BA3030303030"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[0]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => ROTATION_PHASE_NEW_DIFF4(4),
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[0]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(8),
      O => \FPGA_REG_WRITE_DATA[0]_i_11_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(7),
      O => \FPGA_REG_WRITE_DATA[0]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(6),
      O => \FPGA_REG_WRITE_DATA[0]_i_13_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(5),
      O => \FPGA_REG_WRITE_DATA[0]_i_14_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(0),
      O => \FPGA_REG_WRITE_DATA[0]_i_15_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(4),
      O => \FPGA_REG_WRITE_DATA[0]_i_16_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(3),
      O => \FPGA_REG_WRITE_DATA[0]_i_17_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(2),
      O => \FPGA_REG_WRITE_DATA[0]_i_18_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(1),
      O => \FPGA_REG_WRITE_DATA[0]_i_19_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF5(6),
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(6),
      O => \FPGA_REG_WRITE_DATA[0]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[0]\,
      O => \FPGA_REG_WRITE_DATA[0]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\,
      O => \FPGA_REG_WRITE_DATA[0]_i_6_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[3]\,
      O => \FPGA_REG_WRITE_DATA[0]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[2]\,
      O => \FPGA_REG_WRITE_DATA[0]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[1]\,
      O => \FPGA_REG_WRITE_DATA[0]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[10]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_6\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[10]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_6\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(16),
      O => \FPGA_REG_WRITE_DATA[10]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[11]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_5\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[11]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_5\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(17),
      O => \FPGA_REG_WRITE_DATA[11]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[12]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_4\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[12]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_10_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_11_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_4\,
      I1 => ATAN_PHASE_OUT(18),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[12]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(16),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_4_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(15),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(14),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_6_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(13),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\,
      O => \FPGA_REG_WRITE_DATA[12]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[13]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_7\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[13]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_7\,
      I1 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[13]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FF8888888888"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA[15]_i_2_n_0\,
      I1 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_6\,
      I3 => \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[14]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA[15]_i_2_n_0\,
      I1 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_5\,
      I3 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I4 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[15]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      I1 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      O => \FPGA_REG_WRITE_DATA[15]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00AEAA0C000C00"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I3 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I4 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[19]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(17),
      I1 => ROTATION_PHASE_NEW_DIFF5(17),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_10_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(16),
      I1 => ROTATION_PHASE_NEW_DIFF5(16),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_11_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(15),
      I1 => ROTATION_PHASE_NEW_DIFF5(15),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_16_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(18),
      O => \FPGA_REG_WRITE_DATA[19]_i_17_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(17),
      O => \FPGA_REG_WRITE_DATA[19]_i_18_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_19_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_20_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_21_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(16),
      O => \FPGA_REG_WRITE_DATA[19]_i_22_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(15),
      O => \FPGA_REG_WRITE_DATA[19]_i_23_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(14),
      O => \FPGA_REG_WRITE_DATA[19]_i_24_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(13),
      O => \FPGA_REG_WRITE_DATA[19]_i_25_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF5(19),
      I1 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF4(19),
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_6_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF4(18),
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\,
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(17),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[19]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF5(18),
      I1 => ATAN_PHASE_OUT(18),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[19]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[1]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_7\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[1]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_7\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(7),
      O => \FPGA_REG_WRITE_DATA[1]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[2]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_6\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[2]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_6\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(8),
      O => \FPGA_REG_WRITE_DATA[2]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[3]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_5\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[3]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_5\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(9),
      O => \FPGA_REG_WRITE_DATA[3]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[4]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_4\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[4]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(9),
      I1 => ROTATION_PHASE_NEW_DIFF5(9),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[4]_i_10_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(8),
      I1 => ROTATION_PHASE_NEW_DIFF5(8),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[4]_i_11_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(7),
      I1 => ROTATION_PHASE_NEW_DIFF5(7),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[4]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_14_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_15_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_16_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_17_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_4\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(10),
      O => \FPGA_REG_WRITE_DATA[4]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(8),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(7),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_6_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(6),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(5),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[4]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(10),
      I1 => ROTATION_PHASE_NEW_DIFF5(10),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[4]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[5]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_7\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[5]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_7\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(11),
      O => \FPGA_REG_WRITE_DATA[5]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[6]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_6\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[6]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_6\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(12),
      O => \FPGA_REG_WRITE_DATA[6]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[7]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_5\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[7]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_5\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(13),
      O => \FPGA_REG_WRITE_DATA[7]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[8]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_4\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[8]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(13),
      I1 => ROTATION_PHASE_NEW_DIFF5(13),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[8]_i_10_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(12),
      I1 => ROTATION_PHASE_NEW_DIFF5(12),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[8]_i_11_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(11),
      I1 => ROTATION_PHASE_NEW_DIFF5(11),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[8]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_15_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_16_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_17_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_18_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(12),
      O => \FPGA_REG_WRITE_DATA[8]_i_19_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_4\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(14),
      O => \FPGA_REG_WRITE_DATA[8]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(11),
      O => \FPGA_REG_WRITE_DATA[8]_i_20_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(10),
      O => \FPGA_REG_WRITE_DATA[8]_i_21_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ATAN_PHASE_OUT(9),
      O => \FPGA_REG_WRITE_DATA[8]_i_22_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(12),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(11),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_6_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(10),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\,
      I1 => ROTATION_PHASE_NEW_DIFF4(9),
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \FPGA_REG_WRITE_DATA[8]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => ATAN_PHASE_OUT(14),
      I1 => ROTATION_PHASE_NEW_DIFF5(14),
      I2 => ATAN_PHASE_OUT(19),
      O => \FPGA_REG_WRITE_DATA[8]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5EAC0C0C0C0C0"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA[9]_i_2_n_0\,
      I2 => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      I3 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_7\,
      I4 => \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\,
      I5 => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      O => \FPGA_REG_WRITE_DATA[9]_i_1_n_0\
    );
\FPGA_REG_WRITE_DATA[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_7\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(15),
      O => \FPGA_REG_WRITE_DATA[9]_i_2_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[0]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(0),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_3\,
      CYINIT => \FPGA_REG_WRITE_DATA[0]_i_15_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \FPGA_REG_WRITE_DATA[0]_i_16_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[0]_i_17_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[0]_i_18_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[0]_i_19_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_3\,
      CYINIT => \FPGA_REG_WRITE_DATA[0]_i_5_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => ROTATION_PHASE_NEW_DIFF4(4),
      O(2 downto 0) => \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_3_O_UNCONNECTED\(2 downto 0),
      S(3) => \FPGA_REG_WRITE_DATA[0]_i_6_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[0]_i_7_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[0]_i_8_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[0]_i_9_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[0]_i_10_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => ROTATION_PHASE_NEW_DIFF5(8 downto 6),
      O(0) => \NLW_FPGA_REG_WRITE_DATA_reg[0]_i_4_O_UNCONNECTED\(0),
      S(3) => \FPGA_REG_WRITE_DATA[0]_i_11_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[0]_i_12_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[0]_i_13_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[0]_i_14_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[10]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(10),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[11]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(11),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[12]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(12),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[12]_i_4_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[12]_i_5_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[12]_i_6_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[12]_i_7_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF4(16 downto 13),
      S(3) => \FPGA_REG_WRITE_DATA[12]_i_9_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[12]_i_10_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[12]_i_11_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[12]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[13]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(13),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[14]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(14),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[15]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(15),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[19]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(16),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_0\,
      CO(3 downto 2) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_13_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => ROTATION_PHASE_NEW_DIFF5(19 downto 17),
      S(3) => '0',
      S(2) => \FPGA_REG_WRITE_DATA[19]_i_16_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[19]_i_17_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_18_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[12]_i_8_n_0\,
      CO(3 downto 2) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_14_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_14_O_UNCONNECTED\(3),
      O(2 downto 0) => ROTATION_PHASE_NEW_DIFF4(19 downto 17),
      S(3) => '0',
      S(2) => \FPGA_REG_WRITE_DATA[19]_i_19_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[19]_i_20_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_21_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF5(16 downto 13),
      S(3) => \FPGA_REG_WRITE_DATA[19]_i_22_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[19]_i_23_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[19]_i_24_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_25_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_0\,
      CO(3 downto 2) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      CO(0) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_5_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      CO(2) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_FPGA_REG_WRITE_DATA_reg[19]_i_3_O_UNCONNECTED\(3),
      O(2) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_7\,
      S(3) => '1',
      S(2) => \FPGA_REG_WRITE_DATA[19]_i_6_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[19]_i_7_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[19]_i_9_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[19]_i_10_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[19]_i_11_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[19]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[1]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(1),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[2]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(2),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[3]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(3),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[4]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(4),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[4]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[0]_i_3_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF4(8 downto 5),
      S(3) => \FPGA_REG_WRITE_DATA[4]_i_14_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[4]_i_15_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[4]_i_16_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[4]_i_17_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_3\,
      CYINIT => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[4]_i_5_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[4]_i_6_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[4]_i_7_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[4]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_3\,
      CYINIT => \FPGA_REG_WRITE_DATA[0]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[4]_i_9_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[4]_i_10_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[4]_i_11_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[4]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[5]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(5),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[6]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(6),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[7]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(7),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[8]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(8),
      R => '0'
    );
\FPGA_REG_WRITE_DATA_reg[8]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[4]_i_13_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF4(12 downto 9),
      S(3) => \FPGA_REG_WRITE_DATA[8]_i_15_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[8]_i_16_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[8]_i_17_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[8]_i_18_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[0]_i_4_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF5(12 downto 9),
      S(3) => \FPGA_REG_WRITE_DATA[8]_i_19_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[8]_i_20_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[8]_i_21_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[8]_i_22_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[8]_i_5_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[8]_i_6_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[8]_i_7_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[8]_i_8_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_0\,
      CO(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_0\,
      CO(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_1\,
      CO(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_2\,
      CO(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_4\,
      O(2) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_5\,
      O(1) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_6\,
      O(0) => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_7\,
      S(3) => \FPGA_REG_WRITE_DATA[8]_i_9_n_0\,
      S(2) => \FPGA_REG_WRITE_DATA[8]_i_10_n_0\,
      S(1) => \FPGA_REG_WRITE_DATA[8]_i_11_n_0\,
      S(0) => \FPGA_REG_WRITE_DATA[8]_i_12_n_0\
    );
\FPGA_REG_WRITE_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FPGA_REG_WRITE_DATA[9]_i_1_n_0\,
      Q => FPGA_REG_WRITE_DATA(9),
      R => '0'
    );
FPGA_REG_WRITE_STROBE_PHASE_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      O => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0
    );
FPGA_REG_WRITE_STROBE_PHASE_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      Q => FPGA_REG_WRITE_STROBE_PHASE_1,
      R => '0'
    );
FPGA_REG_WRITE_STROBE_PHASE_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ATAN_PHASE_OUT_STROBE,
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(2),
      O => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0
    );
FPGA_REG_WRITE_STROBE_PHASE_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => FPGA_REG_WRITE_STROBE_PHASE_2_i_1_n_0,
      Q => FPGA_REG_WRITE_STROBE_PHASE_2,
      R => '0'
    );
\FSM_sequential_RX_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBA888A"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => \FSM_sequential_RX_STATE[2]_i_2_n_0\,
      I2 => \FSM_sequential_RX_STATE[2]_i_3_n_0\,
      I3 => \FSM_sequential_RX_STATE[2]_i_4_n_0\,
      I4 => \RX_STATE__0\(0),
      I5 => RESET,
      O => \FSM_sequential_RX_STATE[0]_i_1_n_0\
    );
\FSM_sequential_RX_STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFEFF0"
    )
        port map (
      I0 => STOP_RX_DONE,
      I1 => p_0_in,
      I2 => RX_STATE_reg(2),
      I3 => RX_STATE_reg(1),
      I4 => DETECTION_SIGNAL_DETECTED,
      I5 => RX_STATE_reg(0),
      O => \RX_STATE__0\(0)
    );
\FSM_sequential_RX_STATE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009A9AAA8A"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => \FSM_sequential_RX_STATE[2]_i_2_n_0\,
      I2 => \FSM_sequential_RX_STATE[1]_i_2_n_0\,
      I3 => \FSM_sequential_RX_STATE[1]_i_3_n_0\,
      I4 => RX_STATE_reg(0),
      I5 => RESET,
      O => \FSM_sequential_RX_STATE[1]_i_1_n_0\
    );
\FSM_sequential_RX_STATE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \FSM_sequential_RX_STATE[1]_i_4_n_0\,
      I1 => \FSM_sequential_RX_STATE[2]_i_10_n_0\,
      I2 => \LTS_Q_BUFFER[63][15]_i_2_n_0\,
      I3 => \FSM_sequential_RX_STATE[2]_i_9_n_0\,
      I4 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0,
      I5 => \FSM_sequential_RX_STATE[2]_i_4_n_0\,
      O => \FSM_sequential_RX_STATE[1]_i_2_n_0\
    );
\FSM_sequential_RX_STATE[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => STOP_RX_DONE,
      I1 => p_0_in,
      I2 => RX_STATE_reg(2),
      O => \FSM_sequential_RX_STATE[1]_i_3_n_0\
    );
\FSM_sequential_RX_STATE[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ROTATION_DATA_OUT_STROBE,
      I1 => RX_STATE_reg(0),
      O => \FSM_sequential_RX_STATE[1]_i_4_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBA888A"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => \FSM_sequential_RX_STATE[2]_i_2_n_0\,
      I2 => \FSM_sequential_RX_STATE[2]_i_3_n_0\,
      I3 => \FSM_sequential_RX_STATE[2]_i_4_n_0\,
      I4 => \RX_STATE__0\(2),
      I5 => RESET,
      O => \FSM_sequential_RX_STATE[2]_i_1_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I1 => \LTS_Q_BUFFER[15][15]_i_8_n_0\,
      I2 => \FSM_sequential_RX_STATE[2]_i_22_n_0\,
      I3 => \COUNTER_reg_n_0_[29]\,
      I4 => \COUNTER_reg_n_0_[28]\,
      I5 => \COUNTER_reg_n_0_[27]\,
      O => \FSM_sequential_RX_STATE[2]_i_10_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[30]\,
      I1 => \COUNTER_reg_n_0_[31]\,
      O => \FSM_sequential_RX_STATE[2]_i_13_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[28]\,
      I1 => \COUNTER_reg_n_0_[29]\,
      O => \FSM_sequential_RX_STATE[2]_i_14_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[26]\,
      I1 => \COUNTER_reg_n_0_[27]\,
      O => \FSM_sequential_RX_STATE[2]_i_15_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[24]\,
      I1 => \COUNTER_reg_n_0_[25]\,
      O => \FSM_sequential_RX_STATE[2]_i_16_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[31]\,
      I1 => \COUNTER_reg_n_0_[30]\,
      O => \FSM_sequential_RX_STATE[2]_i_17_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[29]\,
      I1 => \COUNTER_reg_n_0_[28]\,
      O => \FSM_sequential_RX_STATE[2]_i_18_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[27]\,
      I1 => \COUNTER_reg_n_0_[26]\,
      O => \FSM_sequential_RX_STATE[2]_i_19_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004F0F4F0F4F0F4F"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => \FSM_sequential_RX_STATE[2]_i_6_n_0\,
      I2 => \FSM_sequential_RX_STATE[2]_i_7_n_0\,
      I3 => RX_STATE_reg(0),
      I4 => ROTATION_DATA_OUT_STROBE,
      I5 => \FSM_sequential_RX_STATE_reg[2]_i_8_n_0\,
      O => \FSM_sequential_RX_STATE[2]_i_2_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[25]\,
      I1 => \COUNTER_reg_n_0_[24]\,
      O => \FSM_sequential_RX_STATE[2]_i_20_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[16]\,
      I1 => \COUNTER_reg_n_0_[17]\,
      O => \FSM_sequential_RX_STATE[2]_i_21_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2FFFFF2FF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[21]\,
      I1 => \COUNTER_reg_n_0_[22]\,
      I2 => \COUNTER_reg_n_0_[23]\,
      I3 => \COUNTER_reg_n_0_[6]\,
      I4 => \COUNTER_reg_n_0_[7]\,
      I5 => \COUNTER_reg_n_0_[8]\,
      O => \FSM_sequential_RX_STATE[2]_i_22_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[30]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[31]\,
      O => \FSM_sequential_RX_STATE[2]_i_24_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[29]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[28]\,
      O => \FSM_sequential_RX_STATE[2]_i_25_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[27]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[26]\,
      O => \FSM_sequential_RX_STATE[2]_i_26_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[25]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[24]\,
      O => \FSM_sequential_RX_STATE[2]_i_27_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[30]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[31]\,
      O => \FSM_sequential_RX_STATE[2]_i_28_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[28]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[29]\,
      O => \FSM_sequential_RX_STATE[2]_i_29_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_3_n_0,
      I1 => \FSM_sequential_RX_STATE[2]_i_9_n_0\,
      I2 => \LTS_Q_BUFFER[63][15]_i_2_n_0\,
      I3 => \FSM_sequential_RX_STATE[2]_i_10_n_0\,
      I4 => RX_STATE_reg(0),
      I5 => ROTATION_DATA_OUT_STROBE,
      O => \FSM_sequential_RX_STATE[2]_i_3_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[26]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[27]\,
      O => \FSM_sequential_RX_STATE[2]_i_30_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[24]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[25]\,
      O => \FSM_sequential_RX_STATE[2]_i_31_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[22]\,
      I1 => \COUNTER_reg_n_0_[23]\,
      O => \FSM_sequential_RX_STATE[2]_i_33_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[20]\,
      I1 => \COUNTER_reg_n_0_[21]\,
      O => \FSM_sequential_RX_STATE[2]_i_34_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[18]\,
      I1 => \COUNTER_reg_n_0_[19]\,
      O => \FSM_sequential_RX_STATE[2]_i_35_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[16]\,
      I1 => \COUNTER_reg_n_0_[17]\,
      O => \FSM_sequential_RX_STATE[2]_i_36_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[23]\,
      I1 => \COUNTER_reg_n_0_[22]\,
      O => \FSM_sequential_RX_STATE[2]_i_37_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[21]\,
      I1 => \COUNTER_reg_n_0_[20]\,
      O => \FSM_sequential_RX_STATE[2]_i_38_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[19]\,
      I1 => \COUNTER_reg_n_0_[18]\,
      O => \FSM_sequential_RX_STATE[2]_i_39_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F8F"
    )
        port map (
      I0 => ROTATION_DATA_OUT_MARKER,
      I1 => ROTATION_DATA_OUT_STROBE,
      I2 => RX_STATE_reg(2),
      I3 => RX_STATE_reg(0),
      I4 => RX_STATE_reg(1),
      O => \FSM_sequential_RX_STATE[2]_i_4_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[17]\,
      I1 => \COUNTER_reg_n_0_[16]\,
      O => \FSM_sequential_RX_STATE[2]_i_40_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[23]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[22]\,
      O => \FSM_sequential_RX_STATE[2]_i_42_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[21]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[20]\,
      O => \FSM_sequential_RX_STATE[2]_i_43_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[19]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[18]\,
      O => \FSM_sequential_RX_STATE[2]_i_44_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[17]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[16]\,
      O => \FSM_sequential_RX_STATE[2]_i_45_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[22]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[23]\,
      O => \FSM_sequential_RX_STATE[2]_i_46_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[20]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[21]\,
      O => \FSM_sequential_RX_STATE[2]_i_47_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[18]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[19]\,
      O => \FSM_sequential_RX_STATE[2]_i_48_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[16]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[17]\,
      O => \FSM_sequential_RX_STATE[2]_i_49_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0EF00"
    )
        port map (
      I0 => STOP_RX_DONE,
      I1 => p_0_in,
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(2),
      I4 => RX_STATE_reg(0),
      O => \RX_STATE__0\(2)
    );
\FSM_sequential_RX_STATE[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[14]\,
      I1 => \COUNTER_reg_n_0_[15]\,
      O => \FSM_sequential_RX_STATE[2]_i_51_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[12]\,
      I1 => \COUNTER_reg_n_0_[13]\,
      O => \FSM_sequential_RX_STATE[2]_i_52_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[10]\,
      I1 => \COUNTER_reg_n_0_[11]\,
      O => \FSM_sequential_RX_STATE[2]_i_53_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[8]\,
      I1 => \COUNTER_reg_n_0_[9]\,
      O => \FSM_sequential_RX_STATE[2]_i_54_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[15]\,
      I1 => \COUNTER_reg_n_0_[14]\,
      O => \FSM_sequential_RX_STATE[2]_i_55_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[13]\,
      I1 => \COUNTER_reg_n_0_[12]\,
      O => \FSM_sequential_RX_STATE[2]_i_56_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[11]\,
      I1 => \COUNTER_reg_n_0_[10]\,
      O => \FSM_sequential_RX_STATE[2]_i_57_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[9]\,
      I1 => \COUNTER_reg_n_0_[8]\,
      O => \FSM_sequential_RX_STATE[2]_i_58_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => ATAN_PHASE_OUT_STROBE,
      O => \FSM_sequential_RX_STATE[2]_i_6_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[15]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[14]\,
      O => \FSM_sequential_RX_STATE[2]_i_60_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[13]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[12]\,
      O => \FSM_sequential_RX_STATE[2]_i_61_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[11]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[10]\,
      O => \FSM_sequential_RX_STATE[2]_i_62_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[9]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[8]\,
      O => \FSM_sequential_RX_STATE[2]_i_63_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[14]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[15]\,
      O => \FSM_sequential_RX_STATE[2]_i_64_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[12]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[13]\,
      O => \FSM_sequential_RX_STATE[2]_i_65_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[10]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[11]\,
      O => \FSM_sequential_RX_STATE[2]_i_66_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[8]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[9]\,
      O => \FSM_sequential_RX_STATE[2]_i_67_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[7]\,
      I1 => \COUNTER_reg_n_0_[6]\,
      O => \FSM_sequential_RX_STATE[2]_i_68_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[4]\,
      I1 => \COUNTER_reg_n_0_[5]\,
      O => \FSM_sequential_RX_STATE[2]_i_69_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FFFFFF"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => p_0_in,
      I2 => STOP_RX_DONE,
      I3 => RX_STATE_reg(2),
      I4 => RX_STATE_reg(1),
      O => \FSM_sequential_RX_STATE[2]_i_7_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg_n_0_[3]\,
      O => \FSM_sequential_RX_STATE[2]_i_70_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[0]\,
      I1 => \COUNTER_reg_n_0_[1]\,
      O => \FSM_sequential_RX_STATE[2]_i_71_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[7]\,
      I1 => \COUNTER_reg_n_0_[6]\,
      O => \FSM_sequential_RX_STATE[2]_i_72_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[5]\,
      I1 => \COUNTER_reg_n_0_[4]\,
      O => \FSM_sequential_RX_STATE[2]_i_73_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \COUNTER_reg_n_0_[2]\,
      O => \FSM_sequential_RX_STATE[2]_i_74_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[1]\,
      I1 => \COUNTER_reg_n_0_[0]\,
      O => \FSM_sequential_RX_STATE[2]_i_75_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[7]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[6]\,
      O => \FSM_sequential_RX_STATE[2]_i_76_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[5]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[4]\,
      O => \FSM_sequential_RX_STATE[2]_i_77_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[1]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\,
      O => \FSM_sequential_RX_STATE[2]_i_78_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[6]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[7]\,
      O => \FSM_sequential_RX_STATE[2]_i_79_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[4]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[5]\,
      O => \FSM_sequential_RX_STATE[2]_i_80_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[2]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[3]\,
      O => \FSM_sequential_RX_STATE[2]_i_81_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_OFDM_SYMBOL_reg_n_0_[0]\,
      I1 => \COUNTER_OFDM_SYMBOL_reg_n_0_[1]\,
      O => \FSM_sequential_RX_STATE[2]_i_82_n_0\
    );
\FSM_sequential_RX_STATE[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_6_n_0\,
      I1 => \FSM_sequential_RX_STATE[2]_i_21_n_0\,
      I2 => \COUNTER_reg_n_0_[26]\,
      I3 => \COUNTER_reg_n_0_[25]\,
      I4 => \COUNTER_reg_n_0_[7]\,
      I5 => \COUNTER_reg_n_0_[8]\,
      O => \FSM_sequential_RX_STATE[2]_i_9_n_0\
    );
\FSM_sequential_RX_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FSM_sequential_RX_STATE[0]_i_1_n_0\,
      Q => RX_STATE_reg(0),
      R => '0'
    );
\FSM_sequential_RX_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FSM_sequential_RX_STATE[1]_i_1_n_0\,
      Q => RX_STATE_reg(1),
      R => '0'
    );
\FSM_sequential_RX_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \FSM_sequential_RX_STATE[2]_i_1_n_0\,
      Q => RX_STATE_reg(2),
      R => '0'
    );
\FSM_sequential_RX_STATE_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_23_n_0\,
      CO(3) => p_0_in,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_11_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_11_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_24_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_25_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_26_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_27_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_28_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_29_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_30_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_31_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_32_n_0\,
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_12_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_12_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_12_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_33_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_34_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_35_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_36_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_37_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_38_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_39_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_40_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_41_n_0\,
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_23_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_23_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_23_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_42_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_43_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_44_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_45_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_46_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_47_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_48_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_49_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_50_n_0\,
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_32_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_32_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_32_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_51_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_52_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_53_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_54_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_55_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_56_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_57_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_58_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_59_n_0\,
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_41_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_41_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_41_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_60_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_61_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_62_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_63_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_64_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_65_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_66_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_67_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_50_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_50_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_50_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_50_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_68_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_69_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_70_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_71_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_72_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_73_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_74_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_75_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_59_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_59_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_59_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_76_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_77_n_0\,
      DI(1) => \COUNTER_OFDM_SYMBOL_reg_n_0_[3]\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_78_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_79_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_80_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_81_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_82_n_0\
    );
\FSM_sequential_RX_STATE_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_RX_STATE_reg[2]_i_12_n_0\,
      CO(3) => \FSM_sequential_RX_STATE_reg[2]_i_8_n_0\,
      CO(2) => \FSM_sequential_RX_STATE_reg[2]_i_8_n_1\,
      CO(1) => \FSM_sequential_RX_STATE_reg[2]_i_8_n_2\,
      CO(0) => \FSM_sequential_RX_STATE_reg[2]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_RX_STATE[2]_i_13_n_0\,
      DI(2) => \FSM_sequential_RX_STATE[2]_i_14_n_0\,
      DI(1) => \FSM_sequential_RX_STATE[2]_i_15_n_0\,
      DI(0) => \FSM_sequential_RX_STATE[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_RX_STATE_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_RX_STATE[2]_i_17_n_0\,
      S(2) => \FSM_sequential_RX_STATE[2]_i_18_n_0\,
      S(1) => \FSM_sequential_RX_STATE[2]_i_19_n_0\,
      S(0) => \FSM_sequential_RX_STATE[2]_i_20_n_0\
    );
LTS_AUTOCORR_ADD_REG_I_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROTATION_QDATA_OUT_BUFF(15),
      A(28) => ROTATION_QDATA_OUT_BUFF(15),
      A(27) => ROTATION_QDATA_OUT_BUFF(15),
      A(26) => ROTATION_QDATA_OUT_BUFF(15),
      A(25) => ROTATION_QDATA_OUT_BUFF(15),
      A(24) => ROTATION_QDATA_OUT_BUFF(15),
      A(23) => ROTATION_QDATA_OUT_BUFF(15),
      A(22) => ROTATION_QDATA_OUT_BUFF(15),
      A(21) => ROTATION_QDATA_OUT_BUFF(15),
      A(20) => ROTATION_QDATA_OUT_BUFF(15),
      A(19) => ROTATION_QDATA_OUT_BUFF(15),
      A(18) => ROTATION_QDATA_OUT_BUFF(15),
      A(17) => ROTATION_QDATA_OUT_BUFF(15),
      A(16) => ROTATION_QDATA_OUT_BUFF(15),
      A(15 downto 0) => ROTATION_QDATA_OUT_BUFF(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_I_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \LTS_Q_BUFFER[0]_66\(15),
      B(16) => \LTS_Q_BUFFER[0]_66\(15),
      B(15 downto 0) => \LTS_Q_BUFFER[0]_66\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_I_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_LTS_AUTOCORR_ADD_REG_I_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_I_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      CEP => CEP,
      CLK => CLOCK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_LTS_AUTOCORR_ADD_REG_I_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_LTS_AUTOCORR_ADD_REG_I_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_LTS_AUTOCORR_ADD_REG_I_reg_P_UNCONNECTED(47 downto 32),
      P(31) => LTS_AUTOCORR_ADD_REG_I_reg_n_74,
      P(30) => LTS_AUTOCORR_ADD_REG_I_reg_n_75,
      P(29) => LTS_AUTOCORR_ADD_REG_I_reg_n_76,
      P(28) => LTS_AUTOCORR_ADD_REG_I_reg_n_77,
      P(27) => LTS_AUTOCORR_ADD_REG_I_reg_n_78,
      P(26) => LTS_AUTOCORR_ADD_REG_I_reg_n_79,
      P(25) => LTS_AUTOCORR_ADD_REG_I_reg_n_80,
      P(24) => LTS_AUTOCORR_ADD_REG_I_reg_n_81,
      P(23) => LTS_AUTOCORR_ADD_REG_I_reg_n_82,
      P(22) => LTS_AUTOCORR_ADD_REG_I_reg_n_83,
      P(21) => LTS_AUTOCORR_ADD_REG_I_reg_n_84,
      P(20) => LTS_AUTOCORR_ADD_REG_I_reg_n_85,
      P(19) => LTS_AUTOCORR_ADD_REG_I_reg_n_86,
      P(18) => LTS_AUTOCORR_ADD_REG_I_reg_n_87,
      P(17) => LTS_AUTOCORR_ADD_REG_I_reg_n_88,
      P(16) => LTS_AUTOCORR_ADD_REG_I_reg_n_89,
      P(15) => LTS_AUTOCORR_ADD_REG_I_reg_n_90,
      P(14) => LTS_AUTOCORR_ADD_REG_I_reg_n_91,
      P(13) => LTS_AUTOCORR_ADD_REG_I_reg_n_92,
      P(12) => LTS_AUTOCORR_ADD_REG_I_reg_n_93,
      P(11) => LTS_AUTOCORR_ADD_REG_I_reg_n_94,
      P(10) => LTS_AUTOCORR_ADD_REG_I_reg_n_95,
      P(9) => LTS_AUTOCORR_ADD_REG_I_reg_n_96,
      P(8) => LTS_AUTOCORR_ADD_REG_I_reg_n_97,
      P(7) => LTS_AUTOCORR_ADD_REG_I_reg_n_98,
      P(6) => LTS_AUTOCORR_ADD_REG_I_reg_n_99,
      P(5) => LTS_AUTOCORR_ADD_REG_I_reg_n_100,
      P(4) => LTS_AUTOCORR_ADD_REG_I_reg_n_101,
      P(3) => LTS_AUTOCORR_ADD_REG_I_reg_n_102,
      P(2) => LTS_AUTOCORR_ADD_REG_I_reg_n_103,
      P(1) => LTS_AUTOCORR_ADD_REG_I_reg_n_104,
      P(0) => LTS_AUTOCORR_ADD_REG_I_reg_n_105,
      PATTERNBDETECT => NLW_LTS_AUTOCORR_ADD_REG_I_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_LTS_AUTOCORR_ADD_REG_I_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => LTS_AUTOCORR_MULT_REG_II_reg_n_106,
      PCIN(46) => LTS_AUTOCORR_MULT_REG_II_reg_n_107,
      PCIN(45) => LTS_AUTOCORR_MULT_REG_II_reg_n_108,
      PCIN(44) => LTS_AUTOCORR_MULT_REG_II_reg_n_109,
      PCIN(43) => LTS_AUTOCORR_MULT_REG_II_reg_n_110,
      PCIN(42) => LTS_AUTOCORR_MULT_REG_II_reg_n_111,
      PCIN(41) => LTS_AUTOCORR_MULT_REG_II_reg_n_112,
      PCIN(40) => LTS_AUTOCORR_MULT_REG_II_reg_n_113,
      PCIN(39) => LTS_AUTOCORR_MULT_REG_II_reg_n_114,
      PCIN(38) => LTS_AUTOCORR_MULT_REG_II_reg_n_115,
      PCIN(37) => LTS_AUTOCORR_MULT_REG_II_reg_n_116,
      PCIN(36) => LTS_AUTOCORR_MULT_REG_II_reg_n_117,
      PCIN(35) => LTS_AUTOCORR_MULT_REG_II_reg_n_118,
      PCIN(34) => LTS_AUTOCORR_MULT_REG_II_reg_n_119,
      PCIN(33) => LTS_AUTOCORR_MULT_REG_II_reg_n_120,
      PCIN(32) => LTS_AUTOCORR_MULT_REG_II_reg_n_121,
      PCIN(31) => LTS_AUTOCORR_MULT_REG_II_reg_n_122,
      PCIN(30) => LTS_AUTOCORR_MULT_REG_II_reg_n_123,
      PCIN(29) => LTS_AUTOCORR_MULT_REG_II_reg_n_124,
      PCIN(28) => LTS_AUTOCORR_MULT_REG_II_reg_n_125,
      PCIN(27) => LTS_AUTOCORR_MULT_REG_II_reg_n_126,
      PCIN(26) => LTS_AUTOCORR_MULT_REG_II_reg_n_127,
      PCIN(25) => LTS_AUTOCORR_MULT_REG_II_reg_n_128,
      PCIN(24) => LTS_AUTOCORR_MULT_REG_II_reg_n_129,
      PCIN(23) => LTS_AUTOCORR_MULT_REG_II_reg_n_130,
      PCIN(22) => LTS_AUTOCORR_MULT_REG_II_reg_n_131,
      PCIN(21) => LTS_AUTOCORR_MULT_REG_II_reg_n_132,
      PCIN(20) => LTS_AUTOCORR_MULT_REG_II_reg_n_133,
      PCIN(19) => LTS_AUTOCORR_MULT_REG_II_reg_n_134,
      PCIN(18) => LTS_AUTOCORR_MULT_REG_II_reg_n_135,
      PCIN(17) => LTS_AUTOCORR_MULT_REG_II_reg_n_136,
      PCIN(16) => LTS_AUTOCORR_MULT_REG_II_reg_n_137,
      PCIN(15) => LTS_AUTOCORR_MULT_REG_II_reg_n_138,
      PCIN(14) => LTS_AUTOCORR_MULT_REG_II_reg_n_139,
      PCIN(13) => LTS_AUTOCORR_MULT_REG_II_reg_n_140,
      PCIN(12) => LTS_AUTOCORR_MULT_REG_II_reg_n_141,
      PCIN(11) => LTS_AUTOCORR_MULT_REG_II_reg_n_142,
      PCIN(10) => LTS_AUTOCORR_MULT_REG_II_reg_n_143,
      PCIN(9) => LTS_AUTOCORR_MULT_REG_II_reg_n_144,
      PCIN(8) => LTS_AUTOCORR_MULT_REG_II_reg_n_145,
      PCIN(7) => LTS_AUTOCORR_MULT_REG_II_reg_n_146,
      PCIN(6) => LTS_AUTOCORR_MULT_REG_II_reg_n_147,
      PCIN(5) => LTS_AUTOCORR_MULT_REG_II_reg_n_148,
      PCIN(4) => LTS_AUTOCORR_MULT_REG_II_reg_n_149,
      PCIN(3) => LTS_AUTOCORR_MULT_REG_II_reg_n_150,
      PCIN(2) => LTS_AUTOCORR_MULT_REG_II_reg_n_151,
      PCIN(1) => LTS_AUTOCORR_MULT_REG_II_reg_n_152,
      PCIN(0) => LTS_AUTOCORR_MULT_REG_II_reg_n_153,
      PCOUT(47 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_I_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RSTM,
      RSTP => RSTM,
      UNDERFLOW => NLW_LTS_AUTOCORR_ADD_REG_I_reg_UNDERFLOW_UNCONNECTED
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_34_n_0,
      I2 => ROTATION_DATA_OUT_STROBE,
      I3 => RX_STATE_reg(0),
      I4 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      I5 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      O => CEP
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_67_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_68_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_69_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_70_n_0,
      O => \LTS_Q_BUFFER[0]_66\(7)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_100: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_229_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_230_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_100_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_101: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_231_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_232_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_101_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_233_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_234_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_102_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_103: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_235_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_236_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_103_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_104: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_237_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_238_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_104_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_105: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_239_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_240_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_105_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_106: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_241_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_242_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_106_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_107: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_243_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_244_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_107_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_245_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_246_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_108_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_247_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_248_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_109_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_71_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_72_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_73_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_74_n_0,
      O => \LTS_Q_BUFFER[0]_66\(6)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_249_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_250_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_110_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_111: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_251_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_252_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_111_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_253_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_254_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_112_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_255_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_256_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_113_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_257_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_258_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_114_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_259_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_260_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_115_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_261_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_262_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_116_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_263_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_264_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_117_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_265_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_266_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_118_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_267_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_268_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_119_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_75_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_76_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_77_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_78_n_0,
      O => \LTS_Q_BUFFER[0]_66\(5)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_269_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_270_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_120_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_271_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_272_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_121_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_273_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_274_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_122_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_275_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_276_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_123_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_277_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_278_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_124_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_279_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_280_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_125_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_281_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_282_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_126_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_283_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_284_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_127_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_285_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_286_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_128_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_287_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_288_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_129_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_79_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_80_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_81_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_82_n_0,
      O => \LTS_Q_BUFFER[0]_66\(4)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_289_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_290_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_130_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_291_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_292_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_131_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_293_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_294_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_132_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_295_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_296_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_133_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_297_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_298_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_134_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_299_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_300_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_135_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_301_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_302_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_136_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_303_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_304_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_137_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_305_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_306_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_138_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_307_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_308_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_139_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_83_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_84_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_85_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_86_n_0,
      O => \LTS_Q_BUFFER[0]_66\(3)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_309_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_310_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_140_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_311_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_312_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_141_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_142: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_313_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_314_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_142_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_143: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_315_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_316_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_143_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_317_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_318_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_144_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_319_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_320_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_145_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_321_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_322_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_146_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_323_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_324_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_147_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_148: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_325_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_326_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_148_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_149: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_327_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_328_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_149_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_87_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_88_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_89_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_90_n_0,
      O => \LTS_Q_BUFFER[0]_66\(2)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_329_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_330_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_150_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_151: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_331_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_332_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_151_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_333_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_334_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_152_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_335_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_336_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_153_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_337_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_338_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_154_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_339_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_340_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_155_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_341_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_342_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_156_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_343_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_344_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_157_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_345_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_346_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_158_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_347_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_348_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_159_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_91_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_92_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_93_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_94_n_0,
      O => \LTS_Q_BUFFER[0]_66\(1)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_349_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_350_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_160_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_351_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_352_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_161_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_353_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_354_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_162_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_163: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_355_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_356_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_163_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_164: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_357_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_358_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_164_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_165: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_359_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_360_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_165_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_166: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_361_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_362_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_166_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_167: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_363_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_364_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_167_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_168: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_365_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_366_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_168_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_367_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_368_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_169_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_95_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_96_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_97_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_98_n_0,
      O => \LTS_Q_BUFFER[0]_66\(0)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_369_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_370_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_170_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_171: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_371_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_372_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_171_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_172: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_373_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_374_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_172_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_173: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_375_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_376_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_173_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_174: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_377_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_378_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_174_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_175: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_379_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_380_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_175_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_176: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_381_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_382_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_176_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_383_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_384_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_177_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_385_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_386_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_178_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_387_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_388_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_179_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(15),
      O => ROTATION_QDATA_OUT_BUFF(15)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_180: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_389_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_390_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_180_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_181: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_391_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_392_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_181_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_182: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_393_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_394_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_182_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_183: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_395_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_396_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_183_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_397_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_398_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_184_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_399_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_400_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_185_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_401_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_402_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_186_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_187: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_403_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_404_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_187_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_188: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_405_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_406_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_188_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_189: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_407_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_408_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_189_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(14),
      O => ROTATION_QDATA_OUT_BUFF(14)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_190: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_409_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_410_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_190_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_191: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_411_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_412_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_191_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_192: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_413_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_414_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_192_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_193: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_415_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_416_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_193_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_194: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_417_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_418_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_194_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_195: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_419_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_420_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_195_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_196: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_421_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_422_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_196_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_197: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_423_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_424_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_197_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_198: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_425_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_426_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_198_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_199: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_427_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_428_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_199_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_35_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_36_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_37_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_38_n_0,
      O => \LTS_Q_BUFFER[0]_66\(15)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(13),
      O => ROTATION_QDATA_OUT_BUFF(13)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_200: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_429_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_430_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_200_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_201: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_431_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_432_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_201_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_202: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_433_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_434_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_202_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_203: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_435_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_436_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_203_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_204: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_437_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_438_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_204_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_205: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_439_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_440_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_205_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_206: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_441_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_442_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_206_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_207: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_443_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_444_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_207_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_208: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_445_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_446_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_208_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_209: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_447_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_448_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_209_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(12),
      O => ROTATION_QDATA_OUT_BUFF(12)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_210: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_449_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_450_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_210_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_211: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_451_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_452_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_211_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_212: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_453_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_454_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_212_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_213: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_455_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_456_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_213_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_214: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_457_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_458_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_214_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_215: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_459_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_460_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_215_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_216: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_461_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_462_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_216_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_217: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_463_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_464_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_217_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_218: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_465_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_466_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_218_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_467_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_468_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_219_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(11),
      O => ROTATION_QDATA_OUT_BUFF(11)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_220: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_469_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_470_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_220_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_221: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_471_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_472_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_221_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_222: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_473_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_474_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_222_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_223: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_475_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_476_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_223_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_224: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_477_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_478_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_224_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_479_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_480_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_225_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_226: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_481_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_482_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_226_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(15),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_227_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(15),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_228_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(15),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_229_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(10),
      O => ROTATION_QDATA_OUT_BUFF(10)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(15),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_230_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(15),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(15),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(15),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_231_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(15),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(15),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(15),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_232_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(15),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(15),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(15),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_233_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(15),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(15),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(15),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_234_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(15),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(15),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(15),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_235_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(15),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(15),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(15),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_236_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(15),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(15),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(15),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_237_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(15),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(15),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(15),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_238_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(15),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_239_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(9),
      O => ROTATION_QDATA_OUT_BUFF(9)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(15),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_240_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(15),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_241_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(15),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(15),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(15),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(15),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_242_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(14),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(14),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_243_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(14),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(14),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_244_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(14),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(14),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_245_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(14),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(14),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_246_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(14),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(14),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(14),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_247_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(14),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(14),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(14),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_248_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(14),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(14),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(14),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_249_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(8),
      O => ROTATION_QDATA_OUT_BUFF(8)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(14),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(14),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(14),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_250_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(14),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(14),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(14),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_251_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(14),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(14),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(14),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_252_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(14),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(14),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(14),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_253_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(14),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(14),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(14),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_254_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(14),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(14),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_255_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(14),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(14),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_256_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(14),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(14),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_257_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(14),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(14),
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(14),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(14),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_258_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(13),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_259_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(7),
      O => ROTATION_QDATA_OUT_BUFF(7)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(13),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_260_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(13),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_261_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(13),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_262_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(13),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(13),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(13),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_263_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(13),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(13),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(13),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_264_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(13),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(13),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(13),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_265_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(13),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(13),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(13),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_266_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(13),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(13),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(13),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_267_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(13),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(13),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(13),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_268_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(13),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(13),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(13),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_269_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(6),
      O => ROTATION_QDATA_OUT_BUFF(6)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(13),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(13),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(13),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_270_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(13),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_271_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(13),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_272_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(13),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_273_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(13),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(13),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(13),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(13),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_274_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(12),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_275_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(12),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_276_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(12),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_277_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(12),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_278_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(12),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(12),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(12),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_279_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(5),
      O => ROTATION_QDATA_OUT_BUFF(5)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(12),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(12),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(12),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_280_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(12),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(12),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(12),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_281_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(12),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(12),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(12),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_282_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(12),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(12),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(12),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_283_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(12),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(12),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(12),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_284_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(12),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(12),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(12),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_285_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(12),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(12),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(12),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_286_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(12),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_287_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(12),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_288_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(12),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_289_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(4),
      O => ROTATION_QDATA_OUT_BUFF(4)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(12),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(12),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(12),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(12),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_290_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(11),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_291_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(11),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_292_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(11),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_293_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(11),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_294_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(11),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(11),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(11),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_295_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(11),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(11),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(11),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_296_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(11),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(11),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(11),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_297_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(11),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(11),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(11),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_298_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(11),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(11),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(11),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_299_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_39_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_40_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_41_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_42_n_0,
      O => \LTS_Q_BUFFER[0]_66\(14)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(3),
      O => ROTATION_QDATA_OUT_BUFF(3)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(11),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(11),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(11),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_300_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(11),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(11),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(11),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_301_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(11),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(11),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(11),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_302_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(11),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_303_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(11),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_304_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(11),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_305_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(11),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(11),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(11),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(11),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_306_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(10),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_307_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(10),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_308_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(10),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_309_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(2),
      O => ROTATION_QDATA_OUT_BUFF(2)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(10),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_310_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(10),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(10),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(10),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_311_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(10),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(10),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(10),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_312_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(10),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(10),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(10),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_313_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(10),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(10),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(10),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_314_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(10),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(10),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(10),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_315_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(10),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(10),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(10),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_316_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(10),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(10),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(10),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_317_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(10),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(10),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(10),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_318_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(10),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_319_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(1),
      O => ROTATION_QDATA_OUT_BUFF(1)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(10),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_320_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(10),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_321_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(10),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(10),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(10),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(10),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_322_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(9),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_323_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(9),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_324_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(9),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_325_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(9),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_326_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(9),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(9),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(9),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_327_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(9),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(9),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(9),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_328_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(9),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(9),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(9),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_329_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_QDATA_OUT(0),
      O => ROTATION_QDATA_OUT_BUFF(0)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(9),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(9),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(9),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_330_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(9),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(9),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(9),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_331_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(9),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(9),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(9),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_332_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(9),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(9),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(9),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_333_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(9),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(9),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(9),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_334_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(9),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_335_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_336: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(9),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_336_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(9),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_337_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(9),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(9),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(9),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(9),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_338_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(8),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_339_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => RX_STATE_reg(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_34_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(8),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_340_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(8),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_341_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(8),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_342_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(8),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(8),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(8),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_343_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(8),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(8),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(8),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_344_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(8),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(8),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(8),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_345_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(8),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(8),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(8),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_346_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(8),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(8),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(8),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_347_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(8),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(8),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(8),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_348_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(8),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(8),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(8),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_349_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_35: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_99_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_100_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_35_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(8),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(8),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(8),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_350_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(8),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_351_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(8),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_352_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(8),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_353_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(8),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(8),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(8),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(8),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_354_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(7),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_355_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(7),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_356_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(7),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_357_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(7),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_358_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(7),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(7),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(7),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_359_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_36: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_101_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_102_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_36_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(7),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(7),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(7),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_360_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(7),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(7),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(7),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_361_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(7),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(7),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(7),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_362_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(7),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(7),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(7),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_363_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(7),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(7),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(7),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_364_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(7),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(7),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(7),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_365_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(7),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(7),
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(7),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_366_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(7),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_367_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(7),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_368_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(7),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_369_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_37: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_103_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_104_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_37_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(7),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(7),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(7),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(7),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_370_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(6),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_371_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(6),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_372_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(6),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(6),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_373_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(6),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(6),
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_374_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(6),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(6),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(6),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_375_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(6),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(6),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(6),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_376_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(6),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(6),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(6),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_377_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(6),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(6),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(6),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_378_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(6),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(6),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(6),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_379_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_38: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_105_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_106_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_38_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(6),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(6),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(6),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_380_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(6),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(6),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(6),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_381_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(6),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(6),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(6),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_382_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(6),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_383_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(6),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_384_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(6),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_385_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(6),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(6),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(6),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(6),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_386_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(5),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_387_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(5),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_388_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(5),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_389_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_39: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_107_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_108_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_39_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(5),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_390_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(5),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(5),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(5),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_391_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(5),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(5),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(5),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_392_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(5),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(5),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(5),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_393_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(5),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(5),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(5),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_394_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(5),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(5),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(5),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_395_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(5),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(5),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(5),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_396_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(5),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(5),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(5),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_397_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(5),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(5),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(5),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_398_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(5),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_399_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_43_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_44_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_45_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_46_n_0,
      O => \LTS_Q_BUFFER[0]_66\(13)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_40: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_109_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_110_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_40_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(5),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_400_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(5),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_401_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(5),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(5),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(5),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(5),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_402_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(4),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_403_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(4),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_404_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(4),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_405_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(4),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_406_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(4),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(4),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(4),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_407_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(4),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(4),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(4),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_408_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(4),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(4),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(4),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_409_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_41: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_111_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_112_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_41_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(4),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(4),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(4),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_410_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(4),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(4),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(4),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_411_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(4),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(4),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(4),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_412_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(4),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(4),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(4),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_413_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(4),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(4),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(4),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_414_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(4),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_415_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(4),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_416_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(4),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_417_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(4),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(4),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(4),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(4),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_418_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(3),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_419_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_42: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_113_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_114_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_42_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(3),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_420_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(3),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_421_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(3),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_422_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(3),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(3),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(3),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_423_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(3),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(3),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(3),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_424_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(3),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(3),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(3),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_425_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(3),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(3),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(3),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_426_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(3),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(3),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(3),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_427_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(3),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(3),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(3),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_428_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(3),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(3),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(3),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_429_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_43: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_115_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_116_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_43_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(3),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(3),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(3),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_430_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(3),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_431_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(3),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_432_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(3),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_433_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(3),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(3),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(3),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(3),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_434_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(2),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_435_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(2),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_436_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(2),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_437_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(2),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_438_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(2),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(2),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(2),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_439_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_44: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_117_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_118_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_44_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(2),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(2),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(2),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_440_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(2),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(2),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(2),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_441_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(2),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(2),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(2),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_442_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(2),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(2),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(2),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_443_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(2),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(2),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(2),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_444_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(2),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(2),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(2),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_445_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(2),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(2),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(2),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_446_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(2),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_447_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(2),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_448_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(2),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_449_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_45: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_119_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_120_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_45_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(2),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(2),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(2),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(2),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_450_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(1),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_451_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(1),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_452_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(1),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_453_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(1),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_454_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(1),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(1),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(1),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_455_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_456: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(1),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(1),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(1),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_456_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(1),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(1),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(1),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_457_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(1),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(1),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(1),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_458_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(1),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(1),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(1),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_459_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_46: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_121_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_122_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_46_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(1),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(1),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(1),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_460_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(1),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(1),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(1),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_461_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(1),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(1),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(1),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_462_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(1),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_463_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(1),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_464_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(1),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_465_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(1),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(1),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(1),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(1),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_466_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[51]_51\(0),
      I1 => \LTS_Q_BUFFER_reg[50]_50\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[49]_49\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[48]_48\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_467_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_468: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[55]_55\(0),
      I1 => \LTS_Q_BUFFER_reg[54]_54\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[53]_53\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[52]_52\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_468_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[59]_59\(0),
      I1 => \LTS_Q_BUFFER_reg[58]_58\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[57]_57\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[56]_56\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_469_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_47: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_123_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_124_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_47_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[63]_63\(0),
      I1 => \LTS_Q_BUFFER_reg[62]_62\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[61]_61\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[60]_60\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_470_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[35]_35\(0),
      I1 => \LTS_Q_BUFFER_reg[34]_34\(0),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[33]_33\(0),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[32]_32\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_471_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[39]_39\(0),
      I1 => \LTS_Q_BUFFER_reg[38]_38\(0),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[37]_37\(0),
      I4 => \COUNTER_reg_n_0_[0]\,
      I5 => \LTS_Q_BUFFER_reg[36]_36\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_472_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_473: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[43]_43\(0),
      I1 => \LTS_Q_BUFFER_reg[42]_42\(0),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[41]_41\(0),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[40]_40\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_473_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[47]_47\(0),
      I1 => \LTS_Q_BUFFER_reg[46]_46\(0),
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_Q_BUFFER_reg[45]_45\(0),
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_Q_BUFFER_reg[44]_44\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_474_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[19]_19\(0),
      I1 => \LTS_Q_BUFFER_reg[18]_18\(0),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[17]_17\(0),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[16]_16\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_475_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[23]_23\(0),
      I1 => \LTS_Q_BUFFER_reg[22]_22\(0),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[21]_21\(0),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[20]_20\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_476_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[27]_27\(0),
      I1 => \LTS_Q_BUFFER_reg[26]_26\(0),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[25]_25\(0),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[24]_24\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_477_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[31]_31\(0),
      I1 => \LTS_Q_BUFFER_reg[30]_30\(0),
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_Q_BUFFER_reg[29]_29\(0),
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_Q_BUFFER_reg[28]_28\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_478_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[3]_3\(0),
      I1 => \LTS_Q_BUFFER_reg[2]_2\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[1]_1\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[0]_0\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_479_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_48: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_125_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_126_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_48_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[7]_7\(0),
      I1 => \LTS_Q_BUFFER_reg[6]_6\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[5]_5\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[4]_4\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_480_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[11]_11\(0),
      I1 => \LTS_Q_BUFFER_reg[10]_10\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[9]_9\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[8]_8\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_481_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[15]_15\(0),
      I1 => \LTS_Q_BUFFER_reg[14]_14\(0),
      I2 => \COUNTER_reg[1]_rep__2_n_0\,
      I3 => \LTS_Q_BUFFER_reg[13]_13\(0),
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_Q_BUFFER_reg[12]_12\(0),
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_482_n_0
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_49: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_127_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_128_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_49_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_47_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_48_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_49_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_50_n_0,
      O => \LTS_Q_BUFFER[0]_66\(12)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_129_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_130_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_50_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_131_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_132_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_51_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_52: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_133_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_134_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_52_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_135_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_136_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_53_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_137_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_138_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_54_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_139_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_140_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_55_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_141_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_142_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_56_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_143_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_144_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_57_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_58: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_145_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_146_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_58_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_59: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_147_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_148_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_59_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_51_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_52_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_53_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_54_n_0,
      O => \LTS_Q_BUFFER[0]_66\(11)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_60: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_149_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_150_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_60_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_61: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_151_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_152_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_61_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_62: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_153_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_154_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_62_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_155_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_156_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_63_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_64: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_157_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_158_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_64_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_65: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_159_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_160_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_65_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_66: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_161_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_162_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_66_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_67: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_163_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_164_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_67_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_68: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_165_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_166_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_68_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_69: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_167_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_168_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_69_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_55_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_56_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_57_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_58_n_0,
      O => \LTS_Q_BUFFER[0]_66\(10)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_70: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_169_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_170_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_70_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_71: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_171_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_172_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_71_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_72: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_173_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_174_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_72_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_73: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_175_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_176_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_73_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_74: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_177_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_178_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_74_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_75: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_179_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_180_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_75_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_76: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_181_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_182_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_76_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_77: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_183_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_184_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_77_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_78: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_185_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_186_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_78_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_79: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_187_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_188_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_79_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_59_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_60_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_61_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_62_n_0,
      O => \LTS_Q_BUFFER[0]_66\(9)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_80: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_189_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_190_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_80_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_81: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_191_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_192_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_81_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_82: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_193_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_194_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_82_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_83: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_195_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_196_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_83_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_84: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_197_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_198_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_84_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_85: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_199_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_200_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_85_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_86: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_201_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_202_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_86_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_87: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_203_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_204_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_87_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_88: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_205_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_206_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_88_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_89: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_207_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_208_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_89_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_63_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_64_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_65_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_ADD_REG_I_reg_i_66_n_0,
      O => \LTS_Q_BUFFER[0]_66\(8)
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_90: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_209_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_210_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_90_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_91: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_211_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_212_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_91_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_92: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_213_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_214_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_92_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_93: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_215_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_216_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_93_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_94: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_217_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_218_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_94_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_95: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_219_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_220_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_95_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_96: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_221_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_222_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_96_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_97: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_223_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_224_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_97_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_98: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_225_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_226_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_98_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_ADD_REG_I_reg_i_99: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_i_227_n_0,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_i_228_n_0,
      O => LTS_AUTOCORR_ADD_REG_I_reg_i_99_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_ADD_REG_Q_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROTATION_IDATA_OUT_BUFF(15),
      A(28) => ROTATION_IDATA_OUT_BUFF(15),
      A(27) => ROTATION_IDATA_OUT_BUFF(15),
      A(26) => ROTATION_IDATA_OUT_BUFF(15),
      A(25) => ROTATION_IDATA_OUT_BUFF(15),
      A(24) => ROTATION_IDATA_OUT_BUFF(15),
      A(23) => ROTATION_IDATA_OUT_BUFF(15),
      A(22) => ROTATION_IDATA_OUT_BUFF(15),
      A(21) => ROTATION_IDATA_OUT_BUFF(15),
      A(20) => ROTATION_IDATA_OUT_BUFF(15),
      A(19) => ROTATION_IDATA_OUT_BUFF(15),
      A(18) => ROTATION_IDATA_OUT_BUFF(15),
      A(17) => ROTATION_IDATA_OUT_BUFF(15),
      A(16) => ROTATION_IDATA_OUT_BUFF(15),
      A(15 downto 0) => ROTATION_IDATA_OUT_BUFF(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \LTS_Q_BUFFER[0]_66\(15),
      B(16) => \LTS_Q_BUFFER[0]_66\(15),
      B(15 downto 0) => \LTS_Q_BUFFER[0]_66\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      CEP => CEP,
      CLK => CLOCK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_P_UNCONNECTED(47 downto 32),
      P(31) => LTS_AUTOCORR_ADD_REG_Q_reg_n_74,
      P(30) => LTS_AUTOCORR_ADD_REG_Q_reg_n_75,
      P(29) => LTS_AUTOCORR_ADD_REG_Q_reg_n_76,
      P(28) => LTS_AUTOCORR_ADD_REG_Q_reg_n_77,
      P(27) => LTS_AUTOCORR_ADD_REG_Q_reg_n_78,
      P(26) => LTS_AUTOCORR_ADD_REG_Q_reg_n_79,
      P(25) => LTS_AUTOCORR_ADD_REG_Q_reg_n_80,
      P(24) => LTS_AUTOCORR_ADD_REG_Q_reg_n_81,
      P(23) => LTS_AUTOCORR_ADD_REG_Q_reg_n_82,
      P(22) => LTS_AUTOCORR_ADD_REG_Q_reg_n_83,
      P(21) => LTS_AUTOCORR_ADD_REG_Q_reg_n_84,
      P(20) => LTS_AUTOCORR_ADD_REG_Q_reg_n_85,
      P(19) => LTS_AUTOCORR_ADD_REG_Q_reg_n_86,
      P(18) => LTS_AUTOCORR_ADD_REG_Q_reg_n_87,
      P(17) => LTS_AUTOCORR_ADD_REG_Q_reg_n_88,
      P(16) => LTS_AUTOCORR_ADD_REG_Q_reg_n_89,
      P(15) => LTS_AUTOCORR_ADD_REG_Q_reg_n_90,
      P(14) => LTS_AUTOCORR_ADD_REG_Q_reg_n_91,
      P(13) => LTS_AUTOCORR_ADD_REG_Q_reg_n_92,
      P(12) => LTS_AUTOCORR_ADD_REG_Q_reg_n_93,
      P(11) => LTS_AUTOCORR_ADD_REG_Q_reg_n_94,
      P(10) => LTS_AUTOCORR_ADD_REG_Q_reg_n_95,
      P(9) => LTS_AUTOCORR_ADD_REG_Q_reg_n_96,
      P(8) => LTS_AUTOCORR_ADD_REG_Q_reg_n_97,
      P(7) => LTS_AUTOCORR_ADD_REG_Q_reg_n_98,
      P(6) => LTS_AUTOCORR_ADD_REG_Q_reg_n_99,
      P(5) => LTS_AUTOCORR_ADD_REG_Q_reg_n_100,
      P(4) => LTS_AUTOCORR_ADD_REG_Q_reg_n_101,
      P(3) => LTS_AUTOCORR_ADD_REG_Q_reg_n_102,
      P(2) => LTS_AUTOCORR_ADD_REG_Q_reg_n_103,
      P(1) => LTS_AUTOCORR_ADD_REG_Q_reg_n_104,
      P(0) => LTS_AUTOCORR_ADD_REG_Q_reg_n_105,
      PATTERNBDETECT => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => LTS_AUTOCORR_MULT_REG_QI_reg_n_106,
      PCIN(46) => LTS_AUTOCORR_MULT_REG_QI_reg_n_107,
      PCIN(45) => LTS_AUTOCORR_MULT_REG_QI_reg_n_108,
      PCIN(44) => LTS_AUTOCORR_MULT_REG_QI_reg_n_109,
      PCIN(43) => LTS_AUTOCORR_MULT_REG_QI_reg_n_110,
      PCIN(42) => LTS_AUTOCORR_MULT_REG_QI_reg_n_111,
      PCIN(41) => LTS_AUTOCORR_MULT_REG_QI_reg_n_112,
      PCIN(40) => LTS_AUTOCORR_MULT_REG_QI_reg_n_113,
      PCIN(39) => LTS_AUTOCORR_MULT_REG_QI_reg_n_114,
      PCIN(38) => LTS_AUTOCORR_MULT_REG_QI_reg_n_115,
      PCIN(37) => LTS_AUTOCORR_MULT_REG_QI_reg_n_116,
      PCIN(36) => LTS_AUTOCORR_MULT_REG_QI_reg_n_117,
      PCIN(35) => LTS_AUTOCORR_MULT_REG_QI_reg_n_118,
      PCIN(34) => LTS_AUTOCORR_MULT_REG_QI_reg_n_119,
      PCIN(33) => LTS_AUTOCORR_MULT_REG_QI_reg_n_120,
      PCIN(32) => LTS_AUTOCORR_MULT_REG_QI_reg_n_121,
      PCIN(31) => LTS_AUTOCORR_MULT_REG_QI_reg_n_122,
      PCIN(30) => LTS_AUTOCORR_MULT_REG_QI_reg_n_123,
      PCIN(29) => LTS_AUTOCORR_MULT_REG_QI_reg_n_124,
      PCIN(28) => LTS_AUTOCORR_MULT_REG_QI_reg_n_125,
      PCIN(27) => LTS_AUTOCORR_MULT_REG_QI_reg_n_126,
      PCIN(26) => LTS_AUTOCORR_MULT_REG_QI_reg_n_127,
      PCIN(25) => LTS_AUTOCORR_MULT_REG_QI_reg_n_128,
      PCIN(24) => LTS_AUTOCORR_MULT_REG_QI_reg_n_129,
      PCIN(23) => LTS_AUTOCORR_MULT_REG_QI_reg_n_130,
      PCIN(22) => LTS_AUTOCORR_MULT_REG_QI_reg_n_131,
      PCIN(21) => LTS_AUTOCORR_MULT_REG_QI_reg_n_132,
      PCIN(20) => LTS_AUTOCORR_MULT_REG_QI_reg_n_133,
      PCIN(19) => LTS_AUTOCORR_MULT_REG_QI_reg_n_134,
      PCIN(18) => LTS_AUTOCORR_MULT_REG_QI_reg_n_135,
      PCIN(17) => LTS_AUTOCORR_MULT_REG_QI_reg_n_136,
      PCIN(16) => LTS_AUTOCORR_MULT_REG_QI_reg_n_137,
      PCIN(15) => LTS_AUTOCORR_MULT_REG_QI_reg_n_138,
      PCIN(14) => LTS_AUTOCORR_MULT_REG_QI_reg_n_139,
      PCIN(13) => LTS_AUTOCORR_MULT_REG_QI_reg_n_140,
      PCIN(12) => LTS_AUTOCORR_MULT_REG_QI_reg_n_141,
      PCIN(11) => LTS_AUTOCORR_MULT_REG_QI_reg_n_142,
      PCIN(10) => LTS_AUTOCORR_MULT_REG_QI_reg_n_143,
      PCIN(9) => LTS_AUTOCORR_MULT_REG_QI_reg_n_144,
      PCIN(8) => LTS_AUTOCORR_MULT_REG_QI_reg_n_145,
      PCIN(7) => LTS_AUTOCORR_MULT_REG_QI_reg_n_146,
      PCIN(6) => LTS_AUTOCORR_MULT_REG_QI_reg_n_147,
      PCIN(5) => LTS_AUTOCORR_MULT_REG_QI_reg_n_148,
      PCIN(4) => LTS_AUTOCORR_MULT_REG_QI_reg_n_149,
      PCIN(3) => LTS_AUTOCORR_MULT_REG_QI_reg_n_150,
      PCIN(2) => LTS_AUTOCORR_MULT_REG_QI_reg_n_151,
      PCIN(1) => LTS_AUTOCORR_MULT_REG_QI_reg_n_152,
      PCIN(0) => LTS_AUTOCORR_MULT_REG_QI_reg_n_153,
      PCOUT(47 downto 0) => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RSTM,
      RSTP => RSTM,
      UNDERFLOW => NLW_LTS_AUTOCORR_ADD_REG_Q_reg_UNDERFLOW_UNCONNECTED
    );
\LTS_AUTOCORR_I_ACCUMULATOR[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_94,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_95,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_96,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_97,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_90,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_91,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_92,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_93,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_86,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_87,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_88,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_89,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_82,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_83,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_84,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_85,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_78,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_79,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_80,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_81,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_n_74,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_75,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_76,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_77,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[35]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_n_74,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_I_reg_n_74,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_6_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEAAAAAA"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      I1 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      I2 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      I3 => LTS_AUTOCORR_ADD_REG_I_reg_i_34_n_0,
      I4 => ROTATION_DATA_OUT_STROBE,
      I5 => RX_STATE_reg(0),
      O => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      I1 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_6_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[3]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_102,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[2]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_103,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[1]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_104,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[0]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_105,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[7]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_98,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_2_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[6]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_99,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_3_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[5]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_100,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_4_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[4]\,
      I1 => LTS_AUTOCORR_ADD_REG_I_reg_n_101,
      O => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[0]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[11]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[10]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[11]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[15]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[14]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[13]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[12]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[15]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[19]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[18]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[17]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[16]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[19]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[1]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[19]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[23]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[22]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[21]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[20]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[23]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[23]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[27]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[26]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[25]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[24]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[27]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[2]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[31]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[27]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => LTS_AUTOCORR_ADD_REG_I_reg_n_74,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[30]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[29]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[28]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[31]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[31]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[34]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[33]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[32]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_2_n_0\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_3_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_4_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_5_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[35]_i_6_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[38]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[39]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[35]_i_1_n_0\,
      CO(3) => \NLW_LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[37]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[36]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[35]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[39]_i_2_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_3_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_4_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_5_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_6_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[3]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[3]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[2]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[1]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[0]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[3]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[4]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[5]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_5\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[6]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_4\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[7]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_I_ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[7]\,
      DI(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[6]\,
      DI(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[5]\,
      DI(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[4]\,
      O(3) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_I_ACCUMULATOR_reg[7]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_I_ACCUMULATOR[7]_i_5_n_0\
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_7\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[8]\,
      R => RSTM
    );
\LTS_AUTOCORR_I_ACCUMULATOR_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_I_ACCUMULATOR_reg[11]_i_1_n_6\,
      Q => \LTS_AUTOCORR_I_ACCUMULATOR_reg_n_0_[9]\,
      R => RSTM
    );
LTS_AUTOCORR_MULT_REG_II_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROTATION_IDATA_OUT_BUFF(15),
      A(28) => ROTATION_IDATA_OUT_BUFF(15),
      A(27) => ROTATION_IDATA_OUT_BUFF(15),
      A(26) => ROTATION_IDATA_OUT_BUFF(15),
      A(25) => ROTATION_IDATA_OUT_BUFF(15),
      A(24) => ROTATION_IDATA_OUT_BUFF(15),
      A(23) => ROTATION_IDATA_OUT_BUFF(15),
      A(22) => ROTATION_IDATA_OUT_BUFF(15),
      A(21) => ROTATION_IDATA_OUT_BUFF(15),
      A(20) => ROTATION_IDATA_OUT_BUFF(15),
      A(19) => ROTATION_IDATA_OUT_BUFF(15),
      A(18) => ROTATION_IDATA_OUT_BUFF(15),
      A(17) => ROTATION_IDATA_OUT_BUFF(15),
      A(16) => ROTATION_IDATA_OUT_BUFF(15),
      A(15 downto 0) => ROTATION_IDATA_OUT_BUFF(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_II_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \LTS_I_BUFFER[0]_67\(15),
      B(16) => \LTS_I_BUFFER[0]_67\(15),
      B(15 downto 0) => \LTS_I_BUFFER[0]_67\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_II_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_LTS_AUTOCORR_MULT_REG_II_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_II_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      CLK => CLOCK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_LTS_AUTOCORR_MULT_REG_II_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_LTS_AUTOCORR_MULT_REG_II_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_II_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_LTS_AUTOCORR_MULT_REG_II_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_LTS_AUTOCORR_MULT_REG_II_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => LTS_AUTOCORR_MULT_REG_II_reg_n_106,
      PCOUT(46) => LTS_AUTOCORR_MULT_REG_II_reg_n_107,
      PCOUT(45) => LTS_AUTOCORR_MULT_REG_II_reg_n_108,
      PCOUT(44) => LTS_AUTOCORR_MULT_REG_II_reg_n_109,
      PCOUT(43) => LTS_AUTOCORR_MULT_REG_II_reg_n_110,
      PCOUT(42) => LTS_AUTOCORR_MULT_REG_II_reg_n_111,
      PCOUT(41) => LTS_AUTOCORR_MULT_REG_II_reg_n_112,
      PCOUT(40) => LTS_AUTOCORR_MULT_REG_II_reg_n_113,
      PCOUT(39) => LTS_AUTOCORR_MULT_REG_II_reg_n_114,
      PCOUT(38) => LTS_AUTOCORR_MULT_REG_II_reg_n_115,
      PCOUT(37) => LTS_AUTOCORR_MULT_REG_II_reg_n_116,
      PCOUT(36) => LTS_AUTOCORR_MULT_REG_II_reg_n_117,
      PCOUT(35) => LTS_AUTOCORR_MULT_REG_II_reg_n_118,
      PCOUT(34) => LTS_AUTOCORR_MULT_REG_II_reg_n_119,
      PCOUT(33) => LTS_AUTOCORR_MULT_REG_II_reg_n_120,
      PCOUT(32) => LTS_AUTOCORR_MULT_REG_II_reg_n_121,
      PCOUT(31) => LTS_AUTOCORR_MULT_REG_II_reg_n_122,
      PCOUT(30) => LTS_AUTOCORR_MULT_REG_II_reg_n_123,
      PCOUT(29) => LTS_AUTOCORR_MULT_REG_II_reg_n_124,
      PCOUT(28) => LTS_AUTOCORR_MULT_REG_II_reg_n_125,
      PCOUT(27) => LTS_AUTOCORR_MULT_REG_II_reg_n_126,
      PCOUT(26) => LTS_AUTOCORR_MULT_REG_II_reg_n_127,
      PCOUT(25) => LTS_AUTOCORR_MULT_REG_II_reg_n_128,
      PCOUT(24) => LTS_AUTOCORR_MULT_REG_II_reg_n_129,
      PCOUT(23) => LTS_AUTOCORR_MULT_REG_II_reg_n_130,
      PCOUT(22) => LTS_AUTOCORR_MULT_REG_II_reg_n_131,
      PCOUT(21) => LTS_AUTOCORR_MULT_REG_II_reg_n_132,
      PCOUT(20) => LTS_AUTOCORR_MULT_REG_II_reg_n_133,
      PCOUT(19) => LTS_AUTOCORR_MULT_REG_II_reg_n_134,
      PCOUT(18) => LTS_AUTOCORR_MULT_REG_II_reg_n_135,
      PCOUT(17) => LTS_AUTOCORR_MULT_REG_II_reg_n_136,
      PCOUT(16) => LTS_AUTOCORR_MULT_REG_II_reg_n_137,
      PCOUT(15) => LTS_AUTOCORR_MULT_REG_II_reg_n_138,
      PCOUT(14) => LTS_AUTOCORR_MULT_REG_II_reg_n_139,
      PCOUT(13) => LTS_AUTOCORR_MULT_REG_II_reg_n_140,
      PCOUT(12) => LTS_AUTOCORR_MULT_REG_II_reg_n_141,
      PCOUT(11) => LTS_AUTOCORR_MULT_REG_II_reg_n_142,
      PCOUT(10) => LTS_AUTOCORR_MULT_REG_II_reg_n_143,
      PCOUT(9) => LTS_AUTOCORR_MULT_REG_II_reg_n_144,
      PCOUT(8) => LTS_AUTOCORR_MULT_REG_II_reg_n_145,
      PCOUT(7) => LTS_AUTOCORR_MULT_REG_II_reg_n_146,
      PCOUT(6) => LTS_AUTOCORR_MULT_REG_II_reg_n_147,
      PCOUT(5) => LTS_AUTOCORR_MULT_REG_II_reg_n_148,
      PCOUT(4) => LTS_AUTOCORR_MULT_REG_II_reg_n_149,
      PCOUT(3) => LTS_AUTOCORR_MULT_REG_II_reg_n_150,
      PCOUT(2) => LTS_AUTOCORR_MULT_REG_II_reg_n_151,
      PCOUT(1) => LTS_AUTOCORR_MULT_REG_II_reg_n_152,
      PCOUT(0) => LTS_AUTOCORR_MULT_REG_II_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTM,
      UNDERFLOW => NLW_LTS_AUTOCORR_MULT_REG_II_reg_UNDERFLOW_UNCONNECTED
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\,
      I1 => ROTATION_DATA_OUT_STROBE,
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(1),
      I4 => RX_STATE_reg(2),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_66_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_67_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_68_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_69_n_0,
      O => \LTS_I_BUFFER[0]_67\(7)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_100: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_230_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_231_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_100_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_101: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_232_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_233_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_101_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_234_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_235_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_102_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_103: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_236_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_237_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_103_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_104: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_238_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_239_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_104_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_105: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_240_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_241_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_105_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_106: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_242_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_243_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_106_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_107: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_244_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_245_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_107_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_246_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_247_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_108_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_248_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_249_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_109_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_70_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_71_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_72_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_73_n_0,
      O => \LTS_I_BUFFER[0]_67\(6)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_250_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_251_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_110_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_111: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_252_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_253_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_111_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_254_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_255_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_112_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_256_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_257_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_113_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_258_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_259_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_114_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_260_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_261_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_115_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_262_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_263_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_116_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_264_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_265_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_117_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_266_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_267_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_118_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_268_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_269_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_119_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_74_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_75_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_76_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_77_n_0,
      O => \LTS_I_BUFFER[0]_67\(5)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_270_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_271_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_120_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_272_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_273_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_121_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_274_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_275_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_122_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_276_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_277_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_123_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_278_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_279_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_124_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_280_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_281_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_125_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_282_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_283_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_126_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_284_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_285_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_127_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_286_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_287_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_128_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_288_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_289_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_129_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_78_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_79_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_80_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_81_n_0,
      O => \LTS_I_BUFFER[0]_67\(4)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_290_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_291_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_130_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_292_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_293_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_131_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_294_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_295_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_132_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_296_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_297_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_133_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_298_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_299_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_134_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_300_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_301_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_135_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_302_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_303_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_136_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_304_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_305_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_137_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_306_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_307_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_138_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_308_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_309_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_139_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_82_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_83_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_84_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_85_n_0,
      O => \LTS_I_BUFFER[0]_67\(3)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_310_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_311_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_140_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_312_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_313_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_141_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_142: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_314_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_315_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_142_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_143: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_316_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_317_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_143_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_318_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_319_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_144_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_320_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_321_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_145_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_322_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_323_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_146_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_324_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_325_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_147_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_148: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_326_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_327_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_148_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_149: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_328_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_329_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_149_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_86_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_87_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_88_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_89_n_0,
      O => \LTS_I_BUFFER[0]_67\(2)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_330_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_331_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_150_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_151: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_332_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_333_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_151_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_334_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_335_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_152_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_336_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_337_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_153_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_338_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_339_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_154_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_340_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_341_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_155_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_342_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_343_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_156_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_344_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_345_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_157_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_346_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_347_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_158_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_348_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_349_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_159_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_90_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_91_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_92_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_93_n_0,
      O => \LTS_I_BUFFER[0]_67\(1)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_350_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_351_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_160_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_352_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_353_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_161_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_354_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_355_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_162_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_163: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_356_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_357_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_163_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_164: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_358_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_359_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_164_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_165: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_360_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_361_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_165_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_166: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_362_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_363_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_166_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_167: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_364_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_365_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_167_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_168: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_366_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_367_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_168_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_368_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_369_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_169_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_94_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_95_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_96_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_97_n_0,
      O => \LTS_I_BUFFER[0]_67\(0)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_370_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_371_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_170_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_171: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_372_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_373_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_171_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_172: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_374_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_375_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_172_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_173: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_376_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_377_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_173_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_174: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_378_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_379_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_174_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_175: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_380_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_381_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_175_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_176: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_382_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_383_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_176_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_384_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_385_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_177_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_386_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_387_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_178_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_388_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_389_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_179_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(15),
      O => ROTATION_IDATA_OUT_BUFF(15)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_180: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_390_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_391_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_180_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_181: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_392_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_393_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_181_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_182: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_394_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_395_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_182_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_183: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_396_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_397_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_183_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_398_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_399_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_184_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_400_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_401_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_185_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_402_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_403_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_186_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_187: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_404_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_405_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_187_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_188: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_406_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_407_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_188_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_189: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_408_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_409_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_189_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(14),
      O => ROTATION_IDATA_OUT_BUFF(14)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_190: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_410_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_411_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_190_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_191: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_412_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_413_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_191_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_192: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_414_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_415_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_192_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_193: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_416_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_417_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_193_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_194: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_418_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_419_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_194_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_195: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_420_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_421_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_195_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_196: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_422_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_423_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_196_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_197: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_424_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_425_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_197_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_198: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_426_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_427_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_198_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_199: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_428_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_429_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_199_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_34_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_35_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_36_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_37_n_0,
      O => \LTS_I_BUFFER[0]_67\(15)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(13),
      O => ROTATION_IDATA_OUT_BUFF(13)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_200: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_430_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_431_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_200_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_201: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_432_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_433_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_201_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_202: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_434_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_435_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_202_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_203: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_436_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_437_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_203_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_204: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_438_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_439_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_204_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_205: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_440_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_441_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_205_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_206: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_442_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_443_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_206_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_207: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_444_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_445_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_207_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_208: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_446_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_447_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_208_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_209: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_448_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_449_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_209_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(12),
      O => ROTATION_IDATA_OUT_BUFF(12)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_210: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_450_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_451_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_210_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_211: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_452_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_453_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_211_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_212: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_454_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_455_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_212_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_213: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_456_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_457_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_213_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_214: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_458_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_459_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_214_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_215: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_460_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_461_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_215_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_216: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_462_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_463_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_216_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_217: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_464_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_465_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_217_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_218: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_466_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_467_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_218_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_468_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_469_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_219_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(11),
      O => ROTATION_IDATA_OUT_BUFF(11)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_220: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_470_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_471_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_220_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_221: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_472_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_473_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_221_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_222: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_474_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_475_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_222_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_223: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_476_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_477_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_223_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_224: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_478_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_479_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_224_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_480_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_481_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_225_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_226_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_227_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_228_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_229_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(10),
      O => ROTATION_IDATA_OUT_BUFF(10)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][15]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][15]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_230_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][15]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][15]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_231_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][15]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][15]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_232_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][15]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][15]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_233_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][15]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][15]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(15),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_234_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][15]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][15]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_235_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][15]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][15]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_236_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][15]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][15]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_237_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(15),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_238_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_239_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(9),
      O => ROTATION_IDATA_OUT_BUFF(9)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_240_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][15]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][15]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][15]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][15]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_241_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_242_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_243_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_244_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_245_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][14]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][14]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_246_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][14]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][14]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_247_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][14]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][14]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_248_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][14]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][14]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_249_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(8),
      O => ROTATION_IDATA_OUT_BUFF(8)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][14]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][14]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(14),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_250_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][14]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][14]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_251_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][14]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][14]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_252_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][14]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][14]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_253_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(14),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_254_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_255_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_256_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][14]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][14]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][14]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][14]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_257_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_258_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_259_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(7),
      O => ROTATION_IDATA_OUT_BUFF(7)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_260_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_261_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][13]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][13]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_262_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][13]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][13]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_263_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][13]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][13]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_264_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][13]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][13]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_265_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][13]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][13]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(13),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_266_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][13]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][13]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_267_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][13]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][13]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_268_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][13]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][13]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_269_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(6),
      O => ROTATION_IDATA_OUT_BUFF(6)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(13),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_270_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_271_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_272_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][13]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][13]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][13]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][13]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_273_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_274_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_275_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_276_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_277_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][12]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][12]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_278_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][12]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][12]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_279_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(5),
      O => ROTATION_IDATA_OUT_BUFF(5)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][12]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][12]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_280_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][12]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][12]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_281_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][12]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][12]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(12),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_282_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][12]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][12]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_283_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][12]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][12]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_284_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][12]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][12]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_285_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(12),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_286_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_287_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_288_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][12]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][12]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][12]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][12]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_289_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(4),
      O => ROTATION_IDATA_OUT_BUFF(4)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_290_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_291_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_292_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_293_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][11]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][11]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_294_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][11]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][11]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_295_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][11]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][11]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_296_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][11]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][11]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_297_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][11]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][11]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(11),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_298_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][11]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][11]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_299_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_38_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_39_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_40_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_41_n_0,
      O => \LTS_I_BUFFER[0]_67\(14)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(3),
      O => ROTATION_IDATA_OUT_BUFF(3)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][11]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][11]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_300_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][11]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][11]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_301_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(11),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_302_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_303_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_304_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][11]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][11]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][11]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][11]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_305_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_306_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_307_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_308_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_309_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(2),
      O => ROTATION_IDATA_OUT_BUFF(2)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][10]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][10]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_310_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][10]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][10]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_311_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][10]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][10]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_312_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][10]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][10]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_313_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][10]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][10]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(10),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_314_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][10]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][10]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_315_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][10]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][10]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_316_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][10]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][10]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_317_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(10),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_318_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][10]\,
      I4 => \COUNTER_reg[0]_rep__0_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_319_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(1),
      O => ROTATION_IDATA_OUT_BUFF(1)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_320_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][10]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][10]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][10]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][10]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_321_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_322_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_323_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_324_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_325_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][9]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][9]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_326_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][9]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][9]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_327_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][9]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][9]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_328_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][9]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][9]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_329_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => ROTATION_IDATA_OUT(0),
      O => ROTATION_IDATA_OUT_BUFF(0)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][9]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][9]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(9),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_330_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][9]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][9]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_331_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][9]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][9]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_332_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][9]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][9]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_333_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(9),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_334_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_335_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_336: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_336_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][9]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][9]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][9]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][9]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_337_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_338_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_339_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_34: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_98_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_99_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_34_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_340_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_341_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][8]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][8]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_342_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][8]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][8]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_343_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][8]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][8]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_344_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][8]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][8]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_345_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][8]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][8]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(8),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_346_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][8]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][8]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_347_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][8]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][8]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_348_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][8]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][8]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_349_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_35: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_100_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_101_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_35_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(8),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_350_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_351_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_352_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][8]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][8]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][8]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][8]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_353_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_354_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_355_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_356_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_357_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][7]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][7]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_358_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][7]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][7]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_359_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_36: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_102_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_103_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_36_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][7]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][7]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_360_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][7]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][7]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_361_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][7]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][7]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(7),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_362_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][7]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][7]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_363_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][7]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][7]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_364_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][7]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][7]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_365_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(7),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_366_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_367_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_368_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][7]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][7]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][7]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][7]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_369_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_37: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_104_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_105_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_37_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_370_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_371_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_372_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_373_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][6]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][6]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_374_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][6]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][6]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_375_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][6]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][6]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_376_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][6]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][6]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_377_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][6]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][6]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(6),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_378_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][6]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][6]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_379_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_38: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_106_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_107_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_38_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][6]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][6]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_380_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][6]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][6]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_381_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(6),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_382_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_383_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_384_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][6]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][6]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][6]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][6]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_385_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_386_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_387_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_388_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_389_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_39: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_108_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_109_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_39_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][5]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][5]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_390_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][5]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][5]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_391_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][5]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][5]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_392_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][5]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][5]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_393_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][5]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][5]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(5),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_394_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][5]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][5]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_395_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][5]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][5]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_396_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][5]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][5]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_397_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(5),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_398_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_399_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_42_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_43_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_44_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_45_n_0,
      O => \LTS_I_BUFFER[0]_67\(13)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_40: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_110_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_111_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_40_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_400_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][5]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][5]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][5]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][5]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_401_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_402_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_403_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_404_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_405_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][4]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][4]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_406_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][4]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][4]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_407_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][4]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][4]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_408_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][4]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][4]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_409_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_41: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_112_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_113_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_41_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][4]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][4]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(4),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_410_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][4]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][4]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_411_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][4]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][4]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_412_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][4]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][4]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_413_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(4),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_414_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_415_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_416_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][4]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][4]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][4]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][4]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_417_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_418_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_419_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_42: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_114_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_115_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_42_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][3]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_420_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][3]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_421_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][3]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][3]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_422_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][3]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][3]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_423_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][3]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][3]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_424_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][3]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][3]\,
      I4 => \COUNTER_reg[0]_rep__3_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_425_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][3]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][3]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(3),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_426_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][3]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][3]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_427_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][3]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][3]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_428_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][3]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][3]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_429_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_43: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_116_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_117_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_43_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(3),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_430_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_431_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_432_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][3]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][3]\,
      I2 => \COUNTER_reg[1]_rep__1_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][3]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][3]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_433_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_434_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_435_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_436_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_437_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][2]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_438_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][2]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_439_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_44: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_118_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_119_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_44_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][2]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_440_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][2]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_441_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][2]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(2),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_442_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][2]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_443_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][2]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_444_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][2]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_445_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(2),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_446_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_447_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_448_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][2]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][2]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][2]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_449_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_45: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_120_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_121_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_45_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_450_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_451_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_452_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_453_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][1]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][1]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_454_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][1]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][1]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_455_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_456: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][1]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][1]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_456_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][1]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][1]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_457_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][1]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(1),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_458_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][1]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_459_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_46: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_122_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_123_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_46_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][1]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_460_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][1]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_461_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(1),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_462_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_463_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_464_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][1]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][1]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][1]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][1]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_465_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[51][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[50][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[49][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[48][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_466_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[55][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[54][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[53][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[52][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_467_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_468: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[59][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[58][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[57][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[56][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_468_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[63][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[62][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[61][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[60][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_469_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_47: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_124_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_125_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_47_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[35][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[34][0]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[33][0]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[32][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_470_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[39][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[38][0]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[37][0]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[36][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_471_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[43][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[42][0]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[41][0]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[40][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_472_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_473: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[47][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[46][0]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[45][0]\,
      I4 => \COUNTER_reg[0]_rep__2_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[44][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_473_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[19][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[18][0]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[17][0]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg[16]_65\(0),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_474_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[23][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[22][0]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[21][0]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[20][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_475_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[27][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[26][0]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[25][0]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[24][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_476_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[31][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[30][0]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \LTS_I_BUFFER_reg_n_0_[29][0]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[28][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_477_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[3][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[2][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[1][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg[0]_64\(0),
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_478_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[7][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[6][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[5][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[4][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_479_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_48: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_126_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_127_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_48_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[11][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[10][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[9][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[8][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_480_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \LTS_I_BUFFER_reg_n_0_[15][0]\,
      I1 => \LTS_I_BUFFER_reg_n_0_[14][0]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \LTS_I_BUFFER_reg_n_0_[13][0]\,
      I4 => \COUNTER_reg[0]_rep_n_0\,
      I5 => \LTS_I_BUFFER_reg_n_0_[12][0]\,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_481_n_0
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_49: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_128_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_129_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_49_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_46_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_47_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_48_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_49_n_0,
      O => \LTS_I_BUFFER[0]_67\(12)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_130_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_131_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_50_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_132_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_133_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_51_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_52: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_134_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_135_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_52_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_136_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_137_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_53_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_138_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_139_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_54_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_140_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_141_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_55_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_142_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_143_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_56_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_144_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_145_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_57_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_58: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_146_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_147_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_58_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_59: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_148_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_149_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_59_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_50_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_51_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_52_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_53_n_0,
      O => \LTS_I_BUFFER[0]_67\(11)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_60: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_150_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_151_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_60_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_61: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_152_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_153_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_61_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_62: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_154_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_155_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_62_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_156_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_157_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_63_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_64: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_158_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_159_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_64_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_65: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_160_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_161_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_65_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_66: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_162_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_163_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_66_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_67: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_164_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_165_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_67_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_68: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_166_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_167_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_68_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_69: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_168_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_169_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_69_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_54_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_55_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_56_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_57_n_0,
      O => \LTS_I_BUFFER[0]_67\(10)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_70: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_170_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_171_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_70_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_71: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_172_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_173_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_71_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_72: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_174_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_175_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_72_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_73: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_176_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_177_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_73_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_74: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_178_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_179_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_74_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_75: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_180_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_181_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_75_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_76: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_182_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_183_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_76_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_77: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_184_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_185_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_77_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_78: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_186_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_187_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_78_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_79: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_188_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_189_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_79_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_58_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_59_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_60_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_61_n_0,
      O => \LTS_I_BUFFER[0]_67\(9)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_80: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_190_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_191_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_80_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_81: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_192_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_193_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_81_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_82: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_194_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_195_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_82_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_83: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_196_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_197_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_83_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_84: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_198_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_199_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_84_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_85: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_200_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_201_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_85_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_86: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_202_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_203_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_86_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_87: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_204_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_205_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_87_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_88: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_206_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_207_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_88_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_89: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_208_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_209_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_89_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_62_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_63_n_0,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => LTS_AUTOCORR_MULT_REG_II_reg_i_64_n_0,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => LTS_AUTOCORR_MULT_REG_II_reg_i_65_n_0,
      O => \LTS_I_BUFFER[0]_67\(8)
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_90: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_210_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_211_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_90_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_91: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_212_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_213_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_91_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_92: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_214_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_215_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_92_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_93: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_216_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_217_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_93_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_94: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_218_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_219_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_94_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_95: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_220_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_221_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_95_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_96: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_222_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_223_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_96_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_97: unisim.vcomponents.MUXF8
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_224_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_225_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_97_n_0,
      S => \COUNTER_reg_n_0_[3]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_98: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_226_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_227_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_98_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_II_reg_i_99: unisim.vcomponents.MUXF7
     port map (
      I0 => LTS_AUTOCORR_MULT_REG_II_reg_i_228_n_0,
      I1 => LTS_AUTOCORR_MULT_REG_II_reg_i_229_n_0,
      O => LTS_AUTOCORR_MULT_REG_II_reg_i_99_n_0,
      S => \COUNTER_reg_n_0_[2]\
    );
LTS_AUTOCORR_MULT_REG_QI_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROTATION_QDATA_OUT_BUFF(15),
      A(28) => ROTATION_QDATA_OUT_BUFF(15),
      A(27) => ROTATION_QDATA_OUT_BUFF(15),
      A(26) => ROTATION_QDATA_OUT_BUFF(15),
      A(25) => ROTATION_QDATA_OUT_BUFF(15),
      A(24) => ROTATION_QDATA_OUT_BUFF(15),
      A(23) => ROTATION_QDATA_OUT_BUFF(15),
      A(22) => ROTATION_QDATA_OUT_BUFF(15),
      A(21) => ROTATION_QDATA_OUT_BUFF(15),
      A(20) => ROTATION_QDATA_OUT_BUFF(15),
      A(19) => ROTATION_QDATA_OUT_BUFF(15),
      A(18) => ROTATION_QDATA_OUT_BUFF(15),
      A(17) => ROTATION_QDATA_OUT_BUFF(15),
      A(16) => ROTATION_QDATA_OUT_BUFF(15),
      A(15 downto 0) => ROTATION_QDATA_OUT_BUFF(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \LTS_I_BUFFER[0]_67\(15),
      B(16) => \LTS_I_BUFFER[0]_67\(15),
      B(15 downto 0) => \LTS_I_BUFFER[0]_67\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => LTS_AUTOCORR_MULT_REG_II_reg_i_1_n_0,
      CLK => CLOCK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => LTS_AUTOCORR_MULT_REG_QI_reg_n_106,
      PCOUT(46) => LTS_AUTOCORR_MULT_REG_QI_reg_n_107,
      PCOUT(45) => LTS_AUTOCORR_MULT_REG_QI_reg_n_108,
      PCOUT(44) => LTS_AUTOCORR_MULT_REG_QI_reg_n_109,
      PCOUT(43) => LTS_AUTOCORR_MULT_REG_QI_reg_n_110,
      PCOUT(42) => LTS_AUTOCORR_MULT_REG_QI_reg_n_111,
      PCOUT(41) => LTS_AUTOCORR_MULT_REG_QI_reg_n_112,
      PCOUT(40) => LTS_AUTOCORR_MULT_REG_QI_reg_n_113,
      PCOUT(39) => LTS_AUTOCORR_MULT_REG_QI_reg_n_114,
      PCOUT(38) => LTS_AUTOCORR_MULT_REG_QI_reg_n_115,
      PCOUT(37) => LTS_AUTOCORR_MULT_REG_QI_reg_n_116,
      PCOUT(36) => LTS_AUTOCORR_MULT_REG_QI_reg_n_117,
      PCOUT(35) => LTS_AUTOCORR_MULT_REG_QI_reg_n_118,
      PCOUT(34) => LTS_AUTOCORR_MULT_REG_QI_reg_n_119,
      PCOUT(33) => LTS_AUTOCORR_MULT_REG_QI_reg_n_120,
      PCOUT(32) => LTS_AUTOCORR_MULT_REG_QI_reg_n_121,
      PCOUT(31) => LTS_AUTOCORR_MULT_REG_QI_reg_n_122,
      PCOUT(30) => LTS_AUTOCORR_MULT_REG_QI_reg_n_123,
      PCOUT(29) => LTS_AUTOCORR_MULT_REG_QI_reg_n_124,
      PCOUT(28) => LTS_AUTOCORR_MULT_REG_QI_reg_n_125,
      PCOUT(27) => LTS_AUTOCORR_MULT_REG_QI_reg_n_126,
      PCOUT(26) => LTS_AUTOCORR_MULT_REG_QI_reg_n_127,
      PCOUT(25) => LTS_AUTOCORR_MULT_REG_QI_reg_n_128,
      PCOUT(24) => LTS_AUTOCORR_MULT_REG_QI_reg_n_129,
      PCOUT(23) => LTS_AUTOCORR_MULT_REG_QI_reg_n_130,
      PCOUT(22) => LTS_AUTOCORR_MULT_REG_QI_reg_n_131,
      PCOUT(21) => LTS_AUTOCORR_MULT_REG_QI_reg_n_132,
      PCOUT(20) => LTS_AUTOCORR_MULT_REG_QI_reg_n_133,
      PCOUT(19) => LTS_AUTOCORR_MULT_REG_QI_reg_n_134,
      PCOUT(18) => LTS_AUTOCORR_MULT_REG_QI_reg_n_135,
      PCOUT(17) => LTS_AUTOCORR_MULT_REG_QI_reg_n_136,
      PCOUT(16) => LTS_AUTOCORR_MULT_REG_QI_reg_n_137,
      PCOUT(15) => LTS_AUTOCORR_MULT_REG_QI_reg_n_138,
      PCOUT(14) => LTS_AUTOCORR_MULT_REG_QI_reg_n_139,
      PCOUT(13) => LTS_AUTOCORR_MULT_REG_QI_reg_n_140,
      PCOUT(12) => LTS_AUTOCORR_MULT_REG_QI_reg_n_141,
      PCOUT(11) => LTS_AUTOCORR_MULT_REG_QI_reg_n_142,
      PCOUT(10) => LTS_AUTOCORR_MULT_REG_QI_reg_n_143,
      PCOUT(9) => LTS_AUTOCORR_MULT_REG_QI_reg_n_144,
      PCOUT(8) => LTS_AUTOCORR_MULT_REG_QI_reg_n_145,
      PCOUT(7) => LTS_AUTOCORR_MULT_REG_QI_reg_n_146,
      PCOUT(6) => LTS_AUTOCORR_MULT_REG_QI_reg_n_147,
      PCOUT(5) => LTS_AUTOCORR_MULT_REG_QI_reg_n_148,
      PCOUT(4) => LTS_AUTOCORR_MULT_REG_QI_reg_n_149,
      PCOUT(3) => LTS_AUTOCORR_MULT_REG_QI_reg_n_150,
      PCOUT(2) => LTS_AUTOCORR_MULT_REG_QI_reg_n_151,
      PCOUT(1) => LTS_AUTOCORR_MULT_REG_QI_reg_n_152,
      PCOUT(0) => LTS_AUTOCORR_MULT_REG_QI_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTM,
      UNDERFLOW => NLW_LTS_AUTOCORR_MULT_REG_QI_reg_UNDERFLOW_UNCONNECTED
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_94,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_95,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_96,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_97,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_90,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_91,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_92,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_93,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_86,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_87,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_88,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_89,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_82,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_83,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_84,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_85,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_78,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_79,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_80,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_81,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_Q_reg_n_74,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_75,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_76,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_77,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_Q_reg_n_74,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LTS_AUTOCORR_ADD_REG_Q_reg_n_74,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_6_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      I1 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[3]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_102,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[2]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_103,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[1]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_104,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[0]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_105,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[7]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_98,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_2_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[6]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_99,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_3_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[5]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_100,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_4_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[4]\,
      I1 => LTS_AUTOCORR_ADD_REG_Q_reg_n_101,
      O => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[0]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[11]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[10]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[11]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[15]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[14]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[13]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[12]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[15]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[19]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[18]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[17]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[16]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[19]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[1]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[19]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[23]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[22]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[21]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[20]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[23]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[23]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[27]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[26]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[25]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[24]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[27]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[2]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[31]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[27]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => LTS_AUTOCORR_ADD_REG_Q_reg_n_74,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[30]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[29]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[28]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[31]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[31]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[34]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[33]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[32]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_2_n_0\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_3_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_4_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_5_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[35]_i_6_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[38]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[39]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[35]_i_1_n_0\,
      CO(3) => \NLW_LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[37]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[36]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[35]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[39]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[39]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[3]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[3]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[2]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[1]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[0]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[3]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[4]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[5]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_5\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[6]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_4\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[7]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_1\,
      CO(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_2\,
      CO(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[7]\,
      DI(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[6]\,
      DI(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[5]\,
      DI(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[4]\,
      O(3) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_4\,
      O(2) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_5\,
      O(1) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_6\,
      O(0) => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[7]_i_1_n_7\,
      S(3) => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_2_n_0\,
      S(2) => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_3_n_0\,
      S(1) => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_4_n_0\,
      S(0) => \LTS_AUTOCORR_Q_ACCUMULATOR[7]_i_5_n_0\
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_7\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[8]\,
      R => RSTM
    );
\LTS_AUTOCORR_Q_ACCUMULATOR_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_AUTOCORR_I_ACCUMULATOR[39]_i_1_n_0\,
      D => \LTS_AUTOCORR_Q_ACCUMULATOR_reg[11]_i_1_n_6\,
      Q => \LTS_AUTOCORR_Q_ACCUMULATOR_reg_n_0_[9]\,
      R => RSTM
    );
LTS_AUTOCORR_READY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C88AAAA"
    )
        port map (
      I0 => LTS_AUTOCORR_READY_reg_n_0,
      I1 => ROTATION_DATA_OUT_STROBE,
      I2 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      I3 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      I4 => LTS_AUTOCORR_READY_i_2_n_0,
      I5 => RSTM,
      O => LTS_AUTOCORR_READY_i_1_n_0
    );
LTS_AUTOCORR_READY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      O => LTS_AUTOCORR_READY_i_2_n_0
    );
LTS_AUTOCORR_READY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => LTS_AUTOCORR_READY_i_1_n_0,
      Q => LTS_AUTOCORR_READY_reg_n_0,
      R => '0'
    );
\LTS_I_BUFFER_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg[0]_64\(0),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg[0]_64\(10),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg[0]_64\(11),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg[0]_64\(12),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg[0]_64\(13),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg[0]_64\(14),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg[0]_64\(15),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg[0]_64\(1),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg[0]_64\(2),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg[0]_64\(3),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg[0]_64\(4),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg[0]_64\(5),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg[0]_64\(6),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg[0]_64\(7),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg[0]_64\(8),
      R => RSTM
    );
\LTS_I_BUFFER_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg[0]_64\(9),
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[10][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[10][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[10][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[10][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[10][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[10][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[10][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[10][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[10][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[10][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[10][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[10][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[10][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[10][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[10][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[10][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[11][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[11][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[11][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[11][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[11][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[11][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[11][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[11][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[11][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[11][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[11][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[11][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[11][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[11][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[11][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[11][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[12][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[12][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[12][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[12][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[12][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[12][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[12][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[12][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[12][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[12][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[12][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[12][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[12][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[12][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[12][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[12][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[13][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[13][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[13][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[13][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[13][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[13][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[13][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[13][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[13][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[13][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[13][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[13][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[13][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[13][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[13][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[13][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[14][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[14][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[14][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[14][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[14][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[14][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[14][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[14][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[14][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[14][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[14][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[14][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[14][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[14][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[14][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[14][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[15][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[15][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[15][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[15][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[15][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[15][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[15][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[15][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[15][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[15][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[15][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[15][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[15][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[15][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[15][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[15][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg[16]_65\(0),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg[16]_65\(10),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg[16]_65\(11),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg[16]_65\(12),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg[16]_65\(13),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg[16]_65\(14),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg[16]_65\(15),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg[16]_65\(1),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg[16]_65\(2),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg[16]_65\(3),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg[16]_65\(4),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg[16]_65\(5),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg[16]_65\(6),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg[16]_65\(7),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg[16]_65\(8),
      R => RSTM
    );
\LTS_I_BUFFER_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg[16]_65\(9),
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[17][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[17][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[17][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[17][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[17][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[17][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[17][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[17][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[17][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[17][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[17][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[17][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[17][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[17][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[17][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[17][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[18][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[18][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[18][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[18][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[18][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[18][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[18][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[18][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[18][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[18][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[18][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[18][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[18][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[18][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[18][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[18][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[19][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[19][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[19][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[19][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[19][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[19][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[19][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[19][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[19][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[19][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[19][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[19][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[19][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[19][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[19][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[19][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[1][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[1][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[1][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[1][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[1][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[1][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[1][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[1][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[1][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[1][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[1][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[1][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[1][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[1][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[1][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[1][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[20][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[20][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[20][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[20][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[20][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[20][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[20][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[20][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[20][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[20][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[20][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[20][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[20][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[20][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[20][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[20][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[21][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[21][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[21][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[21][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[21][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[21][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[21][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[21][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[21][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[21][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[21][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[21][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[21][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[21][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[21][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[21][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[22][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[22][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[22][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[22][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[22][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[22][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[22][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[22][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[22][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[22][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[22][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[22][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[22][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[22][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[22][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[22][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[23][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[23][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[23][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[23][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[23][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[23][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[23][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[23][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[23][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[23][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[23][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[23][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[23][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[23][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[23][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[23][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[24][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[24][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[24][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[24][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[24][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[24][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[24][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[24][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[24][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[24][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[24][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[24][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[24][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[24][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[24][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[24][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[25][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[25][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[25][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[25][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[25][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[25][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[25][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[25][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[25][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[25][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[25][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[25][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[25][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[25][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[25][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[25][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[26][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[26][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[26][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[26][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[26][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[26][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[26][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[26][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[26][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[26][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[26][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[26][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[26][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[26][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[26][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[26][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[27][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[27][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[27][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[27][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[27][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[27][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[27][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[27][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[27][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[27][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[27][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[27][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[27][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[27][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[27][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[27][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[28][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[28][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[28][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[28][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[28][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[28][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[28][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[28][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[28][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[28][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[28][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[28][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[28][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[28][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[28][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[28][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[29][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[29][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[29][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[29][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[29][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[29][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[29][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[29][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[29][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[29][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[29][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[29][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[29][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[29][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[29][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[29][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[2][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[2][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[2][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[2][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[2][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[2][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[2][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[2][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[2][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[2][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[2][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[2][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[2][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[2][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[2][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[2][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[30][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[30][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[30][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[30][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[30][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[30][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[30][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[30][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[30][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[30][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[30][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[30][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[30][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[30][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[30][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[30][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[31][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[31][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[31][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[31][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[31][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[31][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[31][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[31][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[31][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[31][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[31][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[31][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[31][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[31][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[31][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[31][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[32][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[32][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[32][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[32][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[32][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[32][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[32][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[32][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[32][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[32][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[32][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[32][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[32][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[32][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[32][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[32][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[32][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[33][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[33][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[33][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[33][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[33][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[33][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[33][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[33][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[33][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[33][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[33][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[33][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[33][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[33][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[33][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[33][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[33][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[34][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[34][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[34][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[34][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[34][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[34][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[34][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[34][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[34][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[34][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[34][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[34][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[34][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[34][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[34][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[34][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[34][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[35][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[35][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[35][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[35][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[35][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[35][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[35][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[35][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[35][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[35][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[35][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[35][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[35][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[35][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[35][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[35][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[35][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[36][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[36][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[36][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[36][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[36][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[36][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[36][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[36][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[36][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[36][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[36][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[36][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[36][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[36][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[36][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[36][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[36][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[37][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[37][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[37][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[37][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[37][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[37][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[37][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[37][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[37][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[37][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[37][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[37][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[37][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[37][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[37][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[37][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[37][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[38][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[38][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[38][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[38][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[38][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[38][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[38][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[38][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[38][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[38][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[38][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[38][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[38][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[38][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[38][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[38][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[38][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[39][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[39][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[39][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[39][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[39][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[39][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[39][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[39][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[39][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[39][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[39][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[39][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[39][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[39][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[39][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[39][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[39][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[3][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[3][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[3][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[3][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[3][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[3][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[3][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[3][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[3][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[3][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[3][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[3][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[3][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[3][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[3][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[3][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[40][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[40][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[40][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[40][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[40][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[40][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[40][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[40][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[40][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[40][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[40][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[40][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[40][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[40][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[40][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[40][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[40][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[41][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[41][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[41][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[41][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[41][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[41][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[41][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[41][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[41][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[41][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[41][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[41][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[41][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[41][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[41][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[41][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[41][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[42][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[42][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[42][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[42][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[42][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[42][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[42][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[42][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[42][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[42][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[42][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[42][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[42][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[42][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[42][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[42][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[42][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[43][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[43][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[43][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[43][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[43][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[43][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[43][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[43][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[43][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[43][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[43][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[43][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[43][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[43][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[43][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[43][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[43][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[44][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[44][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[44][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[44][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[44][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[44][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[44][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[44][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[44][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[44][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[44][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[44][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[44][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[44][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[44][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[44][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[44][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[45][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[45][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[45][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[45][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[45][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[45][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[45][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[45][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[45][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[45][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[45][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[45][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[45][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[45][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[45][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[45][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[45][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[46][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[46][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[46][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[46][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[46][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[46][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[46][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[46][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[46][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[46][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[46][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[46][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[46][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[46][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[46][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[46][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[46][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[47][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[47][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[47][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[47][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[47][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[47][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[47][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[47][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[47][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[47][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[47][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[47][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[47][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[47][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[47][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[47][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[47][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[48][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[48][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[48][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[48][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[48][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[48][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[48][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[48][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[48][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[48][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[48][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[48][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[48][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[48][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[48][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[48][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[48][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[49][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[49][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[49][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[49][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[49][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[49][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[49][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[49][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[49][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[49][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[49][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[49][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[49][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[49][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[49][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[49][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[49][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[4][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[4][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[4][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[4][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[4][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[4][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[4][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[4][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[4][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[4][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[4][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[4][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[4][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[4][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[4][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[4][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[50][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[50][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[50][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[50][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[50][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[50][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[50][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[50][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[50][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[50][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[50][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[50][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[50][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[50][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[50][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[50][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[50][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[51][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[51][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[51][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[51][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[51][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[51][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[51][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[51][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[51][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[51][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[51][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[51][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[51][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[51][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[51][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[51][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[51][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[52][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[52][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[52][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[52][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[52][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[52][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[52][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[52][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[52][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[52][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[52][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[52][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[52][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[52][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[52][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[52][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[52][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[53][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[53][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[53][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[53][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[53][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[53][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[53][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[53][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[53][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[53][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[53][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[53][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[53][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[53][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[53][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[53][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[53][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[54][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[54][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[54][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[54][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[54][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[54][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[54][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[54][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[54][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[54][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[54][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[54][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[54][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[54][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[54][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[54][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[54][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[55][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[55][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[55][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[55][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[55][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[55][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[55][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[55][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[55][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[55][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[55][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[55][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[55][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[55][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[55][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[55][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[55][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[56][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[56][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[56][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[56][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[56][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[56][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[56][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[56][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[56][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[56][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[56][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[56][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[56][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[56][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[56][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[56][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[56][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[57][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[57][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[57][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[57][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[57][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[57][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[57][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[57][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[57][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[57][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[57][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[57][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[57][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[57][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[57][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[57][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[57][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[58][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[58][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[58][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[58][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[58][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[58][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[58][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[58][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[58][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[58][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[58][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[58][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[58][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[58][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[58][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[58][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[58][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[59][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[59][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[59][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[59][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[59][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[59][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[59][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[59][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[59][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[59][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[59][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[59][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[59][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[59][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[59][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[59][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[59][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[5][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[5][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[5][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[5][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[5][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[5][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[5][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[5][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[5][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[5][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[5][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[5][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[5][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[5][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[5][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[5][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[60][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[60][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[60][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[60][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[60][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[60][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[60][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[60][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[60][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[60][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[60][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[60][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[60][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[60][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[60][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[60][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[60][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[61][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[61][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[61][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[61][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[61][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[61][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[61][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[61][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[61][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[61][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[61][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[61][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[61][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[61][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[61][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[61][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[61][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[62][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[62][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[62][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[62][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[62][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[62][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[62][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[62][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[62][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[62][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[62][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[62][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[62][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[62][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[62][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[62][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[62][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[63][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[63][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[63][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[63][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[63][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[63][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[63][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[63][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[63][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[63][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[63][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[63][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[63][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[63][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[63][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[63][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[63][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[6][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[6][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[6][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[6][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[6][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[6][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[6][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[6][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[6][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[6][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[6][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[6][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[6][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[6][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[6][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[6][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[7][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[7][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[7][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[7][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[7][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[7][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[7][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[7][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[7][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[7][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[7][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[7][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[7][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[7][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[7][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[7][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[8][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[8][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[8][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[8][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[8][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[8][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[8][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[8][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[8][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[8][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[8][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[8][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[8][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[8][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[8][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[8][9]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(0),
      Q => \LTS_I_BUFFER_reg_n_0_[9][0]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(10),
      Q => \LTS_I_BUFFER_reg_n_0_[9][10]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(11),
      Q => \LTS_I_BUFFER_reg_n_0_[9][11]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(12),
      Q => \LTS_I_BUFFER_reg_n_0_[9][12]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(13),
      Q => \LTS_I_BUFFER_reg_n_0_[9][13]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(14),
      Q => \LTS_I_BUFFER_reg_n_0_[9][14]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(15),
      Q => \LTS_I_BUFFER_reg_n_0_[9][15]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(1),
      Q => \LTS_I_BUFFER_reg_n_0_[9][1]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(2),
      Q => \LTS_I_BUFFER_reg_n_0_[9][2]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(3),
      Q => \LTS_I_BUFFER_reg_n_0_[9][3]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(4),
      Q => \LTS_I_BUFFER_reg_n_0_[9][4]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(5),
      Q => \LTS_I_BUFFER_reg_n_0_[9][5]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(6),
      Q => \LTS_I_BUFFER_reg_n_0_[9][6]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(7),
      Q => \LTS_I_BUFFER_reg_n_0_[9][7]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(8),
      Q => \LTS_I_BUFFER_reg_n_0_[9][8]\,
      R => RSTM
    );
\LTS_I_BUFFER_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => A(9),
      Q => \LTS_I_BUFFER_reg_n_0_[9][9]\,
      R => RSTM
    );
\LTS_Q_BUFFER[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => FFT_DATA_IN_FIRST_SYMBOL_MARKER_i_2_n_0,
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\,
      O => \LTS_Q_BUFFER[0][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[21]\,
      I1 => \COUNTER_reg_n_0_[20]\,
      O => \LTS_Q_BUFFER[0][15]_i_11_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[19]\,
      I1 => \COUNTER_reg_n_0_[18]\,
      O => \LTS_Q_BUFFER[0][15]_i_12_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[17]\,
      I1 => \COUNTER_reg_n_0_[16]\,
      O => \LTS_Q_BUFFER[0][15]_i_13_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[15]\,
      I1 => \COUNTER_reg_n_0_[14]\,
      O => \LTS_Q_BUFFER[0][15]_i_14_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[6]\,
      I1 => \COUNTER_reg_n_0_[7]\,
      O => \LTS_Q_BUFFER[0][15]_i_15_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[13]\,
      I1 => \COUNTER_reg_n_0_[12]\,
      O => \LTS_Q_BUFFER[0][15]_i_16_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[11]\,
      I1 => \COUNTER_reg_n_0_[10]\,
      O => \LTS_Q_BUFFER[0][15]_i_17_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[9]\,
      I1 => \COUNTER_reg_n_0_[8]\,
      O => \LTS_Q_BUFFER[0][15]_i_18_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[6]\,
      I1 => \COUNTER_reg_n_0_[7]\,
      O => \LTS_Q_BUFFER[0][15]_i_19_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[31]\,
      I1 => \COUNTER_reg_n_0_[30]\,
      O => \LTS_Q_BUFFER[0][15]_i_4_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[29]\,
      I1 => \COUNTER_reg_n_0_[28]\,
      O => \LTS_Q_BUFFER[0][15]_i_6_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[27]\,
      I1 => \COUNTER_reg_n_0_[26]\,
      O => \LTS_Q_BUFFER[0][15]_i_7_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[25]\,
      I1 => \COUNTER_reg_n_0_[24]\,
      O => \LTS_Q_BUFFER[0][15]_i_8_n_0\
    );
\LTS_Q_BUFFER[0][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[23]\,
      I1 => \COUNTER_reg_n_0_[22]\,
      O => \LTS_Q_BUFFER[0][15]_i_9_n_0\
    );
\LTS_Q_BUFFER[10][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[10][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[11][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \COUNTER_reg[0]_rep_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[11][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[12][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[12][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[13][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[13][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[14][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[14][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I1 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I2 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I3 => \LTS_Q_BUFFER[15][15]_i_4_n_0\,
      I4 => \LTS_Q_BUFFER[15][15]_i_5_n_0\,
      O => \LTS_Q_BUFFER[15][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[9]\,
      I1 => \COUNTER_reg_n_0_[10]\,
      I2 => \COUNTER_reg_n_0_[11]\,
      I3 => \COUNTER_reg_n_0_[15]\,
      I4 => \COUNTER_reg_n_0_[16]\,
      I5 => \COUNTER_reg_n_0_[17]\,
      O => \LTS_Q_BUFFER[15][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[23]\,
      I1 => \COUNTER_reg_n_0_[22]\,
      I2 => \COUNTER_reg_n_0_[19]\,
      I3 => \COUNTER_reg_n_0_[20]\,
      I4 => \COUNTER_reg_n_0_[10]\,
      I5 => \COUNTER_reg_n_0_[11]\,
      O => \LTS_Q_BUFFER[15][15]_i_3_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_6_n_0\,
      I1 => \COUNTER_reg_n_0_[29]\,
      I2 => \COUNTER_reg_n_0_[28]\,
      I3 => \COUNTER_reg_n_0_[27]\,
      I4 => \LTS_Q_BUFFER[15][15]_i_7_n_0\,
      I5 => \LTS_Q_BUFFER[15][15]_i_8_n_0\,
      O => \LTS_Q_BUFFER[15][15]_i_4_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg_n_0_[3]\,
      I2 => \COUNTER_reg[0]_rep__1_n_0\,
      I3 => \COUNTER_reg[1]_rep__0_n_0\,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => \COUNTER_reg_n_0_[5]\,
      O => \LTS_Q_BUFFER[15][15]_i_5_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[30]\,
      I1 => \COUNTER_reg_n_0_[31]\,
      I2 => \LTS_Q_BUFFER[15][15]_i_9_n_0\,
      I3 => \COUNTER_reg_n_0_[24]\,
      I4 => \COUNTER_reg_n_0_[25]\,
      I5 => \COUNTER_reg_n_0_[26]\,
      O => \LTS_Q_BUFFER[15][15]_i_6_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[6]\,
      I1 => \COUNTER_reg_n_0_[7]\,
      I2 => \COUNTER_reg_n_0_[8]\,
      I3 => \COUNTER_reg_n_0_[21]\,
      I4 => \COUNTER_reg_n_0_[22]\,
      I5 => \COUNTER_reg_n_0_[23]\,
      O => \LTS_Q_BUFFER[15][15]_i_7_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[18]\,
      I1 => \COUNTER_reg_n_0_[19]\,
      I2 => \COUNTER_reg_n_0_[20]\,
      I3 => \COUNTER_reg_n_0_[12]\,
      I4 => \COUNTER_reg_n_0_[13]\,
      I5 => \COUNTER_reg_n_0_[14]\,
      O => \LTS_Q_BUFFER[15][15]_i_8_n_0\
    );
\LTS_Q_BUFFER[15][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[28]\,
      I1 => \COUNTER_reg_n_0_[29]\,
      O => \LTS_Q_BUFFER[15][15]_i_9_n_0\
    );
\LTS_Q_BUFFER[16][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      I1 => \COUNTER_reg_n_0_[6]\,
      I2 => \COUNTER_reg_n_0_[7]\,
      I3 => \COUNTER_reg_n_0_[4]\,
      I4 => \COUNTER_reg_n_0_[5]\,
      I5 => \LTS_Q_BUFFER[16][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[16][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[16][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \COUNTER_reg[0]_rep__1_n_0\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg_n_0_[2]\,
      O => \LTS_Q_BUFFER[16][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[17][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      O => \LTS_Q_BUFFER[17][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\,
      I1 => \COUNTER_OFDM_SYMBOL[31]_i_5_n_0\,
      I2 => \COUNTER_reg_n_0_[7]\,
      I3 => \COUNTER_reg_n_0_[8]\,
      I4 => \COUNTER_reg_n_0_[13]\,
      I5 => \COUNTER_reg_n_0_[14]\,
      O => \LTS_Q_BUFFER[17][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[23]\,
      I1 => \COUNTER_reg_n_0_[22]\,
      I2 => \COUNTER_reg_n_0_[17]\,
      I3 => \COUNTER_reg_n_0_[16]\,
      O => \LTS_Q_BUFFER[17][15]_i_3_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      I1 => \COUNTER_reg_n_0_[3]\,
      I2 => \LTS_Q_BUFFER[17][15]_i_6_n_0\,
      I3 => \COUNTER_reg_n_0_[5]\,
      I4 => \COUNTER_reg_n_0_[4]\,
      O => \LTS_Q_BUFFER[17][15]_i_4_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I1 => \LTS_Q_BUFFER[15][15]_i_8_n_0\,
      I2 => \LTS_Q_BUFFER[15][15]_i_6_n_0\,
      I3 => \COUNTER_reg_n_0_[29]\,
      I4 => \COUNTER_reg_n_0_[28]\,
      I5 => \COUNTER_reg_n_0_[27]\,
      O => \LTS_Q_BUFFER[17][15]_i_5_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[26]\,
      I1 => \COUNTER_reg_n_0_[25]\,
      I2 => \LTS_Q_BUFFER[15][15]_i_7_n_0\,
      I3 => \LTS_Q_BUFFER[17][15]_i_7_n_0\,
      I4 => \COUNTER_reg_n_0_[20]\,
      I5 => \COUNTER_reg_n_0_[19]\,
      O => \LTS_Q_BUFFER[17][15]_i_6_n_0\
    );
\LTS_Q_BUFFER[17][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[10]\,
      I1 => \COUNTER_reg_n_0_[11]\,
      O => \LTS_Q_BUFFER[17][15]_i_7_n_0\
    );
\LTS_Q_BUFFER[18][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \COUNTER_reg_n_0_[1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      O => \LTS_Q_BUFFER[18][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[18][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[16]\,
      I1 => \COUNTER_reg_n_0_[17]\,
      I2 => \COUNTER_reg_n_0_[22]\,
      I3 => \COUNTER_reg_n_0_[23]\,
      I4 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[18][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[19][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \COUNTER_reg_n_0_[1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      O => \LTS_Q_BUFFER[19][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[3]\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[1][15]_i_2_n_0\,
      I5 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      O => \LTS_Q_BUFFER[1][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[1][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[4]\,
      I1 => \COUNTER_reg_n_0_[5]\,
      I2 => \COUNTER_reg_n_0_[6]\,
      I3 => \COUNTER_reg_n_0_[7]\,
      O => \LTS_Q_BUFFER[1][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => FFT_DATA_IN_START_i_3_n_0,
      I1 => \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\,
      I2 => RX_STATE_reg(2),
      I3 => RX_STATE_reg(1),
      I4 => RX_STATE_reg(0),
      I5 => ROTATION_DATA_OUT_STROBE,
      O => \LTS_Q_BUFFER[1][15]_i_3_n_0\
    );
\LTS_Q_BUFFER[20][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \COUNTER_reg_n_0_[2]\,
      O => \LTS_Q_BUFFER[20][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[21][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \COUNTER_reg_n_0_[1]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      O => \LTS_Q_BUFFER[21][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[22][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \COUNTER_reg_n_0_[2]\,
      O => \LTS_Q_BUFFER[22][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[23][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_4_n_0\,
      I1 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \COUNTER_reg_n_0_[2]\,
      O => \LTS_Q_BUFFER[23][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[24][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[24][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[24][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_6_n_0\,
      I1 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => \COUNTER_reg_n_0_[4]\,
      I4 => \COUNTER_reg_n_0_[3]\,
      O => \LTS_Q_BUFFER[24][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[25][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[17][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[25][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[26][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[26][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[27][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[27][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[28][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[1]\,
      I2 => \COUNTER_reg[0]_rep__1_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[28][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[29][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg_n_0_[1]\,
      I3 => \COUNTER_reg[0]_rep__1_n_0\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[29][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \LTS_Q_BUFFER[1][15]_i_2_n_0\,
      I3 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      I4 => \COUNTER_reg[1]_rep__0_n_0\,
      I5 => \COUNTER_reg[0]_rep_n_0\,
      O => \LTS_Q_BUFFER[2][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[30][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[1]\,
      I2 => \COUNTER_reg[0]_rep__1_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[30][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[31][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[1]\,
      I2 => \COUNTER_reg[0]_rep__1_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[24][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[31][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[32][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      I1 => \COUNTER_reg_n_0_[6]\,
      I2 => \COUNTER_reg_n_0_[7]\,
      I3 => \COUNTER_reg_n_0_[4]\,
      I4 => \COUNTER_reg_n_0_[5]\,
      I5 => \LTS_Q_BUFFER[16][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[32][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[33][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[17][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[33][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[33][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      I2 => \COUNTER_reg_n_0_[4]\,
      I3 => \COUNTER_reg_n_0_[5]\,
      I4 => \LTS_Q_BUFFER[17][15]_i_6_n_0\,
      O => \LTS_Q_BUFFER[33][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[34][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[34][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[35][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[35][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[36][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[36][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[37][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[37][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[38][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[38][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[39][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[33][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[39][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \COUNTER_reg[0]_rep_n_0\,
      I4 => \LTS_Q_BUFFER[3][15]_i_3_n_0\,
      O => \LTS_Q_BUFFER[3][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[3][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[25]\,
      I1 => \COUNTER_reg_n_0_[26]\,
      I2 => \COUNTER_reg_n_0_[16]\,
      I3 => \COUNTER_reg_n_0_[17]\,
      I4 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[3][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[3][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => \COUNTER_reg_n_0_[4]\,
      I4 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[15][15]_i_4_n_0\,
      O => \LTS_Q_BUFFER[3][15]_i_3_n_0\
    );
\LTS_Q_BUFFER[40][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[40][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[40][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      I1 => \COUNTER_reg_n_0_[4]\,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => \LTS_Q_BUFFER[17][15]_i_6_n_0\,
      I4 => \COUNTER_reg_n_0_[3]\,
      O => \LTS_Q_BUFFER[40][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[41][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[17][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[17][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[41][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[42][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[42][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[43][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[43][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[44][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[44][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[45][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep_n_0\,
      I3 => \COUNTER_reg[0]_rep__2_n_0\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[45][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[46][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[46][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[47][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[18][15]_i_2_n_0\,
      I1 => \COUNTER_reg[1]_rep_n_0\,
      I2 => \COUNTER_reg[0]_rep__2_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[40][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[47][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[48][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[48][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[48][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I1 => \LTS_Q_BUFFER[15][15]_i_7_n_0\,
      I2 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      I3 => \COUNTER_reg_n_0_[3]\,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => \COUNTER_reg_n_0_[5]\,
      O => \LTS_Q_BUFFER[48][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[49][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[49][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[4][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      I1 => \LTS_Q_BUFFER[4][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[3]\,
      I3 => \COUNTER_reg_n_0_[2]\,
      O => \LTS_Q_BUFFER[4][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep__1_n_0\,
      I2 => \COUNTER_reg_n_0_[7]\,
      I3 => \COUNTER_reg_n_0_[6]\,
      I4 => \COUNTER_reg_n_0_[5]\,
      I5 => \COUNTER_reg_n_0_[4]\,
      O => \LTS_Q_BUFFER[4][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[50][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[50][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[51][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \COUNTER_reg[0]_rep_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[51][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[52][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[52][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[53][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[53][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[54][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[54][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[55][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[48][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[55][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[56][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[56][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[56][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I2 => \LTS_Q_BUFFER[15][15]_i_7_n_0\,
      I3 => \COUNTER_reg_n_0_[5]\,
      I4 => \COUNTER_reg_n_0_[4]\,
      I5 => \LTS_Q_BUFFER[17][15]_i_5_n_0\,
      O => \LTS_Q_BUFFER[56][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[57][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[57][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[58][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[58][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[59][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \COUNTER_reg[0]_rep_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[59][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_3_n_0\,
      I1 => \COUNTER_reg_n_0_[2]\,
      I2 => \COUNTER_reg[1]_rep__0_n_0\,
      I3 => \COUNTER_reg[0]_rep_n_0\,
      I4 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[5][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[60][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[60][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[61][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[61][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[62][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \COUNTER_reg[1]_rep__0_n_0\,
      I1 => \COUNTER_reg[0]_rep_n_0\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[56][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[62][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[63][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I1 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I2 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I3 => \LTS_Q_BUFFER[15][15]_i_4_n_0\,
      I4 => \LTS_Q_BUFFER[63][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[63][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[63][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[4]\,
      I1 => \COUNTER_reg_n_0_[5]\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \COUNTER_reg_n_0_[3]\,
      I4 => \COUNTER_reg[0]_rep__1_n_0\,
      I5 => \COUNTER_reg[1]_rep__0_n_0\,
      O => \LTS_Q_BUFFER[63][15]_i_2_n_0\
    );
\LTS_Q_BUFFER[6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_3_n_0\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[6][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[7][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \LTS_Q_BUFFER[3][15]_i_3_n_0\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \COUNTER_reg_n_0_[2]\,
      I4 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[7][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[8][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \LTS_Q_BUFFER[1][15]_i_3_n_0\,
      I1 => \COUNTER_reg_n_0_[3]\,
      I2 => \COUNTER_reg_n_0_[2]\,
      I3 => \LTS_Q_BUFFER[4][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[8][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[9][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[2]\,
      I1 => \COUNTER_reg[1]_rep__0_n_0\,
      I2 => \COUNTER_reg[0]_rep_n_0\,
      I3 => \LTS_Q_BUFFER[3][15]_i_2_n_0\,
      I4 => \LTS_Q_BUFFER[9][15]_i_2_n_0\,
      O => \LTS_Q_BUFFER[9][15]_i_1_n_0\
    );
\LTS_Q_BUFFER[9][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \COUNTER_reg_n_0_[3]\,
      I1 => \LTS_Q_BUFFER[15][15]_i_2_n_0\,
      I2 => \COUNTER_reg_n_0_[5]\,
      I3 => \COUNTER_reg_n_0_[4]\,
      I4 => \LTS_Q_BUFFER[15][15]_i_3_n_0\,
      I5 => \LTS_Q_BUFFER[15][15]_i_4_n_0\,
      O => \LTS_Q_BUFFER[9][15]_i_2_n_0\
    );
\LTS_Q_BUFFER_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LTS_Q_BUFFER_reg[0][15]_i_10_n_0\,
      CO(2) => \LTS_Q_BUFFER_reg[0][15]_i_10_n_1\,
      CO(1) => \LTS_Q_BUFFER_reg[0][15]_i_10_n_2\,
      CO(0) => \LTS_Q_BUFFER_reg[0][15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \LTS_Q_BUFFER[0][15]_i_15_n_0\,
      O(3 downto 0) => \NLW_LTS_Q_BUFFER_reg[0][15]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \LTS_Q_BUFFER[0][15]_i_16_n_0\,
      S(2) => \LTS_Q_BUFFER[0][15]_i_17_n_0\,
      S(1) => \LTS_Q_BUFFER[0][15]_i_18_n_0\,
      S(0) => \LTS_Q_BUFFER[0][15]_i_19_n_0\
    );
\LTS_Q_BUFFER_reg[0][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_Q_BUFFER_reg[0][15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_LTS_Q_BUFFER_reg[0][15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \LTS_Q_BUFFER_reg[0][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \COUNTER_reg_n_0_[31]\,
      O(3 downto 0) => \NLW_LTS_Q_BUFFER_reg[0][15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \LTS_Q_BUFFER[0][15]_i_4_n_0\
    );
\LTS_Q_BUFFER_reg[0][15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_Q_BUFFER_reg[0][15]_i_5_n_0\,
      CO(3) => \LTS_Q_BUFFER_reg[0][15]_i_3_n_0\,
      CO(2) => \LTS_Q_BUFFER_reg[0][15]_i_3_n_1\,
      CO(1) => \LTS_Q_BUFFER_reg[0][15]_i_3_n_2\,
      CO(0) => \LTS_Q_BUFFER_reg[0][15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_LTS_Q_BUFFER_reg[0][15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \LTS_Q_BUFFER[0][15]_i_6_n_0\,
      S(2) => \LTS_Q_BUFFER[0][15]_i_7_n_0\,
      S(1) => \LTS_Q_BUFFER[0][15]_i_8_n_0\,
      S(0) => \LTS_Q_BUFFER[0][15]_i_9_n_0\
    );
\LTS_Q_BUFFER_reg[0][15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \LTS_Q_BUFFER_reg[0][15]_i_10_n_0\,
      CO(3) => \LTS_Q_BUFFER_reg[0][15]_i_5_n_0\,
      CO(2) => \LTS_Q_BUFFER_reg[0][15]_i_5_n_1\,
      CO(1) => \LTS_Q_BUFFER_reg[0][15]_i_5_n_2\,
      CO(0) => \LTS_Q_BUFFER_reg[0][15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_LTS_Q_BUFFER_reg[0][15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \LTS_Q_BUFFER[0][15]_i_11_n_0\,
      S(2) => \LTS_Q_BUFFER[0][15]_i_12_n_0\,
      S(1) => \LTS_Q_BUFFER[0][15]_i_13_n_0\,
      S(0) => \LTS_Q_BUFFER[0][15]_i_14_n_0\
    );
\LTS_Q_BUFFER_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[0][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[0]_0\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[10][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[10]_10\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[11][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[11]_11\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[12][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[12]_12\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[13][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[13]_13\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[14][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[14]_14\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[15][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[15]_15\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[16][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[16]_16\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[17][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[17]_17\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[18][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[18]_18\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[19][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[19]_19\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[1][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[1]_1\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[20][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[20]_20\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[21][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[21]_21\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[22][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[22]_22\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[23][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[23]_23\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[24][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[24]_24\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[25][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[25]_25\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[26][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[26]_26\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[27][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[27]_27\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[28][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[28]_28\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[29][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[29]_29\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[2][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[2]_2\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[30][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[30]_30\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[31][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[31]_31\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[32][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[32][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[32]_32\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[33][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[33][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[33]_33\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[34][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[34][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[34]_34\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[35][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[35][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[35]_35\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[36][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[36][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[36]_36\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[37][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[37][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[37]_37\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[38][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[38][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[38]_38\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[39][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[39][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[39]_39\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[3][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[3]_3\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[40][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[40][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[40]_40\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[41][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[41][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[41]_41\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[42][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[42][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[42]_42\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[43][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[43][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[43]_43\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[44][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[44][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[44]_44\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[45][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[45][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[45]_45\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[46][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[46][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[46]_46\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[47][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[47][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[47]_47\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[48][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[48][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[48]_48\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[49][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[49][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[49]_49\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[4][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[4]_4\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[50][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[50][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[50]_50\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[51][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[51][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[51]_51\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[52][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[52][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[52]_52\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[53][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[53][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[53]_53\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[54][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[54][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[54]_54\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[55][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[55][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[55]_55\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[56][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[56][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[56]_56\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[57][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[57][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[57]_57\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[58][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[58][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[58]_58\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[59][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[59][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[59]_59\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[5][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[5]_5\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[60][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[60][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[60]_60\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[61][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[61][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[61]_61\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[62][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[62][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[62]_62\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[63][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[63][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[63]_63\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[6][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[6]_6\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[7][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[7]_7\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[8][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[8]_8\(9),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(0),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(10),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(11),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(12),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(13),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(14),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(15),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(1),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(2),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(3),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(4),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(5),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(6),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(7),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(8),
      R => RSTM
    );
\LTS_Q_BUFFER_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \LTS_Q_BUFFER[9][15]_i_1_n_0\,
      D => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      Q => \LTS_Q_BUFFER_reg[9]_9\(9),
      R => RSTM
    );
ROTATION_DATA_IN_MARKER_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => \^rotation_data_in_marker\,
      I1 => DATA_IN_STROBE,
      I2 => ROTATION_DATA_IN_MARKER_i_2_n_0,
      I3 => ROTATION_DATA_IN_MARKER_i_3_n_0,
      I4 => RESET,
      O => ROTATION_DATA_IN_MARKER_i_1_n_0
    );
ROTATION_DATA_IN_MARKER_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ROTATION_DATA_IN_MARKER_i_4_n_0,
      I1 => \COUNTER_IQ_reg[31]_i_4_n_6\,
      I2 => \COUNTER_IQ_reg[31]_i_4_n_5\,
      I3 => ROTATION_DATA_IN_MARKER_i_5_n_0,
      I4 => ROTATION_DATA_IN_MARKER_i_6_n_0,
      I5 => ROTATION_DATA_IN_MARKER_i_7_n_0,
      O => ROTATION_DATA_IN_MARKER_i_2_n_0
    );
ROTATION_DATA_IN_MARKER_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_IQ_reg[24]_i_2_n_4\,
      I1 => \COUNTER_IQ_reg[28]_i_2_n_7\,
      I2 => \COUNTER_IQ_reg[28]_i_2_n_6\,
      I3 => \COUNTER_IQ_reg[28]_i_2_n_5\,
      I4 => \COUNTER_IQ_reg[28]_i_2_n_4\,
      I5 => \COUNTER_IQ_reg[31]_i_4_n_7\,
      O => ROTATION_DATA_IN_MARKER_i_3_n_0
    );
ROTATION_DATA_IN_MARKER_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => COUNTER_IQ(0),
      I1 => \COUNTER_IQ_reg[4]_i_2_n_7\,
      I2 => \COUNTER_IQ_reg[4]_i_2_n_6\,
      I3 => \COUNTER_IQ_reg[4]_i_2_n_5\,
      I4 => \COUNTER_IQ_reg[4]_i_2_n_4\,
      I5 => \COUNTER_IQ_reg[8]_i_2_n_7\,
      O => ROTATION_DATA_IN_MARKER_i_4_n_0
    );
ROTATION_DATA_IN_MARKER_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_IQ_reg[12]_i_2_n_4\,
      I1 => \COUNTER_IQ_reg[16]_i_2_n_7\,
      I2 => \COUNTER_IQ_reg[16]_i_2_n_6\,
      I3 => \COUNTER_IQ_reg[16]_i_2_n_5\,
      I4 => \COUNTER_IQ_reg[16]_i_2_n_4\,
      I5 => \COUNTER_IQ_reg[20]_i_2_n_7\,
      O => ROTATION_DATA_IN_MARKER_i_5_n_0
    );
ROTATION_DATA_IN_MARKER_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_IQ_reg[20]_i_2_n_6\,
      I1 => \COUNTER_IQ_reg[20]_i_2_n_5\,
      I2 => \COUNTER_IQ_reg[20]_i_2_n_4\,
      I3 => \COUNTER_IQ_reg[24]_i_2_n_7\,
      I4 => \COUNTER_IQ_reg[24]_i_2_n_6\,
      I5 => \COUNTER_IQ_reg[24]_i_2_n_5\,
      O => ROTATION_DATA_IN_MARKER_i_6_n_0
    );
ROTATION_DATA_IN_MARKER_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \COUNTER_IQ_reg[8]_i_2_n_6\,
      I1 => \COUNTER_IQ_reg[8]_i_2_n_5\,
      I2 => \COUNTER_IQ_reg[8]_i_2_n_4\,
      I3 => \COUNTER_IQ_reg[12]_i_2_n_7\,
      I4 => \COUNTER_IQ_reg[12]_i_2_n_6\,
      I5 => \COUNTER_IQ_reg[12]_i_2_n_5\,
      O => ROTATION_DATA_IN_MARKER_i_7_n_0
    );
ROTATION_DATA_IN_MARKER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => ROTATION_DATA_IN_MARKER_i_1_n_0,
      Q => \^rotation_data_in_marker\,
      R => '0'
    );
\ROTATION_IDATA_OUT_BUFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(0),
      Q => A(0),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(10),
      Q => A(10),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(11),
      Q => A(11),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(12),
      Q => A(12),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(13),
      Q => A(13),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(14),
      Q => A(14),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(15),
      Q => A(15),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(1),
      Q => A(1),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(2),
      Q => A(2),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(3),
      Q => A(3),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(4),
      Q => A(4),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(5),
      Q => A(5),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(6),
      Q => A(6),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(7),
      Q => A(7),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(8),
      Q => A(8),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_IDATA_OUT_BUFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_IDATA_OUT(9),
      Q => A(9),
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => p_2_in(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(0),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[0]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(10),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(10),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[10]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(11),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(11),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(14),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_4\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[8]\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(17),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_5\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_3_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(16),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_6\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_4_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(15),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_7\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_5_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(14),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_4\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_6_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(17),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_5\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[11]\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_7_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(16),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_6\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[10]\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_8_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(15),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_7\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[9]\,
      O => \ROTATION_PHASE_NEW_DIFF[11]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(12),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(12),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[12]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(13),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(13),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[13]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(14),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(14),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[14]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(15),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(15),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      I1 => ATAN_PHASE_OUT(18),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_4\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[12]\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_3_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_4_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      I1 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_7\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_5_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      I1 => ATAN_PHASE_OUT(18),
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_4_n_4\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_6_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[15]\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_7_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[14]\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_8_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => ATAN_PHASE_OUT(19),
      I1 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_7\,
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[13]\,
      O => \ROTATION_PHASE_NEW_DIFF[15]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(16),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(16),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[16]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(17),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(17),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[17]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(18),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(18),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[18]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(19),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(19),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_3_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_4_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_5_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I2 => ATAN_PHASE_OUT(19),
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_6_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[18]\,
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_7_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[17]\,
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_8_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_2_n_2\,
      I1 => ATAN_PHASE_OUT(19),
      I2 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[16]\,
      O => \ROTATION_PHASE_NEW_DIFF[19]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(1),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(1),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[1]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(2),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(2),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[2]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(3),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(3),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(6),
      I1 => ATAN_PHASE_OUT(19),
      I2 => ROTATION_PHASE_NEW_DIFF5(6),
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[0]\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(9),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_5\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_3_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(8),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_6\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_4_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(7),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_7\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_5_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF5(6),
      I1 => ATAN_PHASE_OUT(19),
      I2 => ATAN_PHASE_OUT(6),
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_6_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(9),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_5\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[3]\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_7_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(8),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_6\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[2]\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_8_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(7),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_7\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[1]\,
      O => \ROTATION_PHASE_NEW_DIFF[3]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(4),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(4),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[4]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(5),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(5),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[5]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(6),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(6),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[6]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(7),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(7),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(10),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_4\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[4]\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(13),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_5\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_3_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(12),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_6\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_4_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(11),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_7\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_5_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(10),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_4_n_4\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_6_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(13),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_5\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[7]\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_7_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(12),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_6\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[6]\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_8_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => ATAN_PHASE_OUT(11),
      I1 => ATAN_PHASE_OUT(19),
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_4_n_7\,
      I3 => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[5]\,
      O => \ROTATION_PHASE_NEW_DIFF[7]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(8),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(8),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[8]_i_1_n_0\
    );
\ROTATION_PHASE_NEW_DIFF[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => in28(9),
      I1 => RX_STATE_reg(0),
      I2 => ATAN_PHASE_OUT_STROBE,
      I3 => ROTATION_PHASE_NEW_DIFF0(9),
      I4 => RX_STATE_reg(1),
      I5 => RX_STATE_reg(2),
      O => \ROTATION_PHASE_NEW_DIFF[9]_i_1_n_0\
    );
ROTATION_PHASE_NEW_DIFF_STROBE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => RX_STATE_reg(2),
      I2 => RX_STATE_reg(1),
      O => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0
    );
ROTATION_PHASE_NEW_DIFF_STROBE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => RX_STATE_reg(1),
      I2 => ATAN_PHASE_OUT_STROBE,
      O => ROTATION_PHASE_NEW_DIFF_STROBE_i_2_n_0
    );
ROTATION_PHASE_NEW_DIFF_STROBE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => ROTATION_PHASE_NEW_DIFF_STROBE_i_2_n_0,
      Q => ROTATION_PHASE_NEW_DIFF_STROBE,
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[0]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(0),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[10]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(10),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[11]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(11),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_0\,
      CO(3) => \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_0\,
      CO(2) => \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_1\,
      CO(1) => \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_2\,
      CO(0) => \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ROTATION_PHASE_NEW_DIFF[11]_i_3_n_0\,
      DI(2) => \ROTATION_PHASE_NEW_DIFF[11]_i_4_n_0\,
      DI(1) => \ROTATION_PHASE_NEW_DIFF[11]_i_5_n_0\,
      DI(0) => \ROTATION_PHASE_NEW_DIFF[11]_i_6_n_0\,
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF0(11 downto 8),
      S(3) => \ROTATION_PHASE_NEW_DIFF[11]_i_7_n_0\,
      S(2) => \ROTATION_PHASE_NEW_DIFF[11]_i_8_n_0\,
      S(1) => \ROTATION_PHASE_NEW_DIFF[11]_i_9_n_0\,
      S(0) => \ROTATION_PHASE_NEW_DIFF[11]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[12]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(12),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[13]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(13),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[14]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(14),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[15]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(15),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ROTATION_PHASE_NEW_DIFF_reg[11]_i_2_n_0\,
      CO(3) => \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_0\,
      CO(2) => \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_1\,
      CO(1) => \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_2\,
      CO(0) => \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ROTATION_PHASE_NEW_DIFF[15]_i_3_n_0\,
      DI(2) => \ROTATION_PHASE_NEW_DIFF[15]_i_4_n_0\,
      DI(1) => \ROTATION_PHASE_NEW_DIFF[15]_i_5_n_0\,
      DI(0) => \ROTATION_PHASE_NEW_DIFF[15]_i_6_n_0\,
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF0(15 downto 12),
      S(3) => \ROTATION_PHASE_NEW_DIFF[15]_i_7_n_0\,
      S(2) => \ROTATION_PHASE_NEW_DIFF[15]_i_8_n_0\,
      S(1) => \ROTATION_PHASE_NEW_DIFF[15]_i_9_n_0\,
      S(0) => \ROTATION_PHASE_NEW_DIFF[15]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[16]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(16),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[17]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(17),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[18]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(18),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[19]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(19),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ROTATION_PHASE_NEW_DIFF_reg[15]_i_2_n_0\,
      CO(3) => \NLW_ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_1\,
      CO(1) => \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_2\,
      CO(0) => \ROTATION_PHASE_NEW_DIFF_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ROTATION_PHASE_NEW_DIFF[19]_i_3_n_0\,
      DI(1) => \ROTATION_PHASE_NEW_DIFF[19]_i_4_n_0\,
      DI(0) => \ROTATION_PHASE_NEW_DIFF[19]_i_5_n_0\,
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF0(19 downto 16),
      S(3) => \ROTATION_PHASE_NEW_DIFF[19]_i_6_n_0\,
      S(2) => \ROTATION_PHASE_NEW_DIFF[19]_i_7_n_0\,
      S(1) => \ROTATION_PHASE_NEW_DIFF[19]_i_8_n_0\,
      S(0) => \ROTATION_PHASE_NEW_DIFF[19]_i_9_n_0\
    );
\ROTATION_PHASE_NEW_DIFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[1]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(1),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[2]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(2),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[3]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(3),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_0\,
      CO(2) => \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_1\,
      CO(1) => \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_2\,
      CO(0) => \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \ROTATION_PHASE_NEW_DIFF[3]_i_3_n_0\,
      DI(2) => \ROTATION_PHASE_NEW_DIFF[3]_i_4_n_0\,
      DI(1) => \ROTATION_PHASE_NEW_DIFF[3]_i_5_n_0\,
      DI(0) => \ROTATION_PHASE_NEW_DIFF[3]_i_6_n_0\,
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF0(3 downto 0),
      S(3) => \ROTATION_PHASE_NEW_DIFF[3]_i_7_n_0\,
      S(2) => \ROTATION_PHASE_NEW_DIFF[3]_i_8_n_0\,
      S(1) => \ROTATION_PHASE_NEW_DIFF[3]_i_9_n_0\,
      S(0) => \ROTATION_PHASE_NEW_DIFF[3]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[4]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(4),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[5]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(5),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[6]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(6),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[7]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(7),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ROTATION_PHASE_NEW_DIFF_reg[3]_i_2_n_0\,
      CO(3) => \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_0\,
      CO(2) => \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_1\,
      CO(1) => \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_2\,
      CO(0) => \ROTATION_PHASE_NEW_DIFF_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ROTATION_PHASE_NEW_DIFF[7]_i_3_n_0\,
      DI(2) => \ROTATION_PHASE_NEW_DIFF[7]_i_4_n_0\,
      DI(1) => \ROTATION_PHASE_NEW_DIFF[7]_i_5_n_0\,
      DI(0) => \ROTATION_PHASE_NEW_DIFF[7]_i_6_n_0\,
      O(3 downto 0) => ROTATION_PHASE_NEW_DIFF0(7 downto 4),
      S(3) => \ROTATION_PHASE_NEW_DIFF[7]_i_7_n_0\,
      S(2) => \ROTATION_PHASE_NEW_DIFF[7]_i_8_n_0\,
      S(1) => \ROTATION_PHASE_NEW_DIFF[7]_i_9_n_0\,
      S(0) => \ROTATION_PHASE_NEW_DIFF[7]_i_10_n_0\
    );
\ROTATION_PHASE_NEW_DIFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[8]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(8),
      R => '0'
    );
\ROTATION_PHASE_NEW_DIFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => ROTATION_PHASE_NEW_DIFF_STROBE_i_1_n_0,
      D => \ROTATION_PHASE_NEW_DIFF[9]_i_1_n_0\,
      Q => ROTATION_PHASE_NEW_DIFF(9),
      R => '0'
    );
\ROTATION_QDATA_OUT_BUFF[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE_reg(0),
      I2 => \ROTATION_QDATA_OUT_BUFF[15]_i_3_n_0\,
      I3 => RX_STATE_reg(2),
      O => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101450101010101"
    )
        port map (
      I0 => RESET,
      I1 => RX_STATE_reg(0),
      I2 => \ROTATION_QDATA_OUT_BUFF[15]_i_3_n_0\,
      I3 => RX_STATE_reg(2),
      I4 => RX_STATE_reg(1),
      I5 => ROTATION_DATA_OUT_STROBE,
      O => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\
    );
\ROTATION_QDATA_OUT_BUFF[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFF00F0F0F0"
    )
        port map (
      I0 => p_0_in,
      I1 => STOP_RX_DONE,
      I2 => RX_STATE_reg(2),
      I3 => ROTATION_DATA_OUT_STROBE,
      I4 => ROTATION_DATA_OUT_MARKER,
      I5 => RX_STATE_reg(1),
      O => \ROTATION_QDATA_OUT_BUFF[15]_i_3_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(0),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[0]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(10),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[10]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(11),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[11]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(12),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[12]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(13),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[13]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(14),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[14]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(15),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[15]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(1),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[1]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(2),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[2]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(3),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[3]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(4),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[4]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(5),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[5]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(6),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[6]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(7),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[7]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(8),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[8]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\ROTATION_QDATA_OUT_BUFF_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \ROTATION_QDATA_OUT_BUFF[15]_i_2_n_0\,
      D => ROTATION_QDATA_OUT(9),
      Q => \ROTATION_QDATA_OUT_BUFF_reg_n_0_[9]\,
      R => \ROTATION_QDATA_OUT_BUFF[15]_i_1_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ROTATION_PHASE_NEW_DIFF4(4),
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\,
      O => p_2_in(0)
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[16]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_4\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_2_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[15]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_5\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_3_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[14]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_6\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[13]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[12]_i_3_n_7\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_2_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_5\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_3_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[18]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_6\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[17]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_7\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_2_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_3_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FPGA_REG_WRITE_DATA_reg[19]_i_3_n_0\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[4]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => ROTATION_PHASE_NEW_DIFF4(4),
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_2_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[8]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_4\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_3_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[7]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_5\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[6]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_6\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[5]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[4]_i_3_n_7\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_6_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[12]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_4\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_2_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[11]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_5\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_3_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[10]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_6\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \AUTOCORR_PHASE_BUFF_reg_n_0_[9]\,
      I1 => \AUTOCORR_PHASE_BUFF_reg_n_0_[19]\,
      I2 => \FPGA_REG_WRITE_DATA_reg[8]_i_3_n_7\,
      O => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => p_2_in(0),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[0]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(10),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[10]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(11),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[11]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(12),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[12]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_0\,
      CO(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_0\,
      CO(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_1\,
      CO(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_2\,
      CO(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in28(12 downto 9),
      S(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_2_n_0\,
      S(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_3_n_0\,
      S(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_4_n_0\,
      S(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[12]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(13),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[13]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(14),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[14]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(15),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[15]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(16),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[16]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[12]_i_1_n_0\,
      CO(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_0\,
      CO(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_1\,
      CO(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_2\,
      CO(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in28(16 downto 13),
      S(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_2_n_0\,
      S(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_3_n_0\,
      S(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_4_n_0\,
      S(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[16]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(17),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[17]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(18),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[18]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(19),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[19]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_n_2\,
      CO(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[19]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => in28(19 downto 17),
      S(3) => '0',
      S(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_2_n_0\,
      S(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_3_n_0\,
      S(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[19]_i_4_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(1),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[1]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(2),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[2]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(3),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[3]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(4),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[4]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_0\,
      CO(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_1\,
      CO(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_2\,
      CO(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_3\,
      CYINIT => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in28(4 downto 1),
      S(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_3_n_0\,
      S(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_4_n_0\,
      S(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_5_n_0\,
      S(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[4]_i_6_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(5),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[5]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(6),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[6]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(7),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[7]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(8),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[8]\,
      R => '0'
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[4]_i_1_n_0\,
      CO(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_0\,
      CO(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_1\,
      CO(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_2\,
      CO(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in28(8 downto 5),
      S(3) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_2_n_0\,
      S(2) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_3_n_0\,
      S(1) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_4_n_0\,
      S(0) => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE[8]_i_5_n_0\
    );
\RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => FPGA_REG_WRITE_STROBE_PHASE_1_i_1_n_0,
      D => in28(9),
      Q => \RX_outputs.VAR_AUTOCORR_PHASE_1SAMPLE_reg_n_0_[9]\,
      R => '0'
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808C8F0"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      I2 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      I3 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_2_n_0\,
      I4 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_3_n_0\,
      I5 => RSTM,
      O => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_1_n_0\
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => RX_STATE_reg(2),
      I1 => RX_STATE_reg(1),
      I2 => ROTATION_DATA_OUT_STROBE,
      I3 => RX_STATE_reg(0),
      O => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_2_n_0\
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RX_STATE_reg(1),
      I1 => RX_STATE_reg(0),
      I2 => RX_STATE_reg(2),
      O => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_3_n_0\
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F5F5F0F0B0A0"
    )
        port map (
      I0 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_2_n_0\,
      I1 => RX_STATE_reg(1),
      I2 => RX_STATE_reg(0),
      I3 => RX_STATE_reg(2),
      I4 => RSTM,
      I5 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      O => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_1_n_0\
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400040000000"
    )
        port map (
      I0 => RX_STATE_reg(0),
      I1 => ROTATION_DATA_OUT_STROBE,
      I2 => RX_STATE_reg(1),
      I3 => RX_STATE_reg(2),
      I4 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      I5 => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      O => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_2_n_0\
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[0]_i_1_n_0\,
      Q => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[0]\,
      R => '0'
    );
\compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION[1]_i_1_n_0\,
      Q => \compute_lts_autocorr_process.VAR_COMPLETE_COMPUTATION_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_equalizer_time_frequ_0_0 is
  port (
    RESET : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DATA_IN_STROBE : in STD_LOGIC;
    DETECTION_STROBE : in STD_LOGIC;
    DETECTION_SIGNAL_DETECTED : in STD_LOGIC;
    DETECTION_STS_AUTOCORR_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DETECTION_STS_AUTOCORR_Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPGA_REG_WRITE_STROBE_PHASE_1 : out STD_LOGIC;
    FPGA_REG_WRITE_STROBE_PHASE_2 : out STD_LOGIC;
    FPGA_REG_WRITE_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STOP_RX_DONE : in STD_LOGIC;
    ATAN_AUTOCORR_STROBE : out STD_LOGIC;
    ATAN_AUTOCORR_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_AUTOCORR_Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ATAN_PHASE_OUT_STROBE : in STD_LOGIC;
    ATAN_PHASE_OUT : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ROTATION_DATA_IN_STROBE : out STD_LOGIC;
    ROTATION_DATA_IN_MARKER : out STD_LOGIC;
    ROTATION_IDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ROTATION_QDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ROTATION_PHASE_NEW_DIFF_STROBE : out STD_LOGIC;
    ROTATION_PHASE_NEW_DIFF : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ROTATION_DATA_OUT_STROBE : in STD_LOGIC;
    ROTATION_DATA_OUT_MARKER : in STD_LOGIC;
    ROTATION_IDATA_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ROTATION_QDATA_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_IDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_QDATA_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_DATA_IN_STROBE : out STD_LOGIC;
    FFT_DATA_IN_START : out STD_LOGIC;
    FFT_DATA_IN_FIRST_SYMBOL_MARKER : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_0_equalizer_time_frequ_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_0_equalizer_time_frequ_0_0 : entity is "block_design_0_equalizer_time_frequ_0_0,equalizer_time_frequency,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_0_equalizer_time_frequ_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of block_design_0_equalizer_time_frequ_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of block_design_0_equalizer_time_frequ_0_0 : entity is "equalizer_time_frequency,Vivado 2023.2.2";
end block_design_0_equalizer_time_frequ_0_0;

architecture STRUCTURE of block_design_0_equalizer_time_frequ_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^data_in_strobe\ : STD_LOGIC;
  signal \^fpga_reg_write_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^idata_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^qdata_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of CLOCK : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLOCK : signal is "XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_0_CLOCK, INSERT_VIP 0";
  attribute x_interface_info of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute x_interface_parameter of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_ignore : string;
  attribute x_interface_ignore of ROTATION_DATA_OUT_MARKER : signal is "TRUE";
  attribute x_interface_ignore of ROTATION_DATA_OUT_STROBE : signal is "TRUE";
  attribute x_interface_ignore of ROTATION_IDATA_OUT : signal is "TRUE";
  attribute x_interface_ignore of ROTATION_QDATA_OUT : signal is "TRUE";
begin
  FPGA_REG_WRITE_DATA(31) <= \<const0>\;
  FPGA_REG_WRITE_DATA(30) <= \<const0>\;
  FPGA_REG_WRITE_DATA(29) <= \<const0>\;
  FPGA_REG_WRITE_DATA(28) <= \<const0>\;
  FPGA_REG_WRITE_DATA(27) <= \<const0>\;
  FPGA_REG_WRITE_DATA(26) <= \<const0>\;
  FPGA_REG_WRITE_DATA(25) <= \<const0>\;
  FPGA_REG_WRITE_DATA(24) <= \<const0>\;
  FPGA_REG_WRITE_DATA(23) <= \<const0>\;
  FPGA_REG_WRITE_DATA(22) <= \<const0>\;
  FPGA_REG_WRITE_DATA(21) <= \<const0>\;
  FPGA_REG_WRITE_DATA(20) <= \<const0>\;
  FPGA_REG_WRITE_DATA(19) <= \^fpga_reg_write_data\(19);
  FPGA_REG_WRITE_DATA(18) <= \^fpga_reg_write_data\(19);
  FPGA_REG_WRITE_DATA(17) <= \^fpga_reg_write_data\(19);
  FPGA_REG_WRITE_DATA(16) <= \^fpga_reg_write_data\(19);
  FPGA_REG_WRITE_DATA(15 downto 0) <= \^fpga_reg_write_data\(15 downto 0);
  ROTATION_DATA_IN_STROBE <= \^data_in_strobe\;
  ROTATION_IDATA_IN(15 downto 0) <= \^idata_in\(15 downto 0);
  ROTATION_QDATA_IN(15 downto 0) <= \^qdata_in\(15 downto 0);
  \^data_in_strobe\ <= DATA_IN_STROBE;
  \^idata_in\(15 downto 0) <= IDATA_IN(15 downto 0);
  \^qdata_in\(15 downto 0) <= QDATA_IN(15 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.block_design_0_equalizer_time_frequ_0_0_equalizer_time_frequency
     port map (
      ATAN_AUTOCORR_I(31 downto 0) => ATAN_AUTOCORR_I(31 downto 0),
      ATAN_AUTOCORR_Q(31 downto 0) => ATAN_AUTOCORR_Q(31 downto 0),
      ATAN_AUTOCORR_STROBE => ATAN_AUTOCORR_STROBE,
      ATAN_PHASE_OUT(19 downto 0) => ATAN_PHASE_OUT(19 downto 0),
      ATAN_PHASE_OUT_STROBE => ATAN_PHASE_OUT_STROBE,
      CLOCK => CLOCK,
      DATA_IN_STROBE => \^data_in_strobe\,
      DETECTION_SIGNAL_DETECTED => DETECTION_SIGNAL_DETECTED,
      DETECTION_STS_AUTOCORR_I(31 downto 0) => DETECTION_STS_AUTOCORR_I(31 downto 0),
      DETECTION_STS_AUTOCORR_Q(31 downto 0) => DETECTION_STS_AUTOCORR_Q(31 downto 0),
      FFT_DATA_IN_FIRST_SYMBOL_MARKER => FFT_DATA_IN_FIRST_SYMBOL_MARKER,
      FFT_DATA_IN_START => FFT_DATA_IN_START,
      FFT_DATA_IN_STROBE => FFT_DATA_IN_STROBE,
      FFT_IDATA_IN(15 downto 0) => FFT_IDATA_IN(15 downto 0),
      FFT_QDATA_IN(15 downto 0) => FFT_QDATA_IN(15 downto 0),
      FPGA_REG_WRITE_DATA(16) => \^fpga_reg_write_data\(19),
      FPGA_REG_WRITE_DATA(15 downto 0) => \^fpga_reg_write_data\(15 downto 0),
      FPGA_REG_WRITE_STROBE_PHASE_1 => FPGA_REG_WRITE_STROBE_PHASE_1,
      FPGA_REG_WRITE_STROBE_PHASE_2 => FPGA_REG_WRITE_STROBE_PHASE_2,
      RESET => RESET,
      ROTATION_DATA_IN_MARKER => ROTATION_DATA_IN_MARKER,
      ROTATION_DATA_OUT_MARKER => ROTATION_DATA_OUT_MARKER,
      ROTATION_DATA_OUT_STROBE => ROTATION_DATA_OUT_STROBE,
      ROTATION_IDATA_OUT(15 downto 0) => ROTATION_IDATA_OUT(15 downto 0),
      ROTATION_PHASE_NEW_DIFF(19 downto 0) => ROTATION_PHASE_NEW_DIFF(19 downto 0),
      ROTATION_PHASE_NEW_DIFF_STROBE => ROTATION_PHASE_NEW_DIFF_STROBE,
      ROTATION_QDATA_OUT(15 downto 0) => ROTATION_QDATA_OUT(15 downto 0),
      STOP_RX_DONE => STOP_RX_DONE
    );
end STRUCTURE;
