INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling AES_accel.cpp_pre.cpp.tb.cpp
   Compiling AESfunctions.cpp_pre.cpp.tb.cpp
   Compiling apatb_AES_Encrypt_axi.cpp
   Compiling apatb_AES_Encrypt_axi_util.cpp
   Compiling test_AES_full.cpp_pre.cpp.tb.cpp
   Compiling apatb_AES_Encrypt_axi_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
WARNING: [COSIM-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
**********************************************************
					TEST 0
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 1
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 2
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 3
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 4
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 5
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 6
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 7
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 8
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 9
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/fluctlights/Escritorio/PERTE/Diseño_de_Circuitos/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_AES_Encrypt_axi_top glbl -Oenable_linking_all_libraries -prj AES_Encrypt_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s AES_Encrypt_axi 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_s_OUTPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_MixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AES_Encrypt_axi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_ctx_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_ctx_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_regslice_both
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_s_INPUT_STREAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_s_box_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_s_box_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_ShiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_ShiftRows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_SubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi_AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt_axi_AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.AES_Encrypt_axi_s_box_ROM_AUTO_1...
Compiling module xil_defaultlib.AES_Encrypt_axi_ctx_RAM_AUTO_1R1...
Compiling module xil_defaultlib.AES_Encrypt_axi_KeyExpansion
Compiling module xil_defaultlib.AES_Encrypt_axi_AddRoundKey
Compiling module xil_defaultlib.AES_Encrypt_axi_SubBytes
Compiling module xil_defaultlib.AES_Encrypt_axi_ShiftRows
Compiling module xil_defaultlib.AES_Encrypt_axi_MixColumns
Compiling module xil_defaultlib.AES_Encrypt_axi_CONTROL_BUS_s_ax...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi_regslice_both(Da...
Compiling module xil_defaultlib.AES_Encrypt_axi
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_AES_Encrypt_axi_top
Compiling module work.glbl
Built simulation snapshot AES_Encrypt_axi

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/AES_Encrypt_axi/xsim_script.tcl
# xsim {AES_Encrypt_axi} -autoloadwcfg -tclbatch {AES_Encrypt_axi.tcl}
Time resolution is 1 ps
source AES_Encrypt_axi.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 30 [0.00%] @ "125000"
// RTL Simulation : 1 / 30 [0.00%] @ "845000"
// RTL Simulation : 2 / 30 [0.00%] @ "1555000"
// RTL Simulation : 3 / 30 [0.00%] @ "2265000"
// RTL Simulation : 4 / 30 [0.00%] @ "2975000"
// RTL Simulation : 5 / 30 [0.00%] @ "3685000"
// RTL Simulation : 6 / 30 [0.00%] @ "4395000"
// RTL Simulation : 7 / 30 [0.00%] @ "5105000"
// RTL Simulation : 8 / 30 [0.00%] @ "5815000"
// RTL Simulation : 9 / 30 [0.00%] @ "6525000"
// RTL Simulation : 10 / 30 [0.00%] @ "7235000"
// RTL Simulation : 11 / 30 [0.00%] @ "7945000"
// RTL Simulation : 12 / 30 [0.00%] @ "8655000"
// RTL Simulation : 13 / 30 [0.00%] @ "9365000"
// RTL Simulation : 14 / 30 [0.00%] @ "10075000"
// RTL Simulation : 15 / 30 [0.00%] @ "10785000"
// RTL Simulation : 16 / 30 [0.00%] @ "11495000"
// RTL Simulation : 17 / 30 [0.00%] @ "12205000"
// RTL Simulation : 18 / 30 [0.00%] @ "12915000"
// RTL Simulation : 19 / 30 [0.00%] @ "13625000"
// RTL Simulation : 20 / 30 [0.00%] @ "14335000"
// RTL Simulation : 21 / 30 [0.00%] @ "15045000"
// RTL Simulation : 22 / 30 [0.00%] @ "15755000"
// RTL Simulation : 23 / 30 [0.00%] @ "16465000"
// RTL Simulation : 24 / 30 [0.00%] @ "17175000"
// RTL Simulation : 25 / 30 [0.00%] @ "17885000"
// RTL Simulation : 26 / 30 [0.00%] @ "18595000"
// RTL Simulation : 27 / 30 [0.00%] @ "19305000"
// RTL Simulation : 28 / 30 [0.00%] @ "20015000"
// RTL Simulation : 29 / 30 [0.00%] @ "20725000"
// RTL Simulation : 30 / 30 [100.00%] @ "21435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21495 ns : File "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.autotb.v" Line 448
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 23 14:35:18 2025...
**********************************************************
					TEST 0
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 1
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 2
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 3
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 4
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 5
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 6
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 7
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 8
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

**********************************************************
					TEST 9
		Cipher key columns chosen: 4
		Rounds chosen to manipulate text: 10
**********************************************************

--- SW REFERENCE VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

--- HW ACCELERATED VERSION :: AES ENCRYPT ---

Ciphered Block 1
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

Ciphered Block 2
76 22 145 190 14 93 155 134 218 129 39 212 139 176 108 13 

Ciphered Block 3
49 168 50 59 118 115 168 252 181 168 2 145 62 105 190 25 

		ERRORS FOUND = 0

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
