// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_downstrm2upstrm_array_of_pixel_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_V_pixel_0_dout,
        src_V_pixel_0_empty_n,
        src_V_pixel_0_read,
        src_V_pixel_1_dout,
        src_V_pixel_1_empty_n,
        src_V_pixel_1_read,
        src_V_pixel_2_dout,
        src_V_pixel_2_empty_n,
        src_V_pixel_2_read,
        src_V_pixel_3_dout,
        src_V_pixel_3_empty_n,
        src_V_pixel_3_read,
        src_V_pixel_4_dout,
        src_V_pixel_4_empty_n,
        src_V_pixel_4_read,
        src_V_pixel_5_dout,
        src_V_pixel_5_empty_n,
        src_V_pixel_5_read,
        src_V_pixel_6_dout,
        src_V_pixel_6_empty_n,
        src_V_pixel_6_read,
        src_V_pixel_7_dout,
        src_V_pixel_7_empty_n,
        src_V_pixel_7_read,
        src_V_pixel_8_dout,
        src_V_pixel_8_empty_n,
        src_V_pixel_8_read,
        src_V_pixel_9_dout,
        src_V_pixel_9_empty_n,
        src_V_pixel_9_read,
        src_V_pixel_10_dout,
        src_V_pixel_10_empty_n,
        src_V_pixel_10_read,
        src_V_pixel_11_dout,
        src_V_pixel_11_empty_n,
        src_V_pixel_11_read,
        src_V_pixel_12_dout,
        src_V_pixel_12_empty_n,
        src_V_pixel_12_read,
        src_V_pixel_13_dout,
        src_V_pixel_13_empty_n,
        src_V_pixel_13_read,
        src_V_pixel_14_dout,
        src_V_pixel_14_empty_n,
        src_V_pixel_14_read,
        src_V_pixel_15_dout,
        src_V_pixel_15_empty_n,
        src_V_pixel_15_read,
        src_V_pixel_16_dout,
        src_V_pixel_16_empty_n,
        src_V_pixel_16_read,
        src_V_pixel_17_dout,
        src_V_pixel_17_empty_n,
        src_V_pixel_17_read,
        src_V_pixel_18_dout,
        src_V_pixel_18_empty_n,
        src_V_pixel_18_read,
        src_V_pixel_19_dout,
        src_V_pixel_19_empty_n,
        src_V_pixel_19_read,
        src_V_pixel_20_dout,
        src_V_pixel_20_empty_n,
        src_V_pixel_20_read,
        src_V_pixel_21_dout,
        src_V_pixel_21_empty_n,
        src_V_pixel_21_read,
        src_V_pixel_22_dout,
        src_V_pixel_22_empty_n,
        src_V_pixel_22_read,
        src_V_pixel_23_dout,
        src_V_pixel_23_empty_n,
        src_V_pixel_23_read,
        src_V_pixel_24_dout,
        src_V_pixel_24_empty_n,
        src_V_pixel_24_read,
        src_V_pixel_25_dout,
        src_V_pixel_25_empty_n,
        src_V_pixel_25_read,
        src_V_pixel_26_dout,
        src_V_pixel_26_empty_n,
        src_V_pixel_26_read,
        src_V_pixel_27_dout,
        src_V_pixel_27_empty_n,
        src_V_pixel_27_read,
        src_V_pixel_28_dout,
        src_V_pixel_28_empty_n,
        src_V_pixel_28_read,
        src_V_pixel_29_dout,
        src_V_pixel_29_empty_n,
        src_V_pixel_29_read,
        src_V_pixel_30_dout,
        src_V_pixel_30_empty_n,
        src_V_pixel_30_read,
        src_V_pixel_31_dout,
        src_V_pixel_31_empty_n,
        src_V_pixel_31_read,
        src_V_pixel_32_dout,
        src_V_pixel_32_empty_n,
        src_V_pixel_32_read,
        src_V_pixel_33_dout,
        src_V_pixel_33_empty_n,
        src_V_pixel_33_read,
        src_V_pixel_34_dout,
        src_V_pixel_34_empty_n,
        src_V_pixel_34_read,
        src_V_pixel_35_dout,
        src_V_pixel_35_empty_n,
        src_V_pixel_35_read,
        src_V_pixel_36_dout,
        src_V_pixel_36_empty_n,
        src_V_pixel_36_read,
        src_V_pixel_37_dout,
        src_V_pixel_37_empty_n,
        src_V_pixel_37_read,
        src_V_pixel_38_dout,
        src_V_pixel_38_empty_n,
        src_V_pixel_38_read,
        src_V_pixel_39_dout,
        src_V_pixel_39_empty_n,
        src_V_pixel_39_read,
        src_V_pixel_40_dout,
        src_V_pixel_40_empty_n,
        src_V_pixel_40_read,
        src_V_pixel_41_dout,
        src_V_pixel_41_empty_n,
        src_V_pixel_41_read,
        src_V_pixel_42_dout,
        src_V_pixel_42_empty_n,
        src_V_pixel_42_read,
        src_V_pixel_43_dout,
        src_V_pixel_43_empty_n,
        src_V_pixel_43_read,
        src_V_pixel_44_dout,
        src_V_pixel_44_empty_n,
        src_V_pixel_44_read,
        src_V_pixel_45_dout,
        src_V_pixel_45_empty_n,
        src_V_pixel_45_read,
        src_V_pixel_46_dout,
        src_V_pixel_46_empty_n,
        src_V_pixel_46_read,
        src_V_pixel_47_dout,
        src_V_pixel_47_empty_n,
        src_V_pixel_47_read,
        src_V_pixel_48_dout,
        src_V_pixel_48_empty_n,
        src_V_pixel_48_read,
        src_V_pixel_49_dout,
        src_V_pixel_49_empty_n,
        src_V_pixel_49_read,
        src_V_pixel_50_dout,
        src_V_pixel_50_empty_n,
        src_V_pixel_50_read,
        src_V_pixel_51_dout,
        src_V_pixel_51_empty_n,
        src_V_pixel_51_read,
        src_V_pixel_52_dout,
        src_V_pixel_52_empty_n,
        src_V_pixel_52_read,
        src_V_pixel_53_dout,
        src_V_pixel_53_empty_n,
        src_V_pixel_53_read,
        src_V_pixel_54_dout,
        src_V_pixel_54_empty_n,
        src_V_pixel_54_read,
        src_V_pixel_55_dout,
        src_V_pixel_55_empty_n,
        src_V_pixel_55_read,
        src_V_pixel_56_dout,
        src_V_pixel_56_empty_n,
        src_V_pixel_56_read,
        src_V_pixel_57_dout,
        src_V_pixel_57_empty_n,
        src_V_pixel_57_read,
        src_V_pixel_58_dout,
        src_V_pixel_58_empty_n,
        src_V_pixel_58_read,
        src_V_pixel_59_dout,
        src_V_pixel_59_empty_n,
        src_V_pixel_59_read,
        src_V_pixel_60_dout,
        src_V_pixel_60_empty_n,
        src_V_pixel_60_read,
        src_V_pixel_61_dout,
        src_V_pixel_61_empty_n,
        src_V_pixel_61_read,
        src_V_pixel_62_dout,
        src_V_pixel_62_empty_n,
        src_V_pixel_62_read,
        src_V_pixel_63_dout,
        src_V_pixel_63_empty_n,
        src_V_pixel_63_read,
        src_V_pixel_64_dout,
        src_V_pixel_64_empty_n,
        src_V_pixel_64_read,
        src_V_pixel_65_dout,
        src_V_pixel_65_empty_n,
        src_V_pixel_65_read,
        src_V_pixel_66_dout,
        src_V_pixel_66_empty_n,
        src_V_pixel_66_read,
        src_V_pixel_67_dout,
        src_V_pixel_67_empty_n,
        src_V_pixel_67_read,
        src_V_pixel_68_dout,
        src_V_pixel_68_empty_n,
        src_V_pixel_68_read,
        src_V_pixel_69_dout,
        src_V_pixel_69_empty_n,
        src_V_pixel_69_read,
        src_V_pixel_70_dout,
        src_V_pixel_70_empty_n,
        src_V_pixel_70_read,
        dst_V_pixel_0_TDATA,
        dst_V_pixel_0_TVALID,
        dst_V_pixel_0_TREADY,
        dst_V_pixel_1_TDATA,
        dst_V_pixel_1_TVALID,
        dst_V_pixel_1_TREADY,
        dst_V_pixel_2_TDATA,
        dst_V_pixel_2_TVALID,
        dst_V_pixel_2_TREADY,
        dst_V_pixel_3_TDATA,
        dst_V_pixel_3_TVALID,
        dst_V_pixel_3_TREADY,
        dst_V_pixel_4_TDATA,
        dst_V_pixel_4_TVALID,
        dst_V_pixel_4_TREADY,
        dst_V_pixel_5_TDATA,
        dst_V_pixel_5_TVALID,
        dst_V_pixel_5_TREADY,
        dst_V_pixel_6_TDATA,
        dst_V_pixel_6_TVALID,
        dst_V_pixel_6_TREADY,
        dst_V_pixel_7_TDATA,
        dst_V_pixel_7_TVALID,
        dst_V_pixel_7_TREADY,
        dst_V_pixel_8_TDATA,
        dst_V_pixel_8_TVALID,
        dst_V_pixel_8_TREADY,
        dst_V_pixel_9_TDATA,
        dst_V_pixel_9_TVALID,
        dst_V_pixel_9_TREADY,
        dst_V_pixel_10_TDATA,
        dst_V_pixel_10_TVALID,
        dst_V_pixel_10_TREADY,
        dst_V_pixel_11_TDATA,
        dst_V_pixel_11_TVALID,
        dst_V_pixel_11_TREADY,
        dst_V_pixel_12_TDATA,
        dst_V_pixel_12_TVALID,
        dst_V_pixel_12_TREADY,
        dst_V_pixel_13_TDATA,
        dst_V_pixel_13_TVALID,
        dst_V_pixel_13_TREADY,
        dst_V_pixel_14_TDATA,
        dst_V_pixel_14_TVALID,
        dst_V_pixel_14_TREADY,
        dst_V_pixel_15_TDATA,
        dst_V_pixel_15_TVALID,
        dst_V_pixel_15_TREADY,
        dst_V_pixel_16_TDATA,
        dst_V_pixel_16_TVALID,
        dst_V_pixel_16_TREADY,
        dst_V_pixel_17_TDATA,
        dst_V_pixel_17_TVALID,
        dst_V_pixel_17_TREADY,
        dst_V_pixel_18_TDATA,
        dst_V_pixel_18_TVALID,
        dst_V_pixel_18_TREADY,
        dst_V_pixel_19_TDATA,
        dst_V_pixel_19_TVALID,
        dst_V_pixel_19_TREADY,
        dst_V_pixel_20_TDATA,
        dst_V_pixel_20_TVALID,
        dst_V_pixel_20_TREADY,
        dst_V_pixel_21_TDATA,
        dst_V_pixel_21_TVALID,
        dst_V_pixel_21_TREADY,
        dst_V_pixel_22_TDATA,
        dst_V_pixel_22_TVALID,
        dst_V_pixel_22_TREADY,
        dst_V_pixel_23_TDATA,
        dst_V_pixel_23_TVALID,
        dst_V_pixel_23_TREADY,
        dst_V_pixel_24_TDATA,
        dst_V_pixel_24_TVALID,
        dst_V_pixel_24_TREADY,
        dst_V_pixel_25_TDATA,
        dst_V_pixel_25_TVALID,
        dst_V_pixel_25_TREADY,
        dst_V_pixel_26_TDATA,
        dst_V_pixel_26_TVALID,
        dst_V_pixel_26_TREADY,
        dst_V_pixel_27_TDATA,
        dst_V_pixel_27_TVALID,
        dst_V_pixel_27_TREADY,
        dst_V_pixel_28_TDATA,
        dst_V_pixel_28_TVALID,
        dst_V_pixel_28_TREADY,
        dst_V_pixel_29_TDATA,
        dst_V_pixel_29_TVALID,
        dst_V_pixel_29_TREADY,
        dst_V_pixel_30_TDATA,
        dst_V_pixel_30_TVALID,
        dst_V_pixel_30_TREADY,
        dst_V_pixel_31_TDATA,
        dst_V_pixel_31_TVALID,
        dst_V_pixel_31_TREADY,
        dst_V_pixel_32_TDATA,
        dst_V_pixel_32_TVALID,
        dst_V_pixel_32_TREADY,
        dst_V_pixel_33_TDATA,
        dst_V_pixel_33_TVALID,
        dst_V_pixel_33_TREADY,
        dst_V_pixel_34_TDATA,
        dst_V_pixel_34_TVALID,
        dst_V_pixel_34_TREADY,
        dst_V_pixel_35_TDATA,
        dst_V_pixel_35_TVALID,
        dst_V_pixel_35_TREADY,
        dst_V_pixel_36_TDATA,
        dst_V_pixel_36_TVALID,
        dst_V_pixel_36_TREADY,
        dst_V_pixel_37_TDATA,
        dst_V_pixel_37_TVALID,
        dst_V_pixel_37_TREADY,
        dst_V_pixel_38_TDATA,
        dst_V_pixel_38_TVALID,
        dst_V_pixel_38_TREADY,
        dst_V_pixel_39_TDATA,
        dst_V_pixel_39_TVALID,
        dst_V_pixel_39_TREADY,
        dst_V_pixel_40_TDATA,
        dst_V_pixel_40_TVALID,
        dst_V_pixel_40_TREADY,
        dst_V_pixel_41_TDATA,
        dst_V_pixel_41_TVALID,
        dst_V_pixel_41_TREADY,
        dst_V_pixel_42_TDATA,
        dst_V_pixel_42_TVALID,
        dst_V_pixel_42_TREADY,
        dst_V_pixel_43_TDATA,
        dst_V_pixel_43_TVALID,
        dst_V_pixel_43_TREADY,
        dst_V_pixel_44_TDATA,
        dst_V_pixel_44_TVALID,
        dst_V_pixel_44_TREADY,
        dst_V_pixel_45_TDATA,
        dst_V_pixel_45_TVALID,
        dst_V_pixel_45_TREADY,
        dst_V_pixel_46_TDATA,
        dst_V_pixel_46_TVALID,
        dst_V_pixel_46_TREADY,
        dst_V_pixel_47_TDATA,
        dst_V_pixel_47_TVALID,
        dst_V_pixel_47_TREADY,
        dst_V_pixel_48_TDATA,
        dst_V_pixel_48_TVALID,
        dst_V_pixel_48_TREADY,
        dst_V_pixel_49_TDATA,
        dst_V_pixel_49_TVALID,
        dst_V_pixel_49_TREADY,
        dst_V_pixel_50_TDATA,
        dst_V_pixel_50_TVALID,
        dst_V_pixel_50_TREADY,
        dst_V_pixel_51_TDATA,
        dst_V_pixel_51_TVALID,
        dst_V_pixel_51_TREADY,
        dst_V_pixel_52_TDATA,
        dst_V_pixel_52_TVALID,
        dst_V_pixel_52_TREADY,
        dst_V_pixel_53_TDATA,
        dst_V_pixel_53_TVALID,
        dst_V_pixel_53_TREADY,
        dst_V_pixel_54_TDATA,
        dst_V_pixel_54_TVALID,
        dst_V_pixel_54_TREADY,
        dst_V_pixel_55_TDATA,
        dst_V_pixel_55_TVALID,
        dst_V_pixel_55_TREADY,
        dst_V_pixel_56_TDATA,
        dst_V_pixel_56_TVALID,
        dst_V_pixel_56_TREADY,
        dst_V_pixel_57_TDATA,
        dst_V_pixel_57_TVALID,
        dst_V_pixel_57_TREADY,
        dst_V_pixel_58_TDATA,
        dst_V_pixel_58_TVALID,
        dst_V_pixel_58_TREADY,
        dst_V_pixel_59_TDATA,
        dst_V_pixel_59_TVALID,
        dst_V_pixel_59_TREADY,
        dst_V_pixel_60_TDATA,
        dst_V_pixel_60_TVALID,
        dst_V_pixel_60_TREADY,
        dst_V_pixel_61_TDATA,
        dst_V_pixel_61_TVALID,
        dst_V_pixel_61_TREADY,
        dst_V_pixel_62_TDATA,
        dst_V_pixel_62_TVALID,
        dst_V_pixel_62_TREADY,
        dst_V_pixel_63_TDATA,
        dst_V_pixel_63_TVALID,
        dst_V_pixel_63_TREADY,
        dst_V_pixel_64_TDATA,
        dst_V_pixel_64_TVALID,
        dst_V_pixel_64_TREADY,
        dst_V_pixel_65_TDATA,
        dst_V_pixel_65_TVALID,
        dst_V_pixel_65_TREADY,
        dst_V_pixel_66_TDATA,
        dst_V_pixel_66_TVALID,
        dst_V_pixel_66_TREADY,
        dst_V_pixel_67_TDATA,
        dst_V_pixel_67_TVALID,
        dst_V_pixel_67_TREADY,
        dst_V_pixel_68_TDATA,
        dst_V_pixel_68_TVALID,
        dst_V_pixel_68_TREADY,
        dst_V_pixel_69_TDATA,
        dst_V_pixel_69_TVALID,
        dst_V_pixel_69_TREADY,
        dst_V_pixel_70_TDATA,
        dst_V_pixel_70_TVALID,
        dst_V_pixel_70_TREADY
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_st2_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1 = 9'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] src_V_pixel_0_dout;
input   src_V_pixel_0_empty_n;
output   src_V_pixel_0_read;
input  [7:0] src_V_pixel_1_dout;
input   src_V_pixel_1_empty_n;
output   src_V_pixel_1_read;
input  [7:0] src_V_pixel_2_dout;
input   src_V_pixel_2_empty_n;
output   src_V_pixel_2_read;
input  [7:0] src_V_pixel_3_dout;
input   src_V_pixel_3_empty_n;
output   src_V_pixel_3_read;
input  [7:0] src_V_pixel_4_dout;
input   src_V_pixel_4_empty_n;
output   src_V_pixel_4_read;
input  [7:0] src_V_pixel_5_dout;
input   src_V_pixel_5_empty_n;
output   src_V_pixel_5_read;
input  [7:0] src_V_pixel_6_dout;
input   src_V_pixel_6_empty_n;
output   src_V_pixel_6_read;
input  [7:0] src_V_pixel_7_dout;
input   src_V_pixel_7_empty_n;
output   src_V_pixel_7_read;
input  [7:0] src_V_pixel_8_dout;
input   src_V_pixel_8_empty_n;
output   src_V_pixel_8_read;
input  [7:0] src_V_pixel_9_dout;
input   src_V_pixel_9_empty_n;
output   src_V_pixel_9_read;
input  [7:0] src_V_pixel_10_dout;
input   src_V_pixel_10_empty_n;
output   src_V_pixel_10_read;
input  [7:0] src_V_pixel_11_dout;
input   src_V_pixel_11_empty_n;
output   src_V_pixel_11_read;
input  [7:0] src_V_pixel_12_dout;
input   src_V_pixel_12_empty_n;
output   src_V_pixel_12_read;
input  [7:0] src_V_pixel_13_dout;
input   src_V_pixel_13_empty_n;
output   src_V_pixel_13_read;
input  [7:0] src_V_pixel_14_dout;
input   src_V_pixel_14_empty_n;
output   src_V_pixel_14_read;
input  [7:0] src_V_pixel_15_dout;
input   src_V_pixel_15_empty_n;
output   src_V_pixel_15_read;
input  [7:0] src_V_pixel_16_dout;
input   src_V_pixel_16_empty_n;
output   src_V_pixel_16_read;
input  [7:0] src_V_pixel_17_dout;
input   src_V_pixel_17_empty_n;
output   src_V_pixel_17_read;
input  [7:0] src_V_pixel_18_dout;
input   src_V_pixel_18_empty_n;
output   src_V_pixel_18_read;
input  [7:0] src_V_pixel_19_dout;
input   src_V_pixel_19_empty_n;
output   src_V_pixel_19_read;
input  [7:0] src_V_pixel_20_dout;
input   src_V_pixel_20_empty_n;
output   src_V_pixel_20_read;
input  [7:0] src_V_pixel_21_dout;
input   src_V_pixel_21_empty_n;
output   src_V_pixel_21_read;
input  [7:0] src_V_pixel_22_dout;
input   src_V_pixel_22_empty_n;
output   src_V_pixel_22_read;
input  [7:0] src_V_pixel_23_dout;
input   src_V_pixel_23_empty_n;
output   src_V_pixel_23_read;
input  [7:0] src_V_pixel_24_dout;
input   src_V_pixel_24_empty_n;
output   src_V_pixel_24_read;
input  [7:0] src_V_pixel_25_dout;
input   src_V_pixel_25_empty_n;
output   src_V_pixel_25_read;
input  [7:0] src_V_pixel_26_dout;
input   src_V_pixel_26_empty_n;
output   src_V_pixel_26_read;
input  [7:0] src_V_pixel_27_dout;
input   src_V_pixel_27_empty_n;
output   src_V_pixel_27_read;
input  [7:0] src_V_pixel_28_dout;
input   src_V_pixel_28_empty_n;
output   src_V_pixel_28_read;
input  [7:0] src_V_pixel_29_dout;
input   src_V_pixel_29_empty_n;
output   src_V_pixel_29_read;
input  [7:0] src_V_pixel_30_dout;
input   src_V_pixel_30_empty_n;
output   src_V_pixel_30_read;
input  [7:0] src_V_pixel_31_dout;
input   src_V_pixel_31_empty_n;
output   src_V_pixel_31_read;
input  [7:0] src_V_pixel_32_dout;
input   src_V_pixel_32_empty_n;
output   src_V_pixel_32_read;
input  [7:0] src_V_pixel_33_dout;
input   src_V_pixel_33_empty_n;
output   src_V_pixel_33_read;
input  [7:0] src_V_pixel_34_dout;
input   src_V_pixel_34_empty_n;
output   src_V_pixel_34_read;
input  [7:0] src_V_pixel_35_dout;
input   src_V_pixel_35_empty_n;
output   src_V_pixel_35_read;
input  [7:0] src_V_pixel_36_dout;
input   src_V_pixel_36_empty_n;
output   src_V_pixel_36_read;
input  [7:0] src_V_pixel_37_dout;
input   src_V_pixel_37_empty_n;
output   src_V_pixel_37_read;
input  [7:0] src_V_pixel_38_dout;
input   src_V_pixel_38_empty_n;
output   src_V_pixel_38_read;
input  [7:0] src_V_pixel_39_dout;
input   src_V_pixel_39_empty_n;
output   src_V_pixel_39_read;
input  [7:0] src_V_pixel_40_dout;
input   src_V_pixel_40_empty_n;
output   src_V_pixel_40_read;
input  [7:0] src_V_pixel_41_dout;
input   src_V_pixel_41_empty_n;
output   src_V_pixel_41_read;
input  [7:0] src_V_pixel_42_dout;
input   src_V_pixel_42_empty_n;
output   src_V_pixel_42_read;
input  [7:0] src_V_pixel_43_dout;
input   src_V_pixel_43_empty_n;
output   src_V_pixel_43_read;
input  [7:0] src_V_pixel_44_dout;
input   src_V_pixel_44_empty_n;
output   src_V_pixel_44_read;
input  [7:0] src_V_pixel_45_dout;
input   src_V_pixel_45_empty_n;
output   src_V_pixel_45_read;
input  [7:0] src_V_pixel_46_dout;
input   src_V_pixel_46_empty_n;
output   src_V_pixel_46_read;
input  [7:0] src_V_pixel_47_dout;
input   src_V_pixel_47_empty_n;
output   src_V_pixel_47_read;
input  [7:0] src_V_pixel_48_dout;
input   src_V_pixel_48_empty_n;
output   src_V_pixel_48_read;
input  [7:0] src_V_pixel_49_dout;
input   src_V_pixel_49_empty_n;
output   src_V_pixel_49_read;
input  [7:0] src_V_pixel_50_dout;
input   src_V_pixel_50_empty_n;
output   src_V_pixel_50_read;
input  [7:0] src_V_pixel_51_dout;
input   src_V_pixel_51_empty_n;
output   src_V_pixel_51_read;
input  [7:0] src_V_pixel_52_dout;
input   src_V_pixel_52_empty_n;
output   src_V_pixel_52_read;
input  [7:0] src_V_pixel_53_dout;
input   src_V_pixel_53_empty_n;
output   src_V_pixel_53_read;
input  [7:0] src_V_pixel_54_dout;
input   src_V_pixel_54_empty_n;
output   src_V_pixel_54_read;
input  [7:0] src_V_pixel_55_dout;
input   src_V_pixel_55_empty_n;
output   src_V_pixel_55_read;
input  [7:0] src_V_pixel_56_dout;
input   src_V_pixel_56_empty_n;
output   src_V_pixel_56_read;
input  [7:0] src_V_pixel_57_dout;
input   src_V_pixel_57_empty_n;
output   src_V_pixel_57_read;
input  [7:0] src_V_pixel_58_dout;
input   src_V_pixel_58_empty_n;
output   src_V_pixel_58_read;
input  [7:0] src_V_pixel_59_dout;
input   src_V_pixel_59_empty_n;
output   src_V_pixel_59_read;
input  [7:0] src_V_pixel_60_dout;
input   src_V_pixel_60_empty_n;
output   src_V_pixel_60_read;
input  [7:0] src_V_pixel_61_dout;
input   src_V_pixel_61_empty_n;
output   src_V_pixel_61_read;
input  [7:0] src_V_pixel_62_dout;
input   src_V_pixel_62_empty_n;
output   src_V_pixel_62_read;
input  [7:0] src_V_pixel_63_dout;
input   src_V_pixel_63_empty_n;
output   src_V_pixel_63_read;
input  [7:0] src_V_pixel_64_dout;
input   src_V_pixel_64_empty_n;
output   src_V_pixel_64_read;
input  [7:0] src_V_pixel_65_dout;
input   src_V_pixel_65_empty_n;
output   src_V_pixel_65_read;
input  [7:0] src_V_pixel_66_dout;
input   src_V_pixel_66_empty_n;
output   src_V_pixel_66_read;
input  [7:0] src_V_pixel_67_dout;
input   src_V_pixel_67_empty_n;
output   src_V_pixel_67_read;
input  [7:0] src_V_pixel_68_dout;
input   src_V_pixel_68_empty_n;
output   src_V_pixel_68_read;
input  [7:0] src_V_pixel_69_dout;
input   src_V_pixel_69_empty_n;
output   src_V_pixel_69_read;
input  [7:0] src_V_pixel_70_dout;
input   src_V_pixel_70_empty_n;
output   src_V_pixel_70_read;
output  [7:0] dst_V_pixel_0_TDATA;
output   dst_V_pixel_0_TVALID;
input   dst_V_pixel_0_TREADY;
output  [7:0] dst_V_pixel_1_TDATA;
output   dst_V_pixel_1_TVALID;
input   dst_V_pixel_1_TREADY;
output  [7:0] dst_V_pixel_2_TDATA;
output   dst_V_pixel_2_TVALID;
input   dst_V_pixel_2_TREADY;
output  [7:0] dst_V_pixel_3_TDATA;
output   dst_V_pixel_3_TVALID;
input   dst_V_pixel_3_TREADY;
output  [7:0] dst_V_pixel_4_TDATA;
output   dst_V_pixel_4_TVALID;
input   dst_V_pixel_4_TREADY;
output  [7:0] dst_V_pixel_5_TDATA;
output   dst_V_pixel_5_TVALID;
input   dst_V_pixel_5_TREADY;
output  [7:0] dst_V_pixel_6_TDATA;
output   dst_V_pixel_6_TVALID;
input   dst_V_pixel_6_TREADY;
output  [7:0] dst_V_pixel_7_TDATA;
output   dst_V_pixel_7_TVALID;
input   dst_V_pixel_7_TREADY;
output  [7:0] dst_V_pixel_8_TDATA;
output   dst_V_pixel_8_TVALID;
input   dst_V_pixel_8_TREADY;
output  [7:0] dst_V_pixel_9_TDATA;
output   dst_V_pixel_9_TVALID;
input   dst_V_pixel_9_TREADY;
output  [7:0] dst_V_pixel_10_TDATA;
output   dst_V_pixel_10_TVALID;
input   dst_V_pixel_10_TREADY;
output  [7:0] dst_V_pixel_11_TDATA;
output   dst_V_pixel_11_TVALID;
input   dst_V_pixel_11_TREADY;
output  [7:0] dst_V_pixel_12_TDATA;
output   dst_V_pixel_12_TVALID;
input   dst_V_pixel_12_TREADY;
output  [7:0] dst_V_pixel_13_TDATA;
output   dst_V_pixel_13_TVALID;
input   dst_V_pixel_13_TREADY;
output  [7:0] dst_V_pixel_14_TDATA;
output   dst_V_pixel_14_TVALID;
input   dst_V_pixel_14_TREADY;
output  [7:0] dst_V_pixel_15_TDATA;
output   dst_V_pixel_15_TVALID;
input   dst_V_pixel_15_TREADY;
output  [7:0] dst_V_pixel_16_TDATA;
output   dst_V_pixel_16_TVALID;
input   dst_V_pixel_16_TREADY;
output  [7:0] dst_V_pixel_17_TDATA;
output   dst_V_pixel_17_TVALID;
input   dst_V_pixel_17_TREADY;
output  [7:0] dst_V_pixel_18_TDATA;
output   dst_V_pixel_18_TVALID;
input   dst_V_pixel_18_TREADY;
output  [7:0] dst_V_pixel_19_TDATA;
output   dst_V_pixel_19_TVALID;
input   dst_V_pixel_19_TREADY;
output  [7:0] dst_V_pixel_20_TDATA;
output   dst_V_pixel_20_TVALID;
input   dst_V_pixel_20_TREADY;
output  [7:0] dst_V_pixel_21_TDATA;
output   dst_V_pixel_21_TVALID;
input   dst_V_pixel_21_TREADY;
output  [7:0] dst_V_pixel_22_TDATA;
output   dst_V_pixel_22_TVALID;
input   dst_V_pixel_22_TREADY;
output  [7:0] dst_V_pixel_23_TDATA;
output   dst_V_pixel_23_TVALID;
input   dst_V_pixel_23_TREADY;
output  [7:0] dst_V_pixel_24_TDATA;
output   dst_V_pixel_24_TVALID;
input   dst_V_pixel_24_TREADY;
output  [7:0] dst_V_pixel_25_TDATA;
output   dst_V_pixel_25_TVALID;
input   dst_V_pixel_25_TREADY;
output  [7:0] dst_V_pixel_26_TDATA;
output   dst_V_pixel_26_TVALID;
input   dst_V_pixel_26_TREADY;
output  [7:0] dst_V_pixel_27_TDATA;
output   dst_V_pixel_27_TVALID;
input   dst_V_pixel_27_TREADY;
output  [7:0] dst_V_pixel_28_TDATA;
output   dst_V_pixel_28_TVALID;
input   dst_V_pixel_28_TREADY;
output  [7:0] dst_V_pixel_29_TDATA;
output   dst_V_pixel_29_TVALID;
input   dst_V_pixel_29_TREADY;
output  [7:0] dst_V_pixel_30_TDATA;
output   dst_V_pixel_30_TVALID;
input   dst_V_pixel_30_TREADY;
output  [7:0] dst_V_pixel_31_TDATA;
output   dst_V_pixel_31_TVALID;
input   dst_V_pixel_31_TREADY;
output  [7:0] dst_V_pixel_32_TDATA;
output   dst_V_pixel_32_TVALID;
input   dst_V_pixel_32_TREADY;
output  [7:0] dst_V_pixel_33_TDATA;
output   dst_V_pixel_33_TVALID;
input   dst_V_pixel_33_TREADY;
output  [7:0] dst_V_pixel_34_TDATA;
output   dst_V_pixel_34_TVALID;
input   dst_V_pixel_34_TREADY;
output  [7:0] dst_V_pixel_35_TDATA;
output   dst_V_pixel_35_TVALID;
input   dst_V_pixel_35_TREADY;
output  [7:0] dst_V_pixel_36_TDATA;
output   dst_V_pixel_36_TVALID;
input   dst_V_pixel_36_TREADY;
output  [7:0] dst_V_pixel_37_TDATA;
output   dst_V_pixel_37_TVALID;
input   dst_V_pixel_37_TREADY;
output  [7:0] dst_V_pixel_38_TDATA;
output   dst_V_pixel_38_TVALID;
input   dst_V_pixel_38_TREADY;
output  [7:0] dst_V_pixel_39_TDATA;
output   dst_V_pixel_39_TVALID;
input   dst_V_pixel_39_TREADY;
output  [7:0] dst_V_pixel_40_TDATA;
output   dst_V_pixel_40_TVALID;
input   dst_V_pixel_40_TREADY;
output  [7:0] dst_V_pixel_41_TDATA;
output   dst_V_pixel_41_TVALID;
input   dst_V_pixel_41_TREADY;
output  [7:0] dst_V_pixel_42_TDATA;
output   dst_V_pixel_42_TVALID;
input   dst_V_pixel_42_TREADY;
output  [7:0] dst_V_pixel_43_TDATA;
output   dst_V_pixel_43_TVALID;
input   dst_V_pixel_43_TREADY;
output  [7:0] dst_V_pixel_44_TDATA;
output   dst_V_pixel_44_TVALID;
input   dst_V_pixel_44_TREADY;
output  [7:0] dst_V_pixel_45_TDATA;
output   dst_V_pixel_45_TVALID;
input   dst_V_pixel_45_TREADY;
output  [7:0] dst_V_pixel_46_TDATA;
output   dst_V_pixel_46_TVALID;
input   dst_V_pixel_46_TREADY;
output  [7:0] dst_V_pixel_47_TDATA;
output   dst_V_pixel_47_TVALID;
input   dst_V_pixel_47_TREADY;
output  [7:0] dst_V_pixel_48_TDATA;
output   dst_V_pixel_48_TVALID;
input   dst_V_pixel_48_TREADY;
output  [7:0] dst_V_pixel_49_TDATA;
output   dst_V_pixel_49_TVALID;
input   dst_V_pixel_49_TREADY;
output  [7:0] dst_V_pixel_50_TDATA;
output   dst_V_pixel_50_TVALID;
input   dst_V_pixel_50_TREADY;
output  [7:0] dst_V_pixel_51_TDATA;
output   dst_V_pixel_51_TVALID;
input   dst_V_pixel_51_TREADY;
output  [7:0] dst_V_pixel_52_TDATA;
output   dst_V_pixel_52_TVALID;
input   dst_V_pixel_52_TREADY;
output  [7:0] dst_V_pixel_53_TDATA;
output   dst_V_pixel_53_TVALID;
input   dst_V_pixel_53_TREADY;
output  [7:0] dst_V_pixel_54_TDATA;
output   dst_V_pixel_54_TVALID;
input   dst_V_pixel_54_TREADY;
output  [7:0] dst_V_pixel_55_TDATA;
output   dst_V_pixel_55_TVALID;
input   dst_V_pixel_55_TREADY;
output  [7:0] dst_V_pixel_56_TDATA;
output   dst_V_pixel_56_TVALID;
input   dst_V_pixel_56_TREADY;
output  [7:0] dst_V_pixel_57_TDATA;
output   dst_V_pixel_57_TVALID;
input   dst_V_pixel_57_TREADY;
output  [7:0] dst_V_pixel_58_TDATA;
output   dst_V_pixel_58_TVALID;
input   dst_V_pixel_58_TREADY;
output  [7:0] dst_V_pixel_59_TDATA;
output   dst_V_pixel_59_TVALID;
input   dst_V_pixel_59_TREADY;
output  [7:0] dst_V_pixel_60_TDATA;
output   dst_V_pixel_60_TVALID;
input   dst_V_pixel_60_TREADY;
output  [7:0] dst_V_pixel_61_TDATA;
output   dst_V_pixel_61_TVALID;
input   dst_V_pixel_61_TREADY;
output  [7:0] dst_V_pixel_62_TDATA;
output   dst_V_pixel_62_TVALID;
input   dst_V_pixel_62_TREADY;
output  [7:0] dst_V_pixel_63_TDATA;
output   dst_V_pixel_63_TVALID;
input   dst_V_pixel_63_TREADY;
output  [7:0] dst_V_pixel_64_TDATA;
output   dst_V_pixel_64_TVALID;
input   dst_V_pixel_64_TREADY;
output  [7:0] dst_V_pixel_65_TDATA;
output   dst_V_pixel_65_TVALID;
input   dst_V_pixel_65_TREADY;
output  [7:0] dst_V_pixel_66_TDATA;
output   dst_V_pixel_66_TVALID;
input   dst_V_pixel_66_TREADY;
output  [7:0] dst_V_pixel_67_TDATA;
output   dst_V_pixel_67_TVALID;
input   dst_V_pixel_67_TREADY;
output  [7:0] dst_V_pixel_68_TDATA;
output   dst_V_pixel_68_TVALID;
input   dst_V_pixel_68_TREADY;
output  [7:0] dst_V_pixel_69_TDATA;
output   dst_V_pixel_69_TVALID;
input   dst_V_pixel_69_TREADY;
output  [7:0] dst_V_pixel_70_TDATA;
output   dst_V_pixel_70_TVALID;
input   dst_V_pixel_70_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dst_V_pixel_0_TVALID;
reg dst_V_pixel_1_TVALID;
reg dst_V_pixel_2_TVALID;
reg dst_V_pixel_3_TVALID;
reg dst_V_pixel_4_TVALID;
reg dst_V_pixel_5_TVALID;
reg dst_V_pixel_6_TVALID;
reg dst_V_pixel_7_TVALID;
reg dst_V_pixel_8_TVALID;
reg dst_V_pixel_9_TVALID;
reg dst_V_pixel_10_TVALID;
reg dst_V_pixel_11_TVALID;
reg dst_V_pixel_12_TVALID;
reg dst_V_pixel_13_TVALID;
reg dst_V_pixel_14_TVALID;
reg dst_V_pixel_15_TVALID;
reg dst_V_pixel_16_TVALID;
reg dst_V_pixel_17_TVALID;
reg dst_V_pixel_18_TVALID;
reg dst_V_pixel_19_TVALID;
reg dst_V_pixel_20_TVALID;
reg dst_V_pixel_21_TVALID;
reg dst_V_pixel_22_TVALID;
reg dst_V_pixel_23_TVALID;
reg dst_V_pixel_24_TVALID;
reg dst_V_pixel_25_TVALID;
reg dst_V_pixel_26_TVALID;
reg dst_V_pixel_27_TVALID;
reg dst_V_pixel_28_TVALID;
reg dst_V_pixel_29_TVALID;
reg dst_V_pixel_30_TVALID;
reg dst_V_pixel_31_TVALID;
reg dst_V_pixel_32_TVALID;
reg dst_V_pixel_33_TVALID;
reg dst_V_pixel_34_TVALID;
reg dst_V_pixel_35_TVALID;
reg dst_V_pixel_36_TVALID;
reg dst_V_pixel_37_TVALID;
reg dst_V_pixel_38_TVALID;
reg dst_V_pixel_39_TVALID;
reg dst_V_pixel_40_TVALID;
reg dst_V_pixel_41_TVALID;
reg dst_V_pixel_42_TVALID;
reg dst_V_pixel_43_TVALID;
reg dst_V_pixel_44_TVALID;
reg dst_V_pixel_45_TVALID;
reg dst_V_pixel_46_TVALID;
reg dst_V_pixel_47_TVALID;
reg dst_V_pixel_48_TVALID;
reg dst_V_pixel_49_TVALID;
reg dst_V_pixel_50_TVALID;
reg dst_V_pixel_51_TVALID;
reg dst_V_pixel_52_TVALID;
reg dst_V_pixel_53_TVALID;
reg dst_V_pixel_54_TVALID;
reg dst_V_pixel_55_TVALID;
reg dst_V_pixel_56_TVALID;
reg dst_V_pixel_57_TVALID;
reg dst_V_pixel_58_TVALID;
reg dst_V_pixel_59_TVALID;
reg dst_V_pixel_60_TVALID;
reg dst_V_pixel_61_TVALID;
reg dst_V_pixel_62_TVALID;
reg dst_V_pixel_63_TVALID;
reg dst_V_pixel_64_TVALID;
reg dst_V_pixel_65_TVALID;
reg dst_V_pixel_66_TVALID;
reg dst_V_pixel_67_TVALID;
reg dst_V_pixel_68_TVALID;
reg dst_V_pixel_69_TVALID;
reg dst_V_pixel_70_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg    src_V_pixel_0_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_530;
wire   [0:0] exitcond4_fu_1258_p2;
reg    src_V_pixel_1_blk_n;
reg    src_V_pixel_2_blk_n;
reg    src_V_pixel_3_blk_n;
reg    src_V_pixel_4_blk_n;
reg    src_V_pixel_5_blk_n;
reg    src_V_pixel_6_blk_n;
reg    src_V_pixel_7_blk_n;
reg    src_V_pixel_8_blk_n;
reg    src_V_pixel_9_blk_n;
reg    src_V_pixel_10_blk_n;
reg    src_V_pixel_11_blk_n;
reg    src_V_pixel_12_blk_n;
reg    src_V_pixel_13_blk_n;
reg    src_V_pixel_14_blk_n;
reg    src_V_pixel_15_blk_n;
reg    src_V_pixel_16_blk_n;
reg    src_V_pixel_17_blk_n;
reg    src_V_pixel_18_blk_n;
reg    src_V_pixel_19_blk_n;
reg    src_V_pixel_20_blk_n;
reg    src_V_pixel_21_blk_n;
reg    src_V_pixel_22_blk_n;
reg    src_V_pixel_23_blk_n;
reg    src_V_pixel_24_blk_n;
reg    src_V_pixel_25_blk_n;
reg    src_V_pixel_26_blk_n;
reg    src_V_pixel_27_blk_n;
reg    src_V_pixel_28_blk_n;
reg    src_V_pixel_29_blk_n;
reg    src_V_pixel_30_blk_n;
reg    src_V_pixel_31_blk_n;
reg    src_V_pixel_32_blk_n;
reg    src_V_pixel_33_blk_n;
reg    src_V_pixel_34_blk_n;
reg    src_V_pixel_35_blk_n;
reg    src_V_pixel_36_blk_n;
reg    src_V_pixel_37_blk_n;
reg    src_V_pixel_38_blk_n;
reg    src_V_pixel_39_blk_n;
reg    src_V_pixel_40_blk_n;
reg    src_V_pixel_41_blk_n;
reg    src_V_pixel_42_blk_n;
reg    src_V_pixel_43_blk_n;
reg    src_V_pixel_44_blk_n;
reg    src_V_pixel_45_blk_n;
reg    src_V_pixel_46_blk_n;
reg    src_V_pixel_47_blk_n;
reg    src_V_pixel_48_blk_n;
reg    src_V_pixel_49_blk_n;
reg    src_V_pixel_50_blk_n;
reg    src_V_pixel_51_blk_n;
reg    src_V_pixel_52_blk_n;
reg    src_V_pixel_53_blk_n;
reg    src_V_pixel_54_blk_n;
reg    src_V_pixel_55_blk_n;
reg    src_V_pixel_56_blk_n;
reg    src_V_pixel_57_blk_n;
reg    src_V_pixel_58_blk_n;
reg    src_V_pixel_59_blk_n;
reg    src_V_pixel_60_blk_n;
reg    src_V_pixel_61_blk_n;
reg    src_V_pixel_62_blk_n;
reg    src_V_pixel_63_blk_n;
reg    src_V_pixel_64_blk_n;
reg    src_V_pixel_65_blk_n;
reg    src_V_pixel_66_blk_n;
reg    src_V_pixel_67_blk_n;
reg    src_V_pixel_68_blk_n;
reg    src_V_pixel_69_blk_n;
reg    src_V_pixel_70_blk_n;
reg    dst_V_pixel_0_TDATA_blk_n;
reg    dst_V_pixel_1_TDATA_blk_n;
reg    dst_V_pixel_2_TDATA_blk_n;
reg    dst_V_pixel_3_TDATA_blk_n;
reg    dst_V_pixel_4_TDATA_blk_n;
reg    dst_V_pixel_5_TDATA_blk_n;
reg    dst_V_pixel_6_TDATA_blk_n;
reg    dst_V_pixel_7_TDATA_blk_n;
reg    dst_V_pixel_8_TDATA_blk_n;
reg    dst_V_pixel_9_TDATA_blk_n;
reg    dst_V_pixel_10_TDATA_blk_n;
reg    dst_V_pixel_11_TDATA_blk_n;
reg    dst_V_pixel_12_TDATA_blk_n;
reg    dst_V_pixel_13_TDATA_blk_n;
reg    dst_V_pixel_14_TDATA_blk_n;
reg    dst_V_pixel_15_TDATA_blk_n;
reg    dst_V_pixel_16_TDATA_blk_n;
reg    dst_V_pixel_17_TDATA_blk_n;
reg    dst_V_pixel_18_TDATA_blk_n;
reg    dst_V_pixel_19_TDATA_blk_n;
reg    dst_V_pixel_20_TDATA_blk_n;
reg    dst_V_pixel_21_TDATA_blk_n;
reg    dst_V_pixel_22_TDATA_blk_n;
reg    dst_V_pixel_23_TDATA_blk_n;
reg    dst_V_pixel_24_TDATA_blk_n;
reg    dst_V_pixel_25_TDATA_blk_n;
reg    dst_V_pixel_26_TDATA_blk_n;
reg    dst_V_pixel_27_TDATA_blk_n;
reg    dst_V_pixel_28_TDATA_blk_n;
reg    dst_V_pixel_29_TDATA_blk_n;
reg    dst_V_pixel_30_TDATA_blk_n;
reg    dst_V_pixel_31_TDATA_blk_n;
reg    dst_V_pixel_32_TDATA_blk_n;
reg    dst_V_pixel_33_TDATA_blk_n;
reg    dst_V_pixel_34_TDATA_blk_n;
reg    dst_V_pixel_35_TDATA_blk_n;
reg    dst_V_pixel_36_TDATA_blk_n;
reg    dst_V_pixel_37_TDATA_blk_n;
reg    dst_V_pixel_38_TDATA_blk_n;
reg    dst_V_pixel_39_TDATA_blk_n;
reg    dst_V_pixel_40_TDATA_blk_n;
reg    dst_V_pixel_41_TDATA_blk_n;
reg    dst_V_pixel_42_TDATA_blk_n;
reg    dst_V_pixel_43_TDATA_blk_n;
reg    dst_V_pixel_44_TDATA_blk_n;
reg    dst_V_pixel_45_TDATA_blk_n;
reg    dst_V_pixel_46_TDATA_blk_n;
reg    dst_V_pixel_47_TDATA_blk_n;
reg    dst_V_pixel_48_TDATA_blk_n;
reg    dst_V_pixel_49_TDATA_blk_n;
reg    dst_V_pixel_50_TDATA_blk_n;
reg    dst_V_pixel_51_TDATA_blk_n;
reg    dst_V_pixel_52_TDATA_blk_n;
reg    dst_V_pixel_53_TDATA_blk_n;
reg    dst_V_pixel_54_TDATA_blk_n;
reg    dst_V_pixel_55_TDATA_blk_n;
reg    dst_V_pixel_56_TDATA_blk_n;
reg    dst_V_pixel_57_TDATA_blk_n;
reg    dst_V_pixel_58_TDATA_blk_n;
reg    dst_V_pixel_59_TDATA_blk_n;
reg    dst_V_pixel_60_TDATA_blk_n;
reg    dst_V_pixel_61_TDATA_blk_n;
reg    dst_V_pixel_62_TDATA_blk_n;
reg    dst_V_pixel_63_TDATA_blk_n;
reg    dst_V_pixel_64_TDATA_blk_n;
reg    dst_V_pixel_65_TDATA_blk_n;
reg    dst_V_pixel_66_TDATA_blk_n;
reg    dst_V_pixel_67_TDATA_blk_n;
reg    dst_V_pixel_68_TDATA_blk_n;
reg    dst_V_pixel_69_TDATA_blk_n;
reg    dst_V_pixel_70_TDATA_blk_n;
wire   [8:0] i_8_fu_1264_p2;
wire    src_V_pixel_10_status;
reg    ap_sig_682;
reg    ap_sig_ioackin_dst_V_pixel_0_TREADY;
reg   [8:0] i_reg_1247;
reg    ap_sig_695;
reg    src_V_pixel_10_update;
reg    ap_reg_ioackin_dst_V_pixel_0_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_1_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_2_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_3_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_4_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_5_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_6_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_7_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_8_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_9_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_10_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_11_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_12_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_13_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_14_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_15_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_16_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_17_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_18_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_19_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_20_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_21_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_22_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_23_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_24_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_25_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_26_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_27_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_28_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_29_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_30_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_31_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_32_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_33_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_34_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_35_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_36_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_37_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_38_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_39_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_40_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_41_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_42_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_43_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_44_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_45_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_46_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_47_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_48_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_49_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_50_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_51_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_52_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_53_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_54_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_55_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_56_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_57_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_58_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_59_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_60_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_61_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_62_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_63_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_64_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_65_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_66_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_67_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_68_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_69_TREADY;
reg    ap_reg_ioackin_dst_V_pixel_70_TREADY;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_6483;
reg    ap_sig_536;
reg    ap_sig_6486;
reg    ap_sig_6488;
reg    ap_sig_6490;
reg    ap_sig_6492;
reg    ap_sig_6494;
reg    ap_sig_6496;
reg    ap_sig_6498;
reg    ap_sig_6500;
reg    ap_sig_6502;
reg    ap_sig_6504;
reg    ap_sig_6506;
reg    ap_sig_6508;
reg    ap_sig_6510;
reg    ap_sig_6512;
reg    ap_sig_6514;
reg    ap_sig_6516;
reg    ap_sig_6518;
reg    ap_sig_6520;
reg    ap_sig_6522;
reg    ap_sig_6524;
reg    ap_sig_6526;
reg    ap_sig_6528;
reg    ap_sig_6530;
reg    ap_sig_6532;
reg    ap_sig_6534;
reg    ap_sig_6536;
reg    ap_sig_6538;
reg    ap_sig_6540;
reg    ap_sig_6542;
reg    ap_sig_6544;
reg    ap_sig_6546;
reg    ap_sig_6548;
reg    ap_sig_6550;
reg    ap_sig_6552;
reg    ap_sig_6554;
reg    ap_sig_6556;
reg    ap_sig_6558;
reg    ap_sig_6560;
reg    ap_sig_6562;
reg    ap_sig_6564;
reg    ap_sig_6566;
reg    ap_sig_6568;
reg    ap_sig_6570;
reg    ap_sig_6572;
reg    ap_sig_6574;
reg    ap_sig_6576;
reg    ap_sig_6578;
reg    ap_sig_6580;
reg    ap_sig_6582;
reg    ap_sig_6584;
reg    ap_sig_6586;
reg    ap_sig_6588;
reg    ap_sig_6590;
reg    ap_sig_6592;
reg    ap_sig_6594;
reg    ap_sig_6596;
reg    ap_sig_6598;
reg    ap_sig_6600;
reg    ap_sig_6602;
reg    ap_sig_6604;
reg    ap_sig_6606;
reg    ap_sig_6608;
reg    ap_sig_6610;
reg    ap_sig_6612;
reg    ap_sig_6614;
reg    ap_sig_6616;
reg    ap_sig_6618;
reg    ap_sig_6620;
reg    ap_sig_6622;
reg    ap_sig_6624;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_ioackin_dst_V_pixel_0_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_1_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_2_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_3_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_4_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_5_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_6_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_7_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_8_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_9_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_10_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_11_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_12_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_13_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_14_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_15_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_16_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_17_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_18_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_19_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_20_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_21_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_22_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_23_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_24_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_25_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_26_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_27_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_28_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_29_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_30_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_31_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_32_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_33_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_34_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_35_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_36_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_37_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_38_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_39_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_40_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_41_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_42_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_43_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_44_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_45_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_46_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_47_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_48_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_49_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_50_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_51_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_52_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_53_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_54_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_55_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_56_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_57_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_58_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_59_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_60_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_61_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_62_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_63_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_64_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_65_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_66_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_67_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_68_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_69_TREADY = 1'b0;
#0 ap_reg_ioackin_dst_V_pixel_70_TREADY = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))) & ~(exitcond4_fu_1258_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_0_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_0_TREADY <= 1'b0;
            end else if (ap_sig_6483) begin
                ap_reg_ioackin_dst_V_pixel_0_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_10_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_10_TREADY <= 1'b0;
            end else if (ap_sig_6486) begin
                ap_reg_ioackin_dst_V_pixel_10_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_11_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_11_TREADY <= 1'b0;
            end else if (ap_sig_6488) begin
                ap_reg_ioackin_dst_V_pixel_11_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_12_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_12_TREADY <= 1'b0;
            end else if (ap_sig_6490) begin
                ap_reg_ioackin_dst_V_pixel_12_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_13_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_13_TREADY <= 1'b0;
            end else if (ap_sig_6492) begin
                ap_reg_ioackin_dst_V_pixel_13_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_14_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_14_TREADY <= 1'b0;
            end else if (ap_sig_6494) begin
                ap_reg_ioackin_dst_V_pixel_14_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_15_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_15_TREADY <= 1'b0;
            end else if (ap_sig_6496) begin
                ap_reg_ioackin_dst_V_pixel_15_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_16_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_16_TREADY <= 1'b0;
            end else if (ap_sig_6498) begin
                ap_reg_ioackin_dst_V_pixel_16_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_17_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_17_TREADY <= 1'b0;
            end else if (ap_sig_6500) begin
                ap_reg_ioackin_dst_V_pixel_17_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_18_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_18_TREADY <= 1'b0;
            end else if (ap_sig_6502) begin
                ap_reg_ioackin_dst_V_pixel_18_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_19_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_19_TREADY <= 1'b0;
            end else if (ap_sig_6504) begin
                ap_reg_ioackin_dst_V_pixel_19_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_1_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_1_TREADY <= 1'b0;
            end else if (ap_sig_6506) begin
                ap_reg_ioackin_dst_V_pixel_1_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_20_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_20_TREADY <= 1'b0;
            end else if (ap_sig_6508) begin
                ap_reg_ioackin_dst_V_pixel_20_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_21_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_21_TREADY <= 1'b0;
            end else if (ap_sig_6510) begin
                ap_reg_ioackin_dst_V_pixel_21_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_22_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_22_TREADY <= 1'b0;
            end else if (ap_sig_6512) begin
                ap_reg_ioackin_dst_V_pixel_22_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_23_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_23_TREADY <= 1'b0;
            end else if (ap_sig_6514) begin
                ap_reg_ioackin_dst_V_pixel_23_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_24_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_24_TREADY <= 1'b0;
            end else if (ap_sig_6516) begin
                ap_reg_ioackin_dst_V_pixel_24_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_25_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_25_TREADY <= 1'b0;
            end else if (ap_sig_6518) begin
                ap_reg_ioackin_dst_V_pixel_25_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_26_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_26_TREADY <= 1'b0;
            end else if (ap_sig_6520) begin
                ap_reg_ioackin_dst_V_pixel_26_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_27_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_27_TREADY <= 1'b0;
            end else if (ap_sig_6522) begin
                ap_reg_ioackin_dst_V_pixel_27_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_28_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_28_TREADY <= 1'b0;
            end else if (ap_sig_6524) begin
                ap_reg_ioackin_dst_V_pixel_28_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_29_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_29_TREADY <= 1'b0;
            end else if (ap_sig_6526) begin
                ap_reg_ioackin_dst_V_pixel_29_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_2_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_2_TREADY <= 1'b0;
            end else if (ap_sig_6528) begin
                ap_reg_ioackin_dst_V_pixel_2_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_30_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_30_TREADY <= 1'b0;
            end else if (ap_sig_6530) begin
                ap_reg_ioackin_dst_V_pixel_30_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_31_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_31_TREADY <= 1'b0;
            end else if (ap_sig_6532) begin
                ap_reg_ioackin_dst_V_pixel_31_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_32_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_32_TREADY <= 1'b0;
            end else if (ap_sig_6534) begin
                ap_reg_ioackin_dst_V_pixel_32_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_33_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_33_TREADY <= 1'b0;
            end else if (ap_sig_6536) begin
                ap_reg_ioackin_dst_V_pixel_33_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_34_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_34_TREADY <= 1'b0;
            end else if (ap_sig_6538) begin
                ap_reg_ioackin_dst_V_pixel_34_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_35_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_35_TREADY <= 1'b0;
            end else if (ap_sig_6540) begin
                ap_reg_ioackin_dst_V_pixel_35_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_36_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_36_TREADY <= 1'b0;
            end else if (ap_sig_6542) begin
                ap_reg_ioackin_dst_V_pixel_36_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_37_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_37_TREADY <= 1'b0;
            end else if (ap_sig_6544) begin
                ap_reg_ioackin_dst_V_pixel_37_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_38_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_38_TREADY <= 1'b0;
            end else if (ap_sig_6546) begin
                ap_reg_ioackin_dst_V_pixel_38_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_39_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_39_TREADY <= 1'b0;
            end else if (ap_sig_6548) begin
                ap_reg_ioackin_dst_V_pixel_39_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_3_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_3_TREADY <= 1'b0;
            end else if (ap_sig_6550) begin
                ap_reg_ioackin_dst_V_pixel_3_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_40_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_40_TREADY <= 1'b0;
            end else if (ap_sig_6552) begin
                ap_reg_ioackin_dst_V_pixel_40_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_41_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_41_TREADY <= 1'b0;
            end else if (ap_sig_6554) begin
                ap_reg_ioackin_dst_V_pixel_41_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_42_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_42_TREADY <= 1'b0;
            end else if (ap_sig_6556) begin
                ap_reg_ioackin_dst_V_pixel_42_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_43_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_43_TREADY <= 1'b0;
            end else if (ap_sig_6558) begin
                ap_reg_ioackin_dst_V_pixel_43_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_44_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_44_TREADY <= 1'b0;
            end else if (ap_sig_6560) begin
                ap_reg_ioackin_dst_V_pixel_44_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_45_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_45_TREADY <= 1'b0;
            end else if (ap_sig_6562) begin
                ap_reg_ioackin_dst_V_pixel_45_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_46_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_46_TREADY <= 1'b0;
            end else if (ap_sig_6564) begin
                ap_reg_ioackin_dst_V_pixel_46_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_47_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_47_TREADY <= 1'b0;
            end else if (ap_sig_6566) begin
                ap_reg_ioackin_dst_V_pixel_47_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_48_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_48_TREADY <= 1'b0;
            end else if (ap_sig_6568) begin
                ap_reg_ioackin_dst_V_pixel_48_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_49_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_49_TREADY <= 1'b0;
            end else if (ap_sig_6570) begin
                ap_reg_ioackin_dst_V_pixel_49_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_4_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_4_TREADY <= 1'b0;
            end else if (ap_sig_6572) begin
                ap_reg_ioackin_dst_V_pixel_4_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_50_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_50_TREADY <= 1'b0;
            end else if (ap_sig_6574) begin
                ap_reg_ioackin_dst_V_pixel_50_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_51_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_51_TREADY <= 1'b0;
            end else if (ap_sig_6576) begin
                ap_reg_ioackin_dst_V_pixel_51_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_52_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_52_TREADY <= 1'b0;
            end else if (ap_sig_6578) begin
                ap_reg_ioackin_dst_V_pixel_52_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_53_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_53_TREADY <= 1'b0;
            end else if (ap_sig_6580) begin
                ap_reg_ioackin_dst_V_pixel_53_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_54_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_54_TREADY <= 1'b0;
            end else if (ap_sig_6582) begin
                ap_reg_ioackin_dst_V_pixel_54_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_55_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_55_TREADY <= 1'b0;
            end else if (ap_sig_6584) begin
                ap_reg_ioackin_dst_V_pixel_55_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_56_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_56_TREADY <= 1'b0;
            end else if (ap_sig_6586) begin
                ap_reg_ioackin_dst_V_pixel_56_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_57_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_57_TREADY <= 1'b0;
            end else if (ap_sig_6588) begin
                ap_reg_ioackin_dst_V_pixel_57_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_58_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_58_TREADY <= 1'b0;
            end else if (ap_sig_6590) begin
                ap_reg_ioackin_dst_V_pixel_58_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_59_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_59_TREADY <= 1'b0;
            end else if (ap_sig_6592) begin
                ap_reg_ioackin_dst_V_pixel_59_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_5_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_5_TREADY <= 1'b0;
            end else if (ap_sig_6594) begin
                ap_reg_ioackin_dst_V_pixel_5_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_60_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_60_TREADY <= 1'b0;
            end else if (ap_sig_6596) begin
                ap_reg_ioackin_dst_V_pixel_60_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_61_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_61_TREADY <= 1'b0;
            end else if (ap_sig_6598) begin
                ap_reg_ioackin_dst_V_pixel_61_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_62_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_62_TREADY <= 1'b0;
            end else if (ap_sig_6600) begin
                ap_reg_ioackin_dst_V_pixel_62_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_63_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_63_TREADY <= 1'b0;
            end else if (ap_sig_6602) begin
                ap_reg_ioackin_dst_V_pixel_63_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_64_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_64_TREADY <= 1'b0;
            end else if (ap_sig_6604) begin
                ap_reg_ioackin_dst_V_pixel_64_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_65_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_65_TREADY <= 1'b0;
            end else if (ap_sig_6606) begin
                ap_reg_ioackin_dst_V_pixel_65_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_66_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_66_TREADY <= 1'b0;
            end else if (ap_sig_6608) begin
                ap_reg_ioackin_dst_V_pixel_66_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_67_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_67_TREADY <= 1'b0;
            end else if (ap_sig_6610) begin
                ap_reg_ioackin_dst_V_pixel_67_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_68_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_68_TREADY <= 1'b0;
            end else if (ap_sig_6612) begin
                ap_reg_ioackin_dst_V_pixel_68_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_69_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_69_TREADY <= 1'b0;
            end else if (ap_sig_6614) begin
                ap_reg_ioackin_dst_V_pixel_69_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_6_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_6_TREADY <= 1'b0;
            end else if (ap_sig_6616) begin
                ap_reg_ioackin_dst_V_pixel_6_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_70_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_70_TREADY <= 1'b0;
            end else if (ap_sig_6618) begin
                ap_reg_ioackin_dst_V_pixel_70_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_7_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_7_TREADY <= 1'b0;
            end else if (ap_sig_6620) begin
                ap_reg_ioackin_dst_V_pixel_7_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_8_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_8_TREADY <= 1'b0;
            end else if (ap_sig_6622) begin
                ap_reg_ioackin_dst_V_pixel_8_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_dst_V_pixel_9_TREADY <= 1'b0;
    end else begin
        if (ap_sig_536) begin
            if (~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY)))) begin
                ap_reg_ioackin_dst_V_pixel_9_TREADY <= 1'b0;
            end else if (ap_sig_6624) begin
                ap_reg_ioackin_dst_V_pixel_9_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))))) begin
        i_reg_1247 <= i_8_fu_1264_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_695)) begin
        i_reg_1247 <= ap_const_lv9_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))) & ~(exitcond4_fu_1258_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))) & ~(exitcond4_fu_1258_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_530) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_dst_V_pixel_0_TREADY)) begin
        ap_sig_ioackin_dst_V_pixel_0_TREADY = dst_V_pixel_0_TREADY;
    end else begin
        ap_sig_ioackin_dst_V_pixel_0_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_0_TDATA_blk_n = dst_V_pixel_0_TREADY;
    end else begin
        dst_V_pixel_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_0_TREADY))) begin
        dst_V_pixel_0_TVALID = 1'b1;
    end else begin
        dst_V_pixel_0_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_10_TDATA_blk_n = dst_V_pixel_10_TREADY;
    end else begin
        dst_V_pixel_10_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_10_TREADY))) begin
        dst_V_pixel_10_TVALID = 1'b1;
    end else begin
        dst_V_pixel_10_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_11_TDATA_blk_n = dst_V_pixel_11_TREADY;
    end else begin
        dst_V_pixel_11_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_11_TREADY))) begin
        dst_V_pixel_11_TVALID = 1'b1;
    end else begin
        dst_V_pixel_11_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_12_TDATA_blk_n = dst_V_pixel_12_TREADY;
    end else begin
        dst_V_pixel_12_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_12_TREADY))) begin
        dst_V_pixel_12_TVALID = 1'b1;
    end else begin
        dst_V_pixel_12_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_13_TDATA_blk_n = dst_V_pixel_13_TREADY;
    end else begin
        dst_V_pixel_13_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_13_TREADY))) begin
        dst_V_pixel_13_TVALID = 1'b1;
    end else begin
        dst_V_pixel_13_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_14_TDATA_blk_n = dst_V_pixel_14_TREADY;
    end else begin
        dst_V_pixel_14_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_14_TREADY))) begin
        dst_V_pixel_14_TVALID = 1'b1;
    end else begin
        dst_V_pixel_14_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_15_TDATA_blk_n = dst_V_pixel_15_TREADY;
    end else begin
        dst_V_pixel_15_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_15_TREADY))) begin
        dst_V_pixel_15_TVALID = 1'b1;
    end else begin
        dst_V_pixel_15_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_16_TDATA_blk_n = dst_V_pixel_16_TREADY;
    end else begin
        dst_V_pixel_16_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_16_TREADY))) begin
        dst_V_pixel_16_TVALID = 1'b1;
    end else begin
        dst_V_pixel_16_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_17_TDATA_blk_n = dst_V_pixel_17_TREADY;
    end else begin
        dst_V_pixel_17_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_17_TREADY))) begin
        dst_V_pixel_17_TVALID = 1'b1;
    end else begin
        dst_V_pixel_17_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_18_TDATA_blk_n = dst_V_pixel_18_TREADY;
    end else begin
        dst_V_pixel_18_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_18_TREADY))) begin
        dst_V_pixel_18_TVALID = 1'b1;
    end else begin
        dst_V_pixel_18_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_19_TDATA_blk_n = dst_V_pixel_19_TREADY;
    end else begin
        dst_V_pixel_19_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_19_TREADY))) begin
        dst_V_pixel_19_TVALID = 1'b1;
    end else begin
        dst_V_pixel_19_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_1_TDATA_blk_n = dst_V_pixel_1_TREADY;
    end else begin
        dst_V_pixel_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_1_TREADY))) begin
        dst_V_pixel_1_TVALID = 1'b1;
    end else begin
        dst_V_pixel_1_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_20_TDATA_blk_n = dst_V_pixel_20_TREADY;
    end else begin
        dst_V_pixel_20_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_20_TREADY))) begin
        dst_V_pixel_20_TVALID = 1'b1;
    end else begin
        dst_V_pixel_20_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_21_TDATA_blk_n = dst_V_pixel_21_TREADY;
    end else begin
        dst_V_pixel_21_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_21_TREADY))) begin
        dst_V_pixel_21_TVALID = 1'b1;
    end else begin
        dst_V_pixel_21_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_22_TDATA_blk_n = dst_V_pixel_22_TREADY;
    end else begin
        dst_V_pixel_22_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_22_TREADY))) begin
        dst_V_pixel_22_TVALID = 1'b1;
    end else begin
        dst_V_pixel_22_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_23_TDATA_blk_n = dst_V_pixel_23_TREADY;
    end else begin
        dst_V_pixel_23_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_23_TREADY))) begin
        dst_V_pixel_23_TVALID = 1'b1;
    end else begin
        dst_V_pixel_23_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_24_TDATA_blk_n = dst_V_pixel_24_TREADY;
    end else begin
        dst_V_pixel_24_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_24_TREADY))) begin
        dst_V_pixel_24_TVALID = 1'b1;
    end else begin
        dst_V_pixel_24_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_25_TDATA_blk_n = dst_V_pixel_25_TREADY;
    end else begin
        dst_V_pixel_25_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_25_TREADY))) begin
        dst_V_pixel_25_TVALID = 1'b1;
    end else begin
        dst_V_pixel_25_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_26_TDATA_blk_n = dst_V_pixel_26_TREADY;
    end else begin
        dst_V_pixel_26_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_26_TREADY))) begin
        dst_V_pixel_26_TVALID = 1'b1;
    end else begin
        dst_V_pixel_26_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_27_TDATA_blk_n = dst_V_pixel_27_TREADY;
    end else begin
        dst_V_pixel_27_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_27_TREADY))) begin
        dst_V_pixel_27_TVALID = 1'b1;
    end else begin
        dst_V_pixel_27_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_28_TDATA_blk_n = dst_V_pixel_28_TREADY;
    end else begin
        dst_V_pixel_28_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_28_TREADY))) begin
        dst_V_pixel_28_TVALID = 1'b1;
    end else begin
        dst_V_pixel_28_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_29_TDATA_blk_n = dst_V_pixel_29_TREADY;
    end else begin
        dst_V_pixel_29_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_29_TREADY))) begin
        dst_V_pixel_29_TVALID = 1'b1;
    end else begin
        dst_V_pixel_29_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_2_TDATA_blk_n = dst_V_pixel_2_TREADY;
    end else begin
        dst_V_pixel_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_2_TREADY))) begin
        dst_V_pixel_2_TVALID = 1'b1;
    end else begin
        dst_V_pixel_2_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_30_TDATA_blk_n = dst_V_pixel_30_TREADY;
    end else begin
        dst_V_pixel_30_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_30_TREADY))) begin
        dst_V_pixel_30_TVALID = 1'b1;
    end else begin
        dst_V_pixel_30_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_31_TDATA_blk_n = dst_V_pixel_31_TREADY;
    end else begin
        dst_V_pixel_31_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_31_TREADY))) begin
        dst_V_pixel_31_TVALID = 1'b1;
    end else begin
        dst_V_pixel_31_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_32_TDATA_blk_n = dst_V_pixel_32_TREADY;
    end else begin
        dst_V_pixel_32_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_32_TREADY))) begin
        dst_V_pixel_32_TVALID = 1'b1;
    end else begin
        dst_V_pixel_32_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_33_TDATA_blk_n = dst_V_pixel_33_TREADY;
    end else begin
        dst_V_pixel_33_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_33_TREADY))) begin
        dst_V_pixel_33_TVALID = 1'b1;
    end else begin
        dst_V_pixel_33_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_34_TDATA_blk_n = dst_V_pixel_34_TREADY;
    end else begin
        dst_V_pixel_34_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_34_TREADY))) begin
        dst_V_pixel_34_TVALID = 1'b1;
    end else begin
        dst_V_pixel_34_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_35_TDATA_blk_n = dst_V_pixel_35_TREADY;
    end else begin
        dst_V_pixel_35_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_35_TREADY))) begin
        dst_V_pixel_35_TVALID = 1'b1;
    end else begin
        dst_V_pixel_35_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_36_TDATA_blk_n = dst_V_pixel_36_TREADY;
    end else begin
        dst_V_pixel_36_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_36_TREADY))) begin
        dst_V_pixel_36_TVALID = 1'b1;
    end else begin
        dst_V_pixel_36_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_37_TDATA_blk_n = dst_V_pixel_37_TREADY;
    end else begin
        dst_V_pixel_37_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_37_TREADY))) begin
        dst_V_pixel_37_TVALID = 1'b1;
    end else begin
        dst_V_pixel_37_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_38_TDATA_blk_n = dst_V_pixel_38_TREADY;
    end else begin
        dst_V_pixel_38_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_38_TREADY))) begin
        dst_V_pixel_38_TVALID = 1'b1;
    end else begin
        dst_V_pixel_38_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_39_TDATA_blk_n = dst_V_pixel_39_TREADY;
    end else begin
        dst_V_pixel_39_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_39_TREADY))) begin
        dst_V_pixel_39_TVALID = 1'b1;
    end else begin
        dst_V_pixel_39_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_3_TDATA_blk_n = dst_V_pixel_3_TREADY;
    end else begin
        dst_V_pixel_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_3_TREADY))) begin
        dst_V_pixel_3_TVALID = 1'b1;
    end else begin
        dst_V_pixel_3_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_40_TDATA_blk_n = dst_V_pixel_40_TREADY;
    end else begin
        dst_V_pixel_40_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_40_TREADY))) begin
        dst_V_pixel_40_TVALID = 1'b1;
    end else begin
        dst_V_pixel_40_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_41_TDATA_blk_n = dst_V_pixel_41_TREADY;
    end else begin
        dst_V_pixel_41_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_41_TREADY))) begin
        dst_V_pixel_41_TVALID = 1'b1;
    end else begin
        dst_V_pixel_41_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_42_TDATA_blk_n = dst_V_pixel_42_TREADY;
    end else begin
        dst_V_pixel_42_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_42_TREADY))) begin
        dst_V_pixel_42_TVALID = 1'b1;
    end else begin
        dst_V_pixel_42_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_43_TDATA_blk_n = dst_V_pixel_43_TREADY;
    end else begin
        dst_V_pixel_43_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_43_TREADY))) begin
        dst_V_pixel_43_TVALID = 1'b1;
    end else begin
        dst_V_pixel_43_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_44_TDATA_blk_n = dst_V_pixel_44_TREADY;
    end else begin
        dst_V_pixel_44_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_44_TREADY))) begin
        dst_V_pixel_44_TVALID = 1'b1;
    end else begin
        dst_V_pixel_44_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_45_TDATA_blk_n = dst_V_pixel_45_TREADY;
    end else begin
        dst_V_pixel_45_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_45_TREADY))) begin
        dst_V_pixel_45_TVALID = 1'b1;
    end else begin
        dst_V_pixel_45_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_46_TDATA_blk_n = dst_V_pixel_46_TREADY;
    end else begin
        dst_V_pixel_46_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_46_TREADY))) begin
        dst_V_pixel_46_TVALID = 1'b1;
    end else begin
        dst_V_pixel_46_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_47_TDATA_blk_n = dst_V_pixel_47_TREADY;
    end else begin
        dst_V_pixel_47_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_47_TREADY))) begin
        dst_V_pixel_47_TVALID = 1'b1;
    end else begin
        dst_V_pixel_47_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_48_TDATA_blk_n = dst_V_pixel_48_TREADY;
    end else begin
        dst_V_pixel_48_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_48_TREADY))) begin
        dst_V_pixel_48_TVALID = 1'b1;
    end else begin
        dst_V_pixel_48_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_49_TDATA_blk_n = dst_V_pixel_49_TREADY;
    end else begin
        dst_V_pixel_49_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_49_TREADY))) begin
        dst_V_pixel_49_TVALID = 1'b1;
    end else begin
        dst_V_pixel_49_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_4_TDATA_blk_n = dst_V_pixel_4_TREADY;
    end else begin
        dst_V_pixel_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_4_TREADY))) begin
        dst_V_pixel_4_TVALID = 1'b1;
    end else begin
        dst_V_pixel_4_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_50_TDATA_blk_n = dst_V_pixel_50_TREADY;
    end else begin
        dst_V_pixel_50_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_50_TREADY))) begin
        dst_V_pixel_50_TVALID = 1'b1;
    end else begin
        dst_V_pixel_50_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_51_TDATA_blk_n = dst_V_pixel_51_TREADY;
    end else begin
        dst_V_pixel_51_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_51_TREADY))) begin
        dst_V_pixel_51_TVALID = 1'b1;
    end else begin
        dst_V_pixel_51_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_52_TDATA_blk_n = dst_V_pixel_52_TREADY;
    end else begin
        dst_V_pixel_52_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_52_TREADY))) begin
        dst_V_pixel_52_TVALID = 1'b1;
    end else begin
        dst_V_pixel_52_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_53_TDATA_blk_n = dst_V_pixel_53_TREADY;
    end else begin
        dst_V_pixel_53_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_53_TREADY))) begin
        dst_V_pixel_53_TVALID = 1'b1;
    end else begin
        dst_V_pixel_53_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_54_TDATA_blk_n = dst_V_pixel_54_TREADY;
    end else begin
        dst_V_pixel_54_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_54_TREADY))) begin
        dst_V_pixel_54_TVALID = 1'b1;
    end else begin
        dst_V_pixel_54_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_55_TDATA_blk_n = dst_V_pixel_55_TREADY;
    end else begin
        dst_V_pixel_55_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_55_TREADY))) begin
        dst_V_pixel_55_TVALID = 1'b1;
    end else begin
        dst_V_pixel_55_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_56_TDATA_blk_n = dst_V_pixel_56_TREADY;
    end else begin
        dst_V_pixel_56_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_56_TREADY))) begin
        dst_V_pixel_56_TVALID = 1'b1;
    end else begin
        dst_V_pixel_56_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_57_TDATA_blk_n = dst_V_pixel_57_TREADY;
    end else begin
        dst_V_pixel_57_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_57_TREADY))) begin
        dst_V_pixel_57_TVALID = 1'b1;
    end else begin
        dst_V_pixel_57_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_58_TDATA_blk_n = dst_V_pixel_58_TREADY;
    end else begin
        dst_V_pixel_58_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_58_TREADY))) begin
        dst_V_pixel_58_TVALID = 1'b1;
    end else begin
        dst_V_pixel_58_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_59_TDATA_blk_n = dst_V_pixel_59_TREADY;
    end else begin
        dst_V_pixel_59_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_59_TREADY))) begin
        dst_V_pixel_59_TVALID = 1'b1;
    end else begin
        dst_V_pixel_59_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_5_TDATA_blk_n = dst_V_pixel_5_TREADY;
    end else begin
        dst_V_pixel_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_5_TREADY))) begin
        dst_V_pixel_5_TVALID = 1'b1;
    end else begin
        dst_V_pixel_5_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_60_TDATA_blk_n = dst_V_pixel_60_TREADY;
    end else begin
        dst_V_pixel_60_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_60_TREADY))) begin
        dst_V_pixel_60_TVALID = 1'b1;
    end else begin
        dst_V_pixel_60_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_61_TDATA_blk_n = dst_V_pixel_61_TREADY;
    end else begin
        dst_V_pixel_61_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_61_TREADY))) begin
        dst_V_pixel_61_TVALID = 1'b1;
    end else begin
        dst_V_pixel_61_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_62_TDATA_blk_n = dst_V_pixel_62_TREADY;
    end else begin
        dst_V_pixel_62_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_62_TREADY))) begin
        dst_V_pixel_62_TVALID = 1'b1;
    end else begin
        dst_V_pixel_62_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_63_TDATA_blk_n = dst_V_pixel_63_TREADY;
    end else begin
        dst_V_pixel_63_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_63_TREADY))) begin
        dst_V_pixel_63_TVALID = 1'b1;
    end else begin
        dst_V_pixel_63_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_64_TDATA_blk_n = dst_V_pixel_64_TREADY;
    end else begin
        dst_V_pixel_64_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_64_TREADY))) begin
        dst_V_pixel_64_TVALID = 1'b1;
    end else begin
        dst_V_pixel_64_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_65_TDATA_blk_n = dst_V_pixel_65_TREADY;
    end else begin
        dst_V_pixel_65_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_65_TREADY))) begin
        dst_V_pixel_65_TVALID = 1'b1;
    end else begin
        dst_V_pixel_65_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_66_TDATA_blk_n = dst_V_pixel_66_TREADY;
    end else begin
        dst_V_pixel_66_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_66_TREADY))) begin
        dst_V_pixel_66_TVALID = 1'b1;
    end else begin
        dst_V_pixel_66_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_67_TDATA_blk_n = dst_V_pixel_67_TREADY;
    end else begin
        dst_V_pixel_67_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_67_TREADY))) begin
        dst_V_pixel_67_TVALID = 1'b1;
    end else begin
        dst_V_pixel_67_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_68_TDATA_blk_n = dst_V_pixel_68_TREADY;
    end else begin
        dst_V_pixel_68_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_68_TREADY))) begin
        dst_V_pixel_68_TVALID = 1'b1;
    end else begin
        dst_V_pixel_68_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_69_TDATA_blk_n = dst_V_pixel_69_TREADY;
    end else begin
        dst_V_pixel_69_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_69_TREADY))) begin
        dst_V_pixel_69_TVALID = 1'b1;
    end else begin
        dst_V_pixel_69_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_6_TDATA_blk_n = dst_V_pixel_6_TREADY;
    end else begin
        dst_V_pixel_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_6_TREADY))) begin
        dst_V_pixel_6_TVALID = 1'b1;
    end else begin
        dst_V_pixel_6_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_70_TDATA_blk_n = dst_V_pixel_70_TREADY;
    end else begin
        dst_V_pixel_70_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_70_TREADY))) begin
        dst_V_pixel_70_TVALID = 1'b1;
    end else begin
        dst_V_pixel_70_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_7_TDATA_blk_n = dst_V_pixel_7_TREADY;
    end else begin
        dst_V_pixel_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_7_TREADY))) begin
        dst_V_pixel_7_TVALID = 1'b1;
    end else begin
        dst_V_pixel_7_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_8_TDATA_blk_n = dst_V_pixel_8_TREADY;
    end else begin
        dst_V_pixel_8_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_8_TREADY))) begin
        dst_V_pixel_8_TVALID = 1'b1;
    end else begin
        dst_V_pixel_8_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        dst_V_pixel_9_TDATA_blk_n = dst_V_pixel_9_TREADY;
    end else begin
        dst_V_pixel_9_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~ap_sig_682 & (1'b0 == ap_reg_ioackin_dst_V_pixel_9_TREADY))) begin
        dst_V_pixel_9_TVALID = 1'b1;
    end else begin
        dst_V_pixel_9_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_0_blk_n = src_V_pixel_0_empty_n;
    end else begin
        src_V_pixel_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_10_blk_n = src_V_pixel_10_empty_n;
    end else begin
        src_V_pixel_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))))) begin
        src_V_pixel_10_update = 1'b1;
    end else begin
        src_V_pixel_10_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_11_blk_n = src_V_pixel_11_empty_n;
    end else begin
        src_V_pixel_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_12_blk_n = src_V_pixel_12_empty_n;
    end else begin
        src_V_pixel_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_13_blk_n = src_V_pixel_13_empty_n;
    end else begin
        src_V_pixel_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_14_blk_n = src_V_pixel_14_empty_n;
    end else begin
        src_V_pixel_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_15_blk_n = src_V_pixel_15_empty_n;
    end else begin
        src_V_pixel_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_16_blk_n = src_V_pixel_16_empty_n;
    end else begin
        src_V_pixel_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_17_blk_n = src_V_pixel_17_empty_n;
    end else begin
        src_V_pixel_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_18_blk_n = src_V_pixel_18_empty_n;
    end else begin
        src_V_pixel_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_19_blk_n = src_V_pixel_19_empty_n;
    end else begin
        src_V_pixel_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_1_blk_n = src_V_pixel_1_empty_n;
    end else begin
        src_V_pixel_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_20_blk_n = src_V_pixel_20_empty_n;
    end else begin
        src_V_pixel_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_21_blk_n = src_V_pixel_21_empty_n;
    end else begin
        src_V_pixel_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_22_blk_n = src_V_pixel_22_empty_n;
    end else begin
        src_V_pixel_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_23_blk_n = src_V_pixel_23_empty_n;
    end else begin
        src_V_pixel_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_24_blk_n = src_V_pixel_24_empty_n;
    end else begin
        src_V_pixel_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_25_blk_n = src_V_pixel_25_empty_n;
    end else begin
        src_V_pixel_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_26_blk_n = src_V_pixel_26_empty_n;
    end else begin
        src_V_pixel_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_27_blk_n = src_V_pixel_27_empty_n;
    end else begin
        src_V_pixel_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_28_blk_n = src_V_pixel_28_empty_n;
    end else begin
        src_V_pixel_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_29_blk_n = src_V_pixel_29_empty_n;
    end else begin
        src_V_pixel_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_2_blk_n = src_V_pixel_2_empty_n;
    end else begin
        src_V_pixel_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_30_blk_n = src_V_pixel_30_empty_n;
    end else begin
        src_V_pixel_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_31_blk_n = src_V_pixel_31_empty_n;
    end else begin
        src_V_pixel_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_32_blk_n = src_V_pixel_32_empty_n;
    end else begin
        src_V_pixel_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_33_blk_n = src_V_pixel_33_empty_n;
    end else begin
        src_V_pixel_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_34_blk_n = src_V_pixel_34_empty_n;
    end else begin
        src_V_pixel_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_35_blk_n = src_V_pixel_35_empty_n;
    end else begin
        src_V_pixel_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_36_blk_n = src_V_pixel_36_empty_n;
    end else begin
        src_V_pixel_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_37_blk_n = src_V_pixel_37_empty_n;
    end else begin
        src_V_pixel_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_38_blk_n = src_V_pixel_38_empty_n;
    end else begin
        src_V_pixel_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_39_blk_n = src_V_pixel_39_empty_n;
    end else begin
        src_V_pixel_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_3_blk_n = src_V_pixel_3_empty_n;
    end else begin
        src_V_pixel_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_40_blk_n = src_V_pixel_40_empty_n;
    end else begin
        src_V_pixel_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_41_blk_n = src_V_pixel_41_empty_n;
    end else begin
        src_V_pixel_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_42_blk_n = src_V_pixel_42_empty_n;
    end else begin
        src_V_pixel_42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_43_blk_n = src_V_pixel_43_empty_n;
    end else begin
        src_V_pixel_43_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_44_blk_n = src_V_pixel_44_empty_n;
    end else begin
        src_V_pixel_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_45_blk_n = src_V_pixel_45_empty_n;
    end else begin
        src_V_pixel_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_46_blk_n = src_V_pixel_46_empty_n;
    end else begin
        src_V_pixel_46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_47_blk_n = src_V_pixel_47_empty_n;
    end else begin
        src_V_pixel_47_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_48_blk_n = src_V_pixel_48_empty_n;
    end else begin
        src_V_pixel_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_49_blk_n = src_V_pixel_49_empty_n;
    end else begin
        src_V_pixel_49_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_4_blk_n = src_V_pixel_4_empty_n;
    end else begin
        src_V_pixel_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_50_blk_n = src_V_pixel_50_empty_n;
    end else begin
        src_V_pixel_50_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_51_blk_n = src_V_pixel_51_empty_n;
    end else begin
        src_V_pixel_51_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_52_blk_n = src_V_pixel_52_empty_n;
    end else begin
        src_V_pixel_52_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_53_blk_n = src_V_pixel_53_empty_n;
    end else begin
        src_V_pixel_53_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_54_blk_n = src_V_pixel_54_empty_n;
    end else begin
        src_V_pixel_54_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_55_blk_n = src_V_pixel_55_empty_n;
    end else begin
        src_V_pixel_55_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_56_blk_n = src_V_pixel_56_empty_n;
    end else begin
        src_V_pixel_56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_57_blk_n = src_V_pixel_57_empty_n;
    end else begin
        src_V_pixel_57_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_58_blk_n = src_V_pixel_58_empty_n;
    end else begin
        src_V_pixel_58_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_59_blk_n = src_V_pixel_59_empty_n;
    end else begin
        src_V_pixel_59_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_5_blk_n = src_V_pixel_5_empty_n;
    end else begin
        src_V_pixel_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_60_blk_n = src_V_pixel_60_empty_n;
    end else begin
        src_V_pixel_60_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_61_blk_n = src_V_pixel_61_empty_n;
    end else begin
        src_V_pixel_61_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_62_blk_n = src_V_pixel_62_empty_n;
    end else begin
        src_V_pixel_62_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_63_blk_n = src_V_pixel_63_empty_n;
    end else begin
        src_V_pixel_63_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_64_blk_n = src_V_pixel_64_empty_n;
    end else begin
        src_V_pixel_64_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_65_blk_n = src_V_pixel_65_empty_n;
    end else begin
        src_V_pixel_65_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_66_blk_n = src_V_pixel_66_empty_n;
    end else begin
        src_V_pixel_66_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_67_blk_n = src_V_pixel_67_empty_n;
    end else begin
        src_V_pixel_67_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_68_blk_n = src_V_pixel_68_empty_n;
    end else begin
        src_V_pixel_68_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_69_blk_n = src_V_pixel_69_empty_n;
    end else begin
        src_V_pixel_69_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_6_blk_n = src_V_pixel_6_empty_n;
    end else begin
        src_V_pixel_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_70_blk_n = src_V_pixel_70_empty_n;
    end else begin
        src_V_pixel_70_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_7_blk_n = src_V_pixel_7_empty_n;
    end else begin
        src_V_pixel_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_8_blk_n = src_V_pixel_8_empty_n;
    end else begin
        src_V_pixel_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0))) begin
        src_V_pixel_9_blk_n = src_V_pixel_9_empty_n;
    end else begin
        src_V_pixel_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_695) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))) & ~(exitcond4_fu_1258_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((exitcond4_fu_1258_p2 == 1'b0) & ~(ap_sig_682 | ((exitcond4_fu_1258_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_dst_V_pixel_0_TREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_530 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_536 = ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond4_fu_1258_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_6483 = (~ap_sig_682 & (1'b1 == dst_V_pixel_0_TREADY));
end

always @ (*) begin
    ap_sig_6486 = (~ap_sig_682 & (1'b1 == dst_V_pixel_10_TREADY));
end

always @ (*) begin
    ap_sig_6488 = (~ap_sig_682 & (1'b1 == dst_V_pixel_11_TREADY));
end

always @ (*) begin
    ap_sig_6490 = (~ap_sig_682 & (1'b1 == dst_V_pixel_12_TREADY));
end

always @ (*) begin
    ap_sig_6492 = (~ap_sig_682 & (1'b1 == dst_V_pixel_13_TREADY));
end

always @ (*) begin
    ap_sig_6494 = (~ap_sig_682 & (1'b1 == dst_V_pixel_14_TREADY));
end

always @ (*) begin
    ap_sig_6496 = (~ap_sig_682 & (1'b1 == dst_V_pixel_15_TREADY));
end

always @ (*) begin
    ap_sig_6498 = (~ap_sig_682 & (1'b1 == dst_V_pixel_16_TREADY));
end

always @ (*) begin
    ap_sig_6500 = (~ap_sig_682 & (1'b1 == dst_V_pixel_17_TREADY));
end

always @ (*) begin
    ap_sig_6502 = (~ap_sig_682 & (1'b1 == dst_V_pixel_18_TREADY));
end

always @ (*) begin
    ap_sig_6504 = (~ap_sig_682 & (1'b1 == dst_V_pixel_19_TREADY));
end

always @ (*) begin
    ap_sig_6506 = (~ap_sig_682 & (1'b1 == dst_V_pixel_1_TREADY));
end

always @ (*) begin
    ap_sig_6508 = (~ap_sig_682 & (1'b1 == dst_V_pixel_20_TREADY));
end

always @ (*) begin
    ap_sig_6510 = (~ap_sig_682 & (1'b1 == dst_V_pixel_21_TREADY));
end

always @ (*) begin
    ap_sig_6512 = (~ap_sig_682 & (1'b1 == dst_V_pixel_22_TREADY));
end

always @ (*) begin
    ap_sig_6514 = (~ap_sig_682 & (1'b1 == dst_V_pixel_23_TREADY));
end

always @ (*) begin
    ap_sig_6516 = (~ap_sig_682 & (1'b1 == dst_V_pixel_24_TREADY));
end

always @ (*) begin
    ap_sig_6518 = (~ap_sig_682 & (1'b1 == dst_V_pixel_25_TREADY));
end

always @ (*) begin
    ap_sig_6520 = (~ap_sig_682 & (1'b1 == dst_V_pixel_26_TREADY));
end

always @ (*) begin
    ap_sig_6522 = (~ap_sig_682 & (1'b1 == dst_V_pixel_27_TREADY));
end

always @ (*) begin
    ap_sig_6524 = (~ap_sig_682 & (1'b1 == dst_V_pixel_28_TREADY));
end

always @ (*) begin
    ap_sig_6526 = (~ap_sig_682 & (1'b1 == dst_V_pixel_29_TREADY));
end

always @ (*) begin
    ap_sig_6528 = (~ap_sig_682 & (1'b1 == dst_V_pixel_2_TREADY));
end

always @ (*) begin
    ap_sig_6530 = (~ap_sig_682 & (1'b1 == dst_V_pixel_30_TREADY));
end

always @ (*) begin
    ap_sig_6532 = (~ap_sig_682 & (1'b1 == dst_V_pixel_31_TREADY));
end

always @ (*) begin
    ap_sig_6534 = (~ap_sig_682 & (1'b1 == dst_V_pixel_32_TREADY));
end

always @ (*) begin
    ap_sig_6536 = (~ap_sig_682 & (1'b1 == dst_V_pixel_33_TREADY));
end

always @ (*) begin
    ap_sig_6538 = (~ap_sig_682 & (1'b1 == dst_V_pixel_34_TREADY));
end

always @ (*) begin
    ap_sig_6540 = (~ap_sig_682 & (1'b1 == dst_V_pixel_35_TREADY));
end

always @ (*) begin
    ap_sig_6542 = (~ap_sig_682 & (1'b1 == dst_V_pixel_36_TREADY));
end

always @ (*) begin
    ap_sig_6544 = (~ap_sig_682 & (1'b1 == dst_V_pixel_37_TREADY));
end

always @ (*) begin
    ap_sig_6546 = (~ap_sig_682 & (1'b1 == dst_V_pixel_38_TREADY));
end

always @ (*) begin
    ap_sig_6548 = (~ap_sig_682 & (1'b1 == dst_V_pixel_39_TREADY));
end

always @ (*) begin
    ap_sig_6550 = (~ap_sig_682 & (1'b1 == dst_V_pixel_3_TREADY));
end

always @ (*) begin
    ap_sig_6552 = (~ap_sig_682 & (1'b1 == dst_V_pixel_40_TREADY));
end

always @ (*) begin
    ap_sig_6554 = (~ap_sig_682 & (1'b1 == dst_V_pixel_41_TREADY));
end

always @ (*) begin
    ap_sig_6556 = (~ap_sig_682 & (1'b1 == dst_V_pixel_42_TREADY));
end

always @ (*) begin
    ap_sig_6558 = (~ap_sig_682 & (1'b1 == dst_V_pixel_43_TREADY));
end

always @ (*) begin
    ap_sig_6560 = (~ap_sig_682 & (1'b1 == dst_V_pixel_44_TREADY));
end

always @ (*) begin
    ap_sig_6562 = (~ap_sig_682 & (1'b1 == dst_V_pixel_45_TREADY));
end

always @ (*) begin
    ap_sig_6564 = (~ap_sig_682 & (1'b1 == dst_V_pixel_46_TREADY));
end

always @ (*) begin
    ap_sig_6566 = (~ap_sig_682 & (1'b1 == dst_V_pixel_47_TREADY));
end

always @ (*) begin
    ap_sig_6568 = (~ap_sig_682 & (1'b1 == dst_V_pixel_48_TREADY));
end

always @ (*) begin
    ap_sig_6570 = (~ap_sig_682 & (1'b1 == dst_V_pixel_49_TREADY));
end

always @ (*) begin
    ap_sig_6572 = (~ap_sig_682 & (1'b1 == dst_V_pixel_4_TREADY));
end

always @ (*) begin
    ap_sig_6574 = (~ap_sig_682 & (1'b1 == dst_V_pixel_50_TREADY));
end

always @ (*) begin
    ap_sig_6576 = (~ap_sig_682 & (1'b1 == dst_V_pixel_51_TREADY));
end

always @ (*) begin
    ap_sig_6578 = (~ap_sig_682 & (1'b1 == dst_V_pixel_52_TREADY));
end

always @ (*) begin
    ap_sig_6580 = (~ap_sig_682 & (1'b1 == dst_V_pixel_53_TREADY));
end

always @ (*) begin
    ap_sig_6582 = (~ap_sig_682 & (1'b1 == dst_V_pixel_54_TREADY));
end

always @ (*) begin
    ap_sig_6584 = (~ap_sig_682 & (1'b1 == dst_V_pixel_55_TREADY));
end

always @ (*) begin
    ap_sig_6586 = (~ap_sig_682 & (1'b1 == dst_V_pixel_56_TREADY));
end

always @ (*) begin
    ap_sig_6588 = (~ap_sig_682 & (1'b1 == dst_V_pixel_57_TREADY));
end

always @ (*) begin
    ap_sig_6590 = (~ap_sig_682 & (1'b1 == dst_V_pixel_58_TREADY));
end

always @ (*) begin
    ap_sig_6592 = (~ap_sig_682 & (1'b1 == dst_V_pixel_59_TREADY));
end

always @ (*) begin
    ap_sig_6594 = (~ap_sig_682 & (1'b1 == dst_V_pixel_5_TREADY));
end

always @ (*) begin
    ap_sig_6596 = (~ap_sig_682 & (1'b1 == dst_V_pixel_60_TREADY));
end

always @ (*) begin
    ap_sig_6598 = (~ap_sig_682 & (1'b1 == dst_V_pixel_61_TREADY));
end

always @ (*) begin
    ap_sig_6600 = (~ap_sig_682 & (1'b1 == dst_V_pixel_62_TREADY));
end

always @ (*) begin
    ap_sig_6602 = (~ap_sig_682 & (1'b1 == dst_V_pixel_63_TREADY));
end

always @ (*) begin
    ap_sig_6604 = (~ap_sig_682 & (1'b1 == dst_V_pixel_64_TREADY));
end

always @ (*) begin
    ap_sig_6606 = (~ap_sig_682 & (1'b1 == dst_V_pixel_65_TREADY));
end

always @ (*) begin
    ap_sig_6608 = (~ap_sig_682 & (1'b1 == dst_V_pixel_66_TREADY));
end

always @ (*) begin
    ap_sig_6610 = (~ap_sig_682 & (1'b1 == dst_V_pixel_67_TREADY));
end

always @ (*) begin
    ap_sig_6612 = (~ap_sig_682 & (1'b1 == dst_V_pixel_68_TREADY));
end

always @ (*) begin
    ap_sig_6614 = (~ap_sig_682 & (1'b1 == dst_V_pixel_69_TREADY));
end

always @ (*) begin
    ap_sig_6616 = (~ap_sig_682 & (1'b1 == dst_V_pixel_6_TREADY));
end

always @ (*) begin
    ap_sig_6618 = (~ap_sig_682 & (1'b1 == dst_V_pixel_70_TREADY));
end

always @ (*) begin
    ap_sig_6620 = (~ap_sig_682 & (1'b1 == dst_V_pixel_7_TREADY));
end

always @ (*) begin
    ap_sig_6622 = (~ap_sig_682 & (1'b1 == dst_V_pixel_8_TREADY));
end

always @ (*) begin
    ap_sig_6624 = (~ap_sig_682 & (1'b1 == dst_V_pixel_9_TREADY));
end

always @ (*) begin
    ap_sig_682 = ((exitcond4_fu_1258_p2 == 1'b0) & (src_V_pixel_10_status == 1'b0));
end

always @ (*) begin
    ap_sig_695 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign dst_V_pixel_0_TDATA = src_V_pixel_0_dout;

assign dst_V_pixel_10_TDATA = src_V_pixel_10_dout;

assign dst_V_pixel_11_TDATA = src_V_pixel_11_dout;

assign dst_V_pixel_12_TDATA = src_V_pixel_12_dout;

assign dst_V_pixel_13_TDATA = src_V_pixel_13_dout;

assign dst_V_pixel_14_TDATA = src_V_pixel_14_dout;

assign dst_V_pixel_15_TDATA = src_V_pixel_15_dout;

assign dst_V_pixel_16_TDATA = src_V_pixel_16_dout;

assign dst_V_pixel_17_TDATA = src_V_pixel_17_dout;

assign dst_V_pixel_18_TDATA = src_V_pixel_18_dout;

assign dst_V_pixel_19_TDATA = src_V_pixel_19_dout;

assign dst_V_pixel_1_TDATA = src_V_pixel_1_dout;

assign dst_V_pixel_20_TDATA = src_V_pixel_20_dout;

assign dst_V_pixel_21_TDATA = src_V_pixel_21_dout;

assign dst_V_pixel_22_TDATA = src_V_pixel_22_dout;

assign dst_V_pixel_23_TDATA = src_V_pixel_23_dout;

assign dst_V_pixel_24_TDATA = src_V_pixel_24_dout;

assign dst_V_pixel_25_TDATA = src_V_pixel_25_dout;

assign dst_V_pixel_26_TDATA = src_V_pixel_26_dout;

assign dst_V_pixel_27_TDATA = src_V_pixel_27_dout;

assign dst_V_pixel_28_TDATA = src_V_pixel_28_dout;

assign dst_V_pixel_29_TDATA = src_V_pixel_29_dout;

assign dst_V_pixel_2_TDATA = src_V_pixel_2_dout;

assign dst_V_pixel_30_TDATA = src_V_pixel_30_dout;

assign dst_V_pixel_31_TDATA = src_V_pixel_31_dout;

assign dst_V_pixel_32_TDATA = src_V_pixel_32_dout;

assign dst_V_pixel_33_TDATA = src_V_pixel_33_dout;

assign dst_V_pixel_34_TDATA = src_V_pixel_34_dout;

assign dst_V_pixel_35_TDATA = src_V_pixel_35_dout;

assign dst_V_pixel_36_TDATA = src_V_pixel_36_dout;

assign dst_V_pixel_37_TDATA = src_V_pixel_37_dout;

assign dst_V_pixel_38_TDATA = src_V_pixel_38_dout;

assign dst_V_pixel_39_TDATA = src_V_pixel_39_dout;

assign dst_V_pixel_3_TDATA = src_V_pixel_3_dout;

assign dst_V_pixel_40_TDATA = src_V_pixel_40_dout;

assign dst_V_pixel_41_TDATA = src_V_pixel_41_dout;

assign dst_V_pixel_42_TDATA = src_V_pixel_42_dout;

assign dst_V_pixel_43_TDATA = src_V_pixel_43_dout;

assign dst_V_pixel_44_TDATA = src_V_pixel_44_dout;

assign dst_V_pixel_45_TDATA = src_V_pixel_45_dout;

assign dst_V_pixel_46_TDATA = src_V_pixel_46_dout;

assign dst_V_pixel_47_TDATA = src_V_pixel_47_dout;

assign dst_V_pixel_48_TDATA = src_V_pixel_48_dout;

assign dst_V_pixel_49_TDATA = src_V_pixel_49_dout;

assign dst_V_pixel_4_TDATA = src_V_pixel_4_dout;

assign dst_V_pixel_50_TDATA = src_V_pixel_50_dout;

assign dst_V_pixel_51_TDATA = src_V_pixel_51_dout;

assign dst_V_pixel_52_TDATA = src_V_pixel_52_dout;

assign dst_V_pixel_53_TDATA = src_V_pixel_53_dout;

assign dst_V_pixel_54_TDATA = src_V_pixel_54_dout;

assign dst_V_pixel_55_TDATA = src_V_pixel_55_dout;

assign dst_V_pixel_56_TDATA = src_V_pixel_56_dout;

assign dst_V_pixel_57_TDATA = src_V_pixel_57_dout;

assign dst_V_pixel_58_TDATA = src_V_pixel_58_dout;

assign dst_V_pixel_59_TDATA = src_V_pixel_59_dout;

assign dst_V_pixel_5_TDATA = src_V_pixel_5_dout;

assign dst_V_pixel_60_TDATA = src_V_pixel_60_dout;

assign dst_V_pixel_61_TDATA = src_V_pixel_61_dout;

assign dst_V_pixel_62_TDATA = src_V_pixel_62_dout;

assign dst_V_pixel_63_TDATA = src_V_pixel_63_dout;

assign dst_V_pixel_64_TDATA = src_V_pixel_64_dout;

assign dst_V_pixel_65_TDATA = src_V_pixel_65_dout;

assign dst_V_pixel_66_TDATA = src_V_pixel_66_dout;

assign dst_V_pixel_67_TDATA = src_V_pixel_67_dout;

assign dst_V_pixel_68_TDATA = src_V_pixel_68_dout;

assign dst_V_pixel_69_TDATA = src_V_pixel_69_dout;

assign dst_V_pixel_6_TDATA = src_V_pixel_6_dout;

assign dst_V_pixel_70_TDATA = src_V_pixel_70_dout;

assign dst_V_pixel_7_TDATA = src_V_pixel_7_dout;

assign dst_V_pixel_8_TDATA = src_V_pixel_8_dout;

assign dst_V_pixel_9_TDATA = src_V_pixel_9_dout;

assign exitcond4_fu_1258_p2 = ((i_reg_1247 == ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign i_8_fu_1264_p2 = (i_reg_1247 + ap_const_lv9_1);

assign src_V_pixel_0_read = src_V_pixel_10_update;

assign src_V_pixel_10_read = src_V_pixel_10_update;

assign src_V_pixel_10_status = (src_V_pixel_0_empty_n & src_V_pixel_1_empty_n & src_V_pixel_2_empty_n & src_V_pixel_3_empty_n & src_V_pixel_4_empty_n & src_V_pixel_5_empty_n & src_V_pixel_6_empty_n & src_V_pixel_7_empty_n & src_V_pixel_8_empty_n & src_V_pixel_9_empty_n & src_V_pixel_10_empty_n & src_V_pixel_11_empty_n & src_V_pixel_12_empty_n & src_V_pixel_13_empty_n & src_V_pixel_14_empty_n & src_V_pixel_15_empty_n & src_V_pixel_16_empty_n & src_V_pixel_17_empty_n & src_V_pixel_18_empty_n & src_V_pixel_19_empty_n & src_V_pixel_20_empty_n & src_V_pixel_21_empty_n & src_V_pixel_22_empty_n & src_V_pixel_23_empty_n & src_V_pixel_24_empty_n & src_V_pixel_25_empty_n & src_V_pixel_26_empty_n & src_V_pixel_27_empty_n & src_V_pixel_28_empty_n & src_V_pixel_29_empty_n & src_V_pixel_30_empty_n & src_V_pixel_31_empty_n & src_V_pixel_32_empty_n & src_V_pixel_33_empty_n & src_V_pixel_34_empty_n & src_V_pixel_35_empty_n & src_V_pixel_36_empty_n & src_V_pixel_37_empty_n & src_V_pixel_38_empty_n & src_V_pixel_39_empty_n & src_V_pixel_40_empty_n & src_V_pixel_41_empty_n & src_V_pixel_42_empty_n & src_V_pixel_43_empty_n & src_V_pixel_44_empty_n & src_V_pixel_45_empty_n & src_V_pixel_46_empty_n & src_V_pixel_47_empty_n & src_V_pixel_48_empty_n & src_V_pixel_49_empty_n & src_V_pixel_50_empty_n & src_V_pixel_51_empty_n & src_V_pixel_52_empty_n & src_V_pixel_53_empty_n & src_V_pixel_54_empty_n & src_V_pixel_55_empty_n & src_V_pixel_56_empty_n & src_V_pixel_57_empty_n & src_V_pixel_58_empty_n & src_V_pixel_59_empty_n & src_V_pixel_60_empty_n & src_V_pixel_61_empty_n & src_V_pixel_62_empty_n & src_V_pixel_63_empty_n & src_V_pixel_64_empty_n & src_V_pixel_65_empty_n & src_V_pixel_66_empty_n & src_V_pixel_67_empty_n & src_V_pixel_68_empty_n & src_V_pixel_69_empty_n & src_V_pixel_70_empty_n);

assign src_V_pixel_11_read = src_V_pixel_10_update;

assign src_V_pixel_12_read = src_V_pixel_10_update;

assign src_V_pixel_13_read = src_V_pixel_10_update;

assign src_V_pixel_14_read = src_V_pixel_10_update;

assign src_V_pixel_15_read = src_V_pixel_10_update;

assign src_V_pixel_16_read = src_V_pixel_10_update;

assign src_V_pixel_17_read = src_V_pixel_10_update;

assign src_V_pixel_18_read = src_V_pixel_10_update;

assign src_V_pixel_19_read = src_V_pixel_10_update;

assign src_V_pixel_1_read = src_V_pixel_10_update;

assign src_V_pixel_20_read = src_V_pixel_10_update;

assign src_V_pixel_21_read = src_V_pixel_10_update;

assign src_V_pixel_22_read = src_V_pixel_10_update;

assign src_V_pixel_23_read = src_V_pixel_10_update;

assign src_V_pixel_24_read = src_V_pixel_10_update;

assign src_V_pixel_25_read = src_V_pixel_10_update;

assign src_V_pixel_26_read = src_V_pixel_10_update;

assign src_V_pixel_27_read = src_V_pixel_10_update;

assign src_V_pixel_28_read = src_V_pixel_10_update;

assign src_V_pixel_29_read = src_V_pixel_10_update;

assign src_V_pixel_2_read = src_V_pixel_10_update;

assign src_V_pixel_30_read = src_V_pixel_10_update;

assign src_V_pixel_31_read = src_V_pixel_10_update;

assign src_V_pixel_32_read = src_V_pixel_10_update;

assign src_V_pixel_33_read = src_V_pixel_10_update;

assign src_V_pixel_34_read = src_V_pixel_10_update;

assign src_V_pixel_35_read = src_V_pixel_10_update;

assign src_V_pixel_36_read = src_V_pixel_10_update;

assign src_V_pixel_37_read = src_V_pixel_10_update;

assign src_V_pixel_38_read = src_V_pixel_10_update;

assign src_V_pixel_39_read = src_V_pixel_10_update;

assign src_V_pixel_3_read = src_V_pixel_10_update;

assign src_V_pixel_40_read = src_V_pixel_10_update;

assign src_V_pixel_41_read = src_V_pixel_10_update;

assign src_V_pixel_42_read = src_V_pixel_10_update;

assign src_V_pixel_43_read = src_V_pixel_10_update;

assign src_V_pixel_44_read = src_V_pixel_10_update;

assign src_V_pixel_45_read = src_V_pixel_10_update;

assign src_V_pixel_46_read = src_V_pixel_10_update;

assign src_V_pixel_47_read = src_V_pixel_10_update;

assign src_V_pixel_48_read = src_V_pixel_10_update;

assign src_V_pixel_49_read = src_V_pixel_10_update;

assign src_V_pixel_4_read = src_V_pixel_10_update;

assign src_V_pixel_50_read = src_V_pixel_10_update;

assign src_V_pixel_51_read = src_V_pixel_10_update;

assign src_V_pixel_52_read = src_V_pixel_10_update;

assign src_V_pixel_53_read = src_V_pixel_10_update;

assign src_V_pixel_54_read = src_V_pixel_10_update;

assign src_V_pixel_55_read = src_V_pixel_10_update;

assign src_V_pixel_56_read = src_V_pixel_10_update;

assign src_V_pixel_57_read = src_V_pixel_10_update;

assign src_V_pixel_58_read = src_V_pixel_10_update;

assign src_V_pixel_59_read = src_V_pixel_10_update;

assign src_V_pixel_5_read = src_V_pixel_10_update;

assign src_V_pixel_60_read = src_V_pixel_10_update;

assign src_V_pixel_61_read = src_V_pixel_10_update;

assign src_V_pixel_62_read = src_V_pixel_10_update;

assign src_V_pixel_63_read = src_V_pixel_10_update;

assign src_V_pixel_64_read = src_V_pixel_10_update;

assign src_V_pixel_65_read = src_V_pixel_10_update;

assign src_V_pixel_66_read = src_V_pixel_10_update;

assign src_V_pixel_67_read = src_V_pixel_10_update;

assign src_V_pixel_68_read = src_V_pixel_10_update;

assign src_V_pixel_69_read = src_V_pixel_10_update;

assign src_V_pixel_6_read = src_V_pixel_10_update;

assign src_V_pixel_70_read = src_V_pixel_10_update;

assign src_V_pixel_7_read = src_V_pixel_10_update;

assign src_V_pixel_8_read = src_V_pixel_10_update;

assign src_V_pixel_9_read = src_V_pixel_10_update;

endmodule //Sobel_downstrm2upstrm_array_of_pixel_1
