$date
	Tue Oct  3 22:55:38 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prueb_mic_TB $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " dataint $end
$var wire 1 # enable $end
$var wire 1 $ mclk $end
$var wire 1 % reset $end
$var reg 32 & count [0:31] $end
$var reg 1 ' done $end
$var reg 18 ( sdata [17:0] $end
$var reg 18 ) sregt [17:0] $end
$var reg 1 * ws $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
bx )
bx (
0'
b0 &
1%
z$
0#
0"
1!
$end
#2
b1 &
bx0 )
1#
0!
#4
1!
1"
#6
b10 &
bx01 )
0!
#8
1!
0"
#10
b11 &
bx010 )
0!
#12
1!
1"
#14
b100 &
bx0101 )
0!
#16
1!
0"
#18
b101 &
bx01010 )
0!
#20
1!
#22
b110 &
bx010100 )
0!
#24
1!
1"
#26
b111 &
bx0101001 )
0!
#28
1!
0"
#30
b1000 &
bx01010010 )
0!
#32
1!
1"
#34
b1001 &
bx010100101 )
0!
#36
1!
0"
#38
b1010 &
bx0101001010 )
0!
#40
1!
1"
#42
b1011 &
bx01010010101 )
0!
#44
1!
0"
#46
b1100 &
bx010100101010 )
0!
#48
1!
1"
#50
b1101 &
bx0101001010101 )
0!
#52
1!
#54
b1110 &
bx01010010101011 )
0!
#56
1!
0"
#58
b1111 &
bx010100101010110 )
0!
#60
1!
#62
b10000 &
bx0101001010101100 )
0!
#64
1!
#66
b10001 &
bx01010010101011000 )
0!
#68
1!
#70
b10010 &
b10100101010110000 )
0!
#72
1!
#74
b10011 &
b10100101010110000 (
0!
#76
1!
#78
b10100 &
0!
#80
1!
#82
b10101 &
0!
#84
1!
#86
b10110 &
0!
#88
1!
#90
b10111 &
0!
#92
1!
#94
b11000 &
0!
#96
1!
#98
b11001 &
0!
#100
1!
#102
b11010 &
0!
#104
1!
#106
b11011 &
0!
#108
1!
#110
b11100 &
0!
#112
1!
#114
b11101 &
0!
#116
1!
#118
b11110 &
0!
#120
1!
#122
b11111 &
0!
#124
1!
#126
b0 &
1*
0!
#128
1!
#130
b1 &
b101001010101100001 )
0!
1"
0%
#132
1!
#134
b10 &
b10010101011000011 )
0!
#136
1!
#138
b11 &
b100101010110000111 )
0!
#140
1!
#142
b100 &
b1010101100001110 )
0!
0"
#144
1!
#146
b101 &
b10101011000011101 )
0!
1"
#148
1!
#150
b110 &
b101010110000111011 )
0!
#152
1!
#154
b111 &
b10101100001110111 )
0!
#156
1!
#158
b1000 &
b101011000011101110 )
0!
0"
#160
1!
#162
b1001 &
b10110000111011101 )
0!
1"
#164
1!
#166
b1010 &
b101100001110111010 )
0!
0"
#168
1!
#170
b1011 &
b11000011101110101 )
0!
1"
#172
1!
#174
b1100 &
b110000111011101010 )
0!
0"
#176
1!
#178
b1101 &
b100001110111010101 )
0!
1"
#180
1!
#182
b1110 &
b11101110101011 )
0!
#184
1!
#186
b1111 &
b111011101010110 )
0!
0"
#188
1!
#190
b10000 &
b1110111010101100 )
0!
#192
1!
#194
b10001 &
b11101110101011000 )
0!
#196
1!
#198
b10010 &
b111011101010110000 )
0!
#200
1!
#202
b10011 &
b111011101010110000 (
0!
#204
1!
#206
b10100 &
0!
#208
1!
#210
b10101 &
0!
#212
1!
#214
b10110 &
0!
#216
1!
#218
b10111 &
0!
#220
1!
#222
b11000 &
0!
#224
1!
#226
b11001 &
0!
#228
1!
#230
b11010 &
0!
#232
1!
#234
b11011 &
0!
#236
1!
#238
b11100 &
0!
#240
1!
#242
b11101 &
0!
#244
1!
#246
b11110 &
0!
#248
1!
#250
b11111 &
0!
#252
1!
#254
b0 &
0*
0!
#256
1!
#258
b1 &
b110111010101100000 )
0!
#260
1!
1%
#262
b10 &
b101110101011000000 )
0!
#264
1!
#266
b11 &
b11101010110000000 )
0!
#268
1!
#270
b100 &
b111010101100000000 )
0!
#272
1!
#274
b101 &
b110101011000000000 )
0!
#276
1!
#278
b110 &
b101010110000000000 )
0!
#280
1!
#282
b111 &
b10101100000000000 )
0!
#284
1!
#286
b1000 &
b101011000000000000 )
0!
#288
1!
#290
b1001 &
b10110000000000000 )
0!
#292
1!
#294
b1010 &
b101100000000000000 )
0!
#296
1!
#298
b1011 &
b11000000000000000 )
0!
#300
1!
