CCS PCH C Compiler, Version 5.011, 5967               22-בס-25 21:51

               Filename:   F:\Common\Programming\GitHub\DIPAE_EnsomatomenaSystimata_6th_Term\Askisi3\TestInterrupts2\testint2.lst

               ROM used:   532 bytes (2%)
                           Largest free fragment is 32232
               RAM used:   27 (1%) at main() level
                           28 (1%) worst case
               Stack used: 2 locations (1 in main + 1 for interrupts)
               Stack size: 31

*
0000:  GOTO   0158
*
0008:  MOVWF  04
000A:  MOVFF  FD8,05
000E:  MOVFF  FE0,06
0012:  MOVLB  0
0014:  MOVFF  FE9,0C
0018:  MOVFF  FEA,07
001C:  MOVFF  FE1,08
0020:  MOVFF  FE2,09
0024:  MOVFF  FD9,0A
0028:  MOVFF  FDA,0B
002C:  MOVFF  FF3,12
0030:  MOVFF  FF4,13
0034:  MOVFF  FFA,14
0038:  MOVFF  00,0E
003C:  MOVFF  01,0F
0040:  MOVFF  02,10
0044:  MOVFF  03,11
0048:  BTFSS  FF2.3
004A:  GOTO   0054
004E:  BTFSC  FF2.0
0050:  GOTO   0096
0054:  MOVFF  0E,00
0058:  MOVFF  0F,01
005C:  MOVFF  10,02
0060:  MOVFF  11,03
0064:  MOVFF  0C,FE9
0068:  MOVFF  07,FEA
006C:  BSF    07.7
006E:  MOVFF  08,FE1
0072:  MOVFF  09,FE2
0076:  MOVFF  0A,FD9
007A:  MOVFF  0B,FDA
007E:  MOVFF  12,FF3
0082:  MOVFF  13,FF4
0086:  MOVFF  14,FFA
008A:  MOVF   04,W
008C:  MOVFF  06,FE0
0090:  MOVFF  05,FD8
0094:  RETFIE 0
.................... // DIPAE - Enosmatomena Systimata - 6o Eksamino 
.................... // Alevropoulos Panagiotis 
.................... // AM: 2022005 
.................... // Test Interrupts #2 
.................... #include <main_.h> 
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... //#FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
*
012C:  CLRF   FEA
012E:  MOVLW  1B
0130:  MOVWF  FE9
0132:  MOVF   FEF,W
0134:  BZ    0156
0136:  MOVLW  0F
0138:  MOVWF  01
013A:  MOVLW  BF
013C:  MOVWF  00
013E:  CLRWDT
0140:  DECFSZ 00,F
0142:  BRA    013E
0144:  DECFSZ 01,F
0146:  BRA    013A
0148:  MOVLW  8F
014A:  MOVWF  00
014C:  DECFSZ 00,F
014E:  BRA    014C
0150:  CLRWDT
0152:  DECFSZ FEF,F
0154:  BRA    0136
0156:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#build (reset=0x800, interrupt=0x808) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#org 0, 0x7FF {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................  
.................... #use standard_io (A) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (B) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (C) // Standard Eisodoi & Eksodoi 
.................... #byte PORTA =0xF80 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTB =0xF81 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTC =0xF82 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTD =0xF83 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTE =0xF84 // Orismos ton thiron me ti thesi tous sti mnimi 
....................  
.................... // Dilosi global metavliton 
.................... byte last = 0; 
.................... byte old = 0; 
.................... byte changed_bit = 0; 
.................... int1 state_p = 0; 
....................  
.................... // Dilosi sinartiseon 
.................... void rb(void); 
.................... void init(void); 
....................  
.................... void main() 
0158:  CLRF   FF8
015A:  BCF    FD0.7
015C:  BSF    07.7
015E:  CLRF   16
0160:  CLRF   17
0162:  CLRF   18
0164:  BCF    19.0
0166:  MOVF   FC1,W
0168:  ANDLW  C0
016A:  IORLW  0F
016C:  MOVWF  FC1
016E:  MOVLW  07
0170:  MOVWF  FB4
.................... { 
....................    init(); 
0172:  BRA    0116
....................    while (TRUE) { 
....................       if ((changed_bit ^ 0x10) == 0) { // Egine allagi tou RB4 
0174:  MOVF   18,W
0176:  XORLW  10
0178:  BNZ   019C
....................          if (state_p) { 
017A:  BTFSS  19.0
017C:  BRA    0192
....................             PORTD = PORTD ^ 0x10; 
017E:  MOVLW  10
0180:  XORWF  F83,F
....................             delay_ms(500); 
0182:  MOVLW  02
0184:  MOVWF  1A
0186:  MOVLW  FA
0188:  MOVWF  1B
018A:  RCALL  012C
018C:  DECFSZ 1A,F
018E:  BRA    0186
....................          } 
0190:  BRA    019C
....................          else { 
....................             PORTD = PORTD ^ 0x10; 
0192:  MOVLW  10
0194:  XORWF  F83,F
....................             delay_ms(100); 
0196:  MOVLW  64
0198:  MOVWF  1B
019A:  RCALL  012C
....................          } 
....................       } 
....................       if ((changed_bit ^ 0x20) == 0) { // Egine allagi tou RB5 
019C:  MOVF   18,W
019E:  XORLW  20
01A0:  BNZ   01C4
....................          if (state_p) { 
01A2:  BTFSS  19.0
01A4:  BRA    01BA
....................             PORTD = PORTD ^ 0x20; 
01A6:  MOVLW  20
01A8:  XORWF  F83,F
....................             delay_ms(500); 
01AA:  MOVLW  02
01AC:  MOVWF  1A
01AE:  MOVLW  FA
01B0:  MOVWF  1B
01B2:  RCALL  012C
01B4:  DECFSZ 1A,F
01B6:  BRA    01AE
....................          } 
01B8:  BRA    01C4
....................          else { 
....................             PORTD = PORTD ^ 0x20; 
01BA:  MOVLW  20
01BC:  XORWF  F83,F
....................             delay_ms(100); 
01BE:  MOVLW  64
01C0:  MOVWF  1B
01C2:  RCALL  012C
....................          } 
....................       } 
....................       if ((changed_bit ^ 0x40) == 0) { // Egine allagi tou RB6 
01C4:  MOVF   18,W
01C6:  XORLW  40
01C8:  BNZ   01EC
....................          if (state_p) { 
01CA:  BTFSS  19.0
01CC:  BRA    01E2
....................             PORTD = PORTD ^ 0x40; 
01CE:  MOVLW  40
01D0:  XORWF  F83,F
....................             delay_ms(500); 
01D2:  MOVLW  02
01D4:  MOVWF  1A
01D6:  MOVLW  FA
01D8:  MOVWF  1B
01DA:  RCALL  012C
01DC:  DECFSZ 1A,F
01DE:  BRA    01D6
....................          } 
01E0:  BRA    01EC
....................          else { 
....................             PORTD = PORTD ^ 0x40; 
01E2:  MOVLW  40
01E4:  XORWF  F83,F
....................             delay_ms(100); 
01E6:  MOVLW  64
01E8:  MOVWF  1B
01EA:  RCALL  012C
....................          } 
....................       } 
....................       if ((changed_bit ^ 0x80) == 0) { // Egine allagi tou RB7 
01EC:  MOVF   18,W
01EE:  XORLW  80
01F0:  BNZ   0214
....................          if (state_p) { 
01F2:  BTFSS  19.0
01F4:  BRA    020A
....................             PORTD = PORTD ^ 0x80; 
01F6:  MOVLW  80
01F8:  XORWF  F83,F
....................             delay_ms(500); 
01FA:  MOVLW  02
01FC:  MOVWF  1A
01FE:  MOVLW  FA
0200:  MOVWF  1B
0202:  RCALL  012C
0204:  DECFSZ 1A,F
0206:  BRA    01FE
....................          } 
0208:  BRA    0214
....................          else { 
....................             PORTD = PORTD ^ 0x80; 
020A:  MOVLW  80
020C:  XORWF  F83,F
....................             delay_ms(100); 
020E:  MOVLW  64
0210:  MOVWF  1B
0212:  RCALL  012C
....................          } 
....................       } 
0214:  BRA    0174
....................    } 
.................... }    
....................  
.................... // Ylopoiisi synartiseon 
.................... #INT_RB //HIGH // Diakopi me megali proteraiotita 
.................... void rb(void) { 
0216:  SLEEP 
....................    last = PORTB ^ old; 
*
0096:  MOVF   F81,W
0098:  XORWF  17,W
009A:  MOVWF  16
....................    old = PORTB; 
009C:  MOVFF  F81,17
....................    if (bit_test(last, 4) && !bit_test(old, 4)) { 
00A0:  BTFSS  16.4
00A2:  BRA    00AE
00A4:  BTFSC  17.4
00A6:  BRA    00AE
....................    // Ean exei ginei allagi sto RB4 kai to anastrofo tis trexousa katastasis... 
....................    // ...tou einai 1 tote allagi tou RB4 apo 1 se 0 
....................       changed_bit = 0x10; 
00A8:  MOVLW  10
00AA:  MOVWF  18
....................       state_p = 0; //Allagi apo 1 se 0 
00AC:  BCF    19.0
....................    } 
....................    if (bit_test(last, 4) && bit_test(old, 4)) { 
00AE:  BTFSS  16.4
00B0:  BRA    00BC
00B2:  BTFSS  17.4
00B4:  BRA    00BC
....................       changed_bit = 0x10; 
00B6:  MOVLW  10
00B8:  MOVWF  18
....................       state_p = 1; //Allagi apo 0 se 1 
00BA:  BSF    19.0
....................    } 
....................  
....................    if (bit_test(last, 5) && !bit_test(old, 5)) { 
00BC:  BTFSS  16.5
00BE:  BRA    00CA
00C0:  BTFSC  17.5
00C2:  BRA    00CA
....................    // Ean exei ginei allagi sto RB5 kai to anastrofo tis trexousa katastasis... 
....................    // ...tou einai 1 tote allagi tou RB5 apo 1 se 0 
....................       changed_bit = 0x20; 
00C4:  MOVLW  20
00C6:  MOVWF  18
....................       state_p = 0; //Allagi apo 1 se 0 
00C8:  BCF    19.0
....................    } 
....................    if (bit_test(last, 5) && bit_test(old, 5)) { 
00CA:  BTFSS  16.5
00CC:  BRA    00D8
00CE:  BTFSS  17.5
00D0:  BRA    00D8
....................       changed_bit = 0x20; 
00D2:  MOVLW  20
00D4:  MOVWF  18
....................       state_p = 1; //Allagi apo 0 se 1 
00D6:  BSF    19.0
....................    } 
....................  
....................    if (bit_test(last, 6) && !bit_test(old, 6)) { 
00D8:  BTFSS  16.6
00DA:  BRA    00E6
00DC:  BTFSC  17.6
00DE:  BRA    00E6
....................    // Ean exei ginei allagi sto RB6 kai to anastrofo tis trexousa katastasis... 
....................    // ...tou einai 1 tote allagi tou RB6 apo 1 se 0 
....................       changed_bit = 0x40; 
00E0:  MOVLW  40
00E2:  MOVWF  18
....................       state_p = 0; //Allagi apo 1 se 0 
00E4:  BCF    19.0
....................    } 
....................    if (bit_test(last, 6) && bit_test(old, 6)) { 
00E6:  BTFSS  16.6
00E8:  BRA    00F4
00EA:  BTFSS  17.6
00EC:  BRA    00F4
....................       changed_bit = 0x40; 
00EE:  MOVLW  40
00F0:  MOVWF  18
....................       state_p = 1; //Allagi apo 0 se 1 
00F2:  BSF    19.0
....................    } 
....................  
....................    if (bit_test(last, 7) && !bit_test(old, 7)) { 
00F4:  BTFSS  16.7
00F6:  BRA    0102
00F8:  BTFSC  17.7
00FA:  BRA    0102
....................    // Ean exei ginei allagi sto RB7 kai to anastrofo tis trexousa katastasis... 
....................    // ...tou einai 1 tote allagi tou RB7 apo 1 se 0 
....................       changed_bit = 0x80; 
00FC:  MOVLW  80
00FE:  MOVWF  18
....................       state_p = 0; //Allagi apo 1 se 0 
0100:  BCF    19.0
....................    } 
....................    if (bit_test(last, 7) && bit_test(old, 7)) { 
0102:  BTFSS  16.7
0104:  BRA    0110
0106:  BTFSS  17.7
0108:  BRA    0110
....................       changed_bit = 0x80; 
010A:  MOVLW  80
010C:  MOVWF  18
....................       state_p = 1; //Allagi apo 0 se 1 
010E:  BSF    19.0
....................    } 
....................  
0110:  BCF    FF2.0
0112:  GOTO   0054
.................... } 
....................  
.................... void init(void) { 
....................    set_tris_b(0xff); // Orismos tou PORTB san eisodo (1) 
0116:  MOVLW  FF
0118:  MOVWF  F93
....................    set_tris_d(0x00); // Orismos tou PORTD san eksodo (0) 
011A:  MOVLW  00
011C:  MOVWF  F95
....................    PORTD = 0; 
011E:  CLRF   F83
....................    port_b_pullups(TRUE); 
0120:  BCF    FF1.7
....................    enable_interrupts(INT_RB); // Energopoiisi eksoterikis diakopis RB0 
0122:  BSF    FF2.3
....................    enable_interrupts(GLOBAL); // Energopoiisi genikou diakopti diakopon 
0124:  MOVLW  C0
0126:  IORWF  FF2,F
0128:  GOTO   0174 (RETURN)
.................... } 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E3F   NOPUT BROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0081   STVREN NOLVP ICSP1 NOXINST NODEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: A00F   NOWRT NOWRTC WRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB
