

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Tue Oct 22 20:52:18 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution4
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   50|   50|   50|   50| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 50, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 0" [source/lab7_z2.c:5]   --->   Operation 52 'getelementptr' 'in1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr [100 x i32]* %in1, i64 0, i64 1" [source/lab7_z2.c:5]   --->   Operation 53 'getelementptr' 'in1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 0" [source/lab7_z2.c:5]   --->   Operation 54 'getelementptr' 'in2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr [100 x i32]* %in2, i64 0, i64 1" [source/lab7_z2.c:5]   --->   Operation 55 'getelementptr' 'in2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 56 'load' 'in1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 57 'load' 'in2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 58 'load' 'in1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 59 'load' 'in2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 9.21>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in1_addr_2 = getelementptr [100 x i32]* %in1, i64 0, i64 2" [source/lab7_z2.c:5]   --->   Operation 60 'getelementptr' 'in1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in1_addr_3 = getelementptr [100 x i32]* %in1, i64 0, i64 3" [source/lab7_z2.c:5]   --->   Operation 61 'getelementptr' 'in1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%in2_addr_2 = getelementptr [100 x i32]* %in2, i64 0, i64 2" [source/lab7_z2.c:5]   --->   Operation 62 'getelementptr' 'in2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%in2_addr_3 = getelementptr [100 x i32]* %in2, i64 0, i64 3" [source/lab7_z2.c:5]   --->   Operation 63 'getelementptr' 'in2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [source/lab7_z2.c:5]   --->   Operation 64 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 1" [source/lab7_z2.c:5]   --->   Operation 65 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 66 'load' 'in1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 67 'load' 'in2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 68 [1/1] (2.70ns)   --->   "%add_ln5 = add nsw i32 %in1_load, %in2_load" [source/lab7_z2.c:5]   --->   Operation 68 'add' 'add_ln5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %add_ln5, i32* %out_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%in1_load_1 = load i32* %in1_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 70 'load' 'in1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 71 'load' 'in2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 72 [1/1] (2.70ns)   --->   "%add_ln5_1 = add nsw i32 %in1_load_1, %in2_load_1" [source/lab7_z2.c:5]   --->   Operation 72 'add' 'add_ln5_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %add_ln5_1, i32* %out_addr_1, align 4" [source/lab7_z2.c:5]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 74 'load' 'in1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 75 'load' 'in2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 76 'load' 'in1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 77 'load' 'in2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 9.21>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%in1_addr_4 = getelementptr [100 x i32]* %in1, i64 0, i64 4" [source/lab7_z2.c:5]   --->   Operation 78 'getelementptr' 'in1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%in1_addr_5 = getelementptr [100 x i32]* %in1, i64 0, i64 5" [source/lab7_z2.c:5]   --->   Operation 79 'getelementptr' 'in1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%in2_addr_4 = getelementptr [100 x i32]* %in2, i64 0, i64 4" [source/lab7_z2.c:5]   --->   Operation 80 'getelementptr' 'in2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%in2_addr_5 = getelementptr [100 x i32]* %in2, i64 0, i64 5" [source/lab7_z2.c:5]   --->   Operation 81 'getelementptr' 'in2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [100 x i32]* %out_r, i64 0, i64 2" [source/lab7_z2.c:5]   --->   Operation 82 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [100 x i32]* %out_r, i64 0, i64 3" [source/lab7_z2.c:5]   --->   Operation 83 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%in1_load_2 = load i32* %in1_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 84 'load' 'in1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 85 'load' 'in2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 86 [1/1] (2.70ns)   --->   "%add_ln5_2 = add nsw i32 %in1_load_2, %in2_load_2" [source/lab7_z2.c:5]   --->   Operation 86 'add' 'add_ln5_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %add_ln5_2, i32* %out_addr_2, align 4" [source/lab7_z2.c:5]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%in1_load_3 = load i32* %in1_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 88 'load' 'in1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 89 'load' 'in2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 90 [1/1] (2.70ns)   --->   "%add_ln5_3 = add nsw i32 %in1_load_3, %in2_load_3" [source/lab7_z2.c:5]   --->   Operation 90 'add' 'add_ln5_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %add_ln5_3, i32* %out_addr_3, align 4" [source/lab7_z2.c:5]   --->   Operation 91 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 92 'load' 'in1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 93 'load' 'in2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 94 'load' 'in1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 95 'load' 'in2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 9.21>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%in1_addr_6 = getelementptr [100 x i32]* %in1, i64 0, i64 6" [source/lab7_z2.c:5]   --->   Operation 96 'getelementptr' 'in1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%in1_addr_7 = getelementptr [100 x i32]* %in1, i64 0, i64 7" [source/lab7_z2.c:5]   --->   Operation 97 'getelementptr' 'in1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%in2_addr_6 = getelementptr [100 x i32]* %in2, i64 0, i64 6" [source/lab7_z2.c:5]   --->   Operation 98 'getelementptr' 'in2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%in2_addr_7 = getelementptr [100 x i32]* %in2, i64 0, i64 7" [source/lab7_z2.c:5]   --->   Operation 99 'getelementptr' 'in2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [100 x i32]* %out_r, i64 0, i64 4" [source/lab7_z2.c:5]   --->   Operation 100 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [100 x i32]* %out_r, i64 0, i64 5" [source/lab7_z2.c:5]   --->   Operation 101 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (3.25ns)   --->   "%in1_load_4 = load i32* %in1_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 102 'load' 'in1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 103 'load' 'in2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/1] (2.70ns)   --->   "%add_ln5_4 = add nsw i32 %in1_load_4, %in2_load_4" [source/lab7_z2.c:5]   --->   Operation 104 'add' 'add_ln5_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %add_ln5_4, i32* %out_addr_4, align 4" [source/lab7_z2.c:5]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%in1_load_5 = load i32* %in1_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 106 'load' 'in1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 107 [1/2] (3.25ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 107 'load' 'in2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 108 [1/1] (2.70ns)   --->   "%add_ln5_5 = add nsw i32 %in1_load_5, %in2_load_5" [source/lab7_z2.c:5]   --->   Operation 108 'add' 'add_ln5_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "store i32 %add_ln5_5, i32* %out_addr_5, align 4" [source/lab7_z2.c:5]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 110 'load' 'in1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 111 'load' 'in2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 112 'load' 'in1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 113 'load' 'in2_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 9.21>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%in1_addr_8 = getelementptr [100 x i32]* %in1, i64 0, i64 8" [source/lab7_z2.c:5]   --->   Operation 114 'getelementptr' 'in1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%in1_addr_9 = getelementptr [100 x i32]* %in1, i64 0, i64 9" [source/lab7_z2.c:5]   --->   Operation 115 'getelementptr' 'in1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%in2_addr_8 = getelementptr [100 x i32]* %in2, i64 0, i64 8" [source/lab7_z2.c:5]   --->   Operation 116 'getelementptr' 'in2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%in2_addr_9 = getelementptr [100 x i32]* %in2, i64 0, i64 9" [source/lab7_z2.c:5]   --->   Operation 117 'getelementptr' 'in2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [100 x i32]* %out_r, i64 0, i64 6" [source/lab7_z2.c:5]   --->   Operation 118 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [100 x i32]* %out_r, i64 0, i64 7" [source/lab7_z2.c:5]   --->   Operation 119 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%in1_load_6 = load i32* %in1_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 120 'load' 'in1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 121 'load' 'in2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 122 [1/1] (2.70ns)   --->   "%add_ln5_6 = add nsw i32 %in1_load_6, %in2_load_6" [source/lab7_z2.c:5]   --->   Operation 122 'add' 'add_ln5_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (3.25ns)   --->   "store i32 %add_ln5_6, i32* %out_addr_6, align 4" [source/lab7_z2.c:5]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 124 [1/2] (3.25ns)   --->   "%in1_load_7 = load i32* %in1_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 124 'load' 'in1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 125 'load' 'in2_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 126 [1/1] (2.70ns)   --->   "%add_ln5_7 = add nsw i32 %in1_load_7, %in2_load_7" [source/lab7_z2.c:5]   --->   Operation 126 'add' 'add_ln5_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %add_ln5_7, i32* %out_addr_7, align 4" [source/lab7_z2.c:5]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 128 'load' 'in1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 129 'load' 'in2_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 130 'load' 'in1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 131 'load' 'in2_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 9.21>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%in1_addr_10 = getelementptr [100 x i32]* %in1, i64 0, i64 10" [source/lab7_z2.c:5]   --->   Operation 132 'getelementptr' 'in1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%in1_addr_11 = getelementptr [100 x i32]* %in1, i64 0, i64 11" [source/lab7_z2.c:5]   --->   Operation 133 'getelementptr' 'in1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%in2_addr_10 = getelementptr [100 x i32]* %in2, i64 0, i64 10" [source/lab7_z2.c:5]   --->   Operation 134 'getelementptr' 'in2_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%in2_addr_11 = getelementptr [100 x i32]* %in2, i64 0, i64 11" [source/lab7_z2.c:5]   --->   Operation 135 'getelementptr' 'in2_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [100 x i32]* %out_r, i64 0, i64 8" [source/lab7_z2.c:5]   --->   Operation 136 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [100 x i32]* %out_r, i64 0, i64 9" [source/lab7_z2.c:5]   --->   Operation 137 'getelementptr' 'out_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%in1_load_8 = load i32* %in1_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 138 'load' 'in1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 139 'load' 'in2_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 140 [1/1] (2.70ns)   --->   "%add_ln5_8 = add nsw i32 %in1_load_8, %in2_load_8" [source/lab7_z2.c:5]   --->   Operation 140 'add' 'add_ln5_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (3.25ns)   --->   "store i32 %add_ln5_8, i32* %out_addr_8, align 4" [source/lab7_z2.c:5]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%in1_load_9 = load i32* %in1_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 142 'load' 'in1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 143 'load' 'in2_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 144 [1/1] (2.70ns)   --->   "%add_ln5_9 = add nsw i32 %in1_load_9, %in2_load_9" [source/lab7_z2.c:5]   --->   Operation 144 'add' 'add_ln5_9' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (3.25ns)   --->   "store i32 %add_ln5_9, i32* %out_addr_9, align 4" [source/lab7_z2.c:5]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 146 [2/2] (3.25ns)   --->   "%in1_load_10 = load i32* %in1_addr_10, align 4" [source/lab7_z2.c:5]   --->   Operation 146 'load' 'in1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 147 [2/2] (3.25ns)   --->   "%in2_load_10 = load i32* %in2_addr_10, align 4" [source/lab7_z2.c:5]   --->   Operation 147 'load' 'in2_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 148 [2/2] (3.25ns)   --->   "%in1_load_11 = load i32* %in1_addr_11, align 4" [source/lab7_z2.c:5]   --->   Operation 148 'load' 'in1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 149 [2/2] (3.25ns)   --->   "%in2_load_11 = load i32* %in2_addr_11, align 4" [source/lab7_z2.c:5]   --->   Operation 149 'load' 'in2_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 9.21>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%in1_addr_12 = getelementptr [100 x i32]* %in1, i64 0, i64 12" [source/lab7_z2.c:5]   --->   Operation 150 'getelementptr' 'in1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%in1_addr_13 = getelementptr [100 x i32]* %in1, i64 0, i64 13" [source/lab7_z2.c:5]   --->   Operation 151 'getelementptr' 'in1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%in2_addr_12 = getelementptr [100 x i32]* %in2, i64 0, i64 12" [source/lab7_z2.c:5]   --->   Operation 152 'getelementptr' 'in2_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%in2_addr_13 = getelementptr [100 x i32]* %in2, i64 0, i64 13" [source/lab7_z2.c:5]   --->   Operation 153 'getelementptr' 'in2_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [100 x i32]* %out_r, i64 0, i64 10" [source/lab7_z2.c:5]   --->   Operation 154 'getelementptr' 'out_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [100 x i32]* %out_r, i64 0, i64 11" [source/lab7_z2.c:5]   --->   Operation 155 'getelementptr' 'out_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/2] (3.25ns)   --->   "%in1_load_10 = load i32* %in1_addr_10, align 4" [source/lab7_z2.c:5]   --->   Operation 156 'load' 'in1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 157 [1/2] (3.25ns)   --->   "%in2_load_10 = load i32* %in2_addr_10, align 4" [source/lab7_z2.c:5]   --->   Operation 157 'load' 'in2_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 158 [1/1] (2.70ns)   --->   "%add_ln5_10 = add nsw i32 %in1_load_10, %in2_load_10" [source/lab7_z2.c:5]   --->   Operation 158 'add' 'add_ln5_10' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (3.25ns)   --->   "store i32 %add_ln5_10, i32* %out_addr_10, align 4" [source/lab7_z2.c:5]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 160 [1/2] (3.25ns)   --->   "%in1_load_11 = load i32* %in1_addr_11, align 4" [source/lab7_z2.c:5]   --->   Operation 160 'load' 'in1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%in2_load_11 = load i32* %in2_addr_11, align 4" [source/lab7_z2.c:5]   --->   Operation 161 'load' 'in2_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 162 [1/1] (2.70ns)   --->   "%add_ln5_11 = add nsw i32 %in1_load_11, %in2_load_11" [source/lab7_z2.c:5]   --->   Operation 162 'add' 'add_ln5_11' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (3.25ns)   --->   "store i32 %add_ln5_11, i32* %out_addr_11, align 4" [source/lab7_z2.c:5]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 164 [2/2] (3.25ns)   --->   "%in1_load_12 = load i32* %in1_addr_12, align 4" [source/lab7_z2.c:5]   --->   Operation 164 'load' 'in1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 165 [2/2] (3.25ns)   --->   "%in2_load_12 = load i32* %in2_addr_12, align 4" [source/lab7_z2.c:5]   --->   Operation 165 'load' 'in2_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 166 [2/2] (3.25ns)   --->   "%in1_load_13 = load i32* %in1_addr_13, align 4" [source/lab7_z2.c:5]   --->   Operation 166 'load' 'in1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%in2_load_13 = load i32* %in2_addr_13, align 4" [source/lab7_z2.c:5]   --->   Operation 167 'load' 'in2_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 9.21>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%in1_addr_14 = getelementptr [100 x i32]* %in1, i64 0, i64 14" [source/lab7_z2.c:5]   --->   Operation 168 'getelementptr' 'in1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%in1_addr_15 = getelementptr [100 x i32]* %in1, i64 0, i64 15" [source/lab7_z2.c:5]   --->   Operation 169 'getelementptr' 'in1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%in2_addr_14 = getelementptr [100 x i32]* %in2, i64 0, i64 14" [source/lab7_z2.c:5]   --->   Operation 170 'getelementptr' 'in2_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%in2_addr_15 = getelementptr [100 x i32]* %in2, i64 0, i64 15" [source/lab7_z2.c:5]   --->   Operation 171 'getelementptr' 'in2_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr [100 x i32]* %out_r, i64 0, i64 12" [source/lab7_z2.c:5]   --->   Operation 172 'getelementptr' 'out_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr [100 x i32]* %out_r, i64 0, i64 13" [source/lab7_z2.c:5]   --->   Operation 173 'getelementptr' 'out_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/2] (3.25ns)   --->   "%in1_load_12 = load i32* %in1_addr_12, align 4" [source/lab7_z2.c:5]   --->   Operation 174 'load' 'in1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%in2_load_12 = load i32* %in2_addr_12, align 4" [source/lab7_z2.c:5]   --->   Operation 175 'load' 'in2_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 176 [1/1] (2.70ns)   --->   "%add_ln5_12 = add nsw i32 %in1_load_12, %in2_load_12" [source/lab7_z2.c:5]   --->   Operation 176 'add' 'add_ln5_12' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (3.25ns)   --->   "store i32 %add_ln5_12, i32* %out_addr_12, align 4" [source/lab7_z2.c:5]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 178 [1/2] (3.25ns)   --->   "%in1_load_13 = load i32* %in1_addr_13, align 4" [source/lab7_z2.c:5]   --->   Operation 178 'load' 'in1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 179 [1/2] (3.25ns)   --->   "%in2_load_13 = load i32* %in2_addr_13, align 4" [source/lab7_z2.c:5]   --->   Operation 179 'load' 'in2_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 180 [1/1] (2.70ns)   --->   "%add_ln5_13 = add nsw i32 %in1_load_13, %in2_load_13" [source/lab7_z2.c:5]   --->   Operation 180 'add' 'add_ln5_13' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (3.25ns)   --->   "store i32 %add_ln5_13, i32* %out_addr_13, align 4" [source/lab7_z2.c:5]   --->   Operation 181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 182 [2/2] (3.25ns)   --->   "%in1_load_14 = load i32* %in1_addr_14, align 4" [source/lab7_z2.c:5]   --->   Operation 182 'load' 'in1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 183 [2/2] (3.25ns)   --->   "%in2_load_14 = load i32* %in2_addr_14, align 4" [source/lab7_z2.c:5]   --->   Operation 183 'load' 'in2_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 184 [2/2] (3.25ns)   --->   "%in1_load_15 = load i32* %in1_addr_15, align 4" [source/lab7_z2.c:5]   --->   Operation 184 'load' 'in1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 185 [2/2] (3.25ns)   --->   "%in2_load_15 = load i32* %in2_addr_15, align 4" [source/lab7_z2.c:5]   --->   Operation 185 'load' 'in2_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 9.21>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%in1_addr_16 = getelementptr [100 x i32]* %in1, i64 0, i64 16" [source/lab7_z2.c:5]   --->   Operation 186 'getelementptr' 'in1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%in1_addr_17 = getelementptr [100 x i32]* %in1, i64 0, i64 17" [source/lab7_z2.c:5]   --->   Operation 187 'getelementptr' 'in1_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%in2_addr_16 = getelementptr [100 x i32]* %in2, i64 0, i64 16" [source/lab7_z2.c:5]   --->   Operation 188 'getelementptr' 'in2_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%in2_addr_17 = getelementptr [100 x i32]* %in2, i64 0, i64 17" [source/lab7_z2.c:5]   --->   Operation 189 'getelementptr' 'in2_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr [100 x i32]* %out_r, i64 0, i64 14" [source/lab7_z2.c:5]   --->   Operation 190 'getelementptr' 'out_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr [100 x i32]* %out_r, i64 0, i64 15" [source/lab7_z2.c:5]   --->   Operation 191 'getelementptr' 'out_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/2] (3.25ns)   --->   "%in1_load_14 = load i32* %in1_addr_14, align 4" [source/lab7_z2.c:5]   --->   Operation 192 'load' 'in1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 193 [1/2] (3.25ns)   --->   "%in2_load_14 = load i32* %in2_addr_14, align 4" [source/lab7_z2.c:5]   --->   Operation 193 'load' 'in2_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 194 [1/1] (2.70ns)   --->   "%add_ln5_14 = add nsw i32 %in1_load_14, %in2_load_14" [source/lab7_z2.c:5]   --->   Operation 194 'add' 'add_ln5_14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (3.25ns)   --->   "store i32 %add_ln5_14, i32* %out_addr_14, align 4" [source/lab7_z2.c:5]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 196 [1/2] (3.25ns)   --->   "%in1_load_15 = load i32* %in1_addr_15, align 4" [source/lab7_z2.c:5]   --->   Operation 196 'load' 'in1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 197 [1/2] (3.25ns)   --->   "%in2_load_15 = load i32* %in2_addr_15, align 4" [source/lab7_z2.c:5]   --->   Operation 197 'load' 'in2_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 198 [1/1] (2.70ns)   --->   "%add_ln5_15 = add nsw i32 %in1_load_15, %in2_load_15" [source/lab7_z2.c:5]   --->   Operation 198 'add' 'add_ln5_15' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (3.25ns)   --->   "store i32 %add_ln5_15, i32* %out_addr_15, align 4" [source/lab7_z2.c:5]   --->   Operation 199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 200 [2/2] (3.25ns)   --->   "%in1_load_16 = load i32* %in1_addr_16, align 4" [source/lab7_z2.c:5]   --->   Operation 200 'load' 'in1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 201 [2/2] (3.25ns)   --->   "%in2_load_16 = load i32* %in2_addr_16, align 4" [source/lab7_z2.c:5]   --->   Operation 201 'load' 'in2_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 202 [2/2] (3.25ns)   --->   "%in1_load_17 = load i32* %in1_addr_17, align 4" [source/lab7_z2.c:5]   --->   Operation 202 'load' 'in1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 203 [2/2] (3.25ns)   --->   "%in2_load_17 = load i32* %in2_addr_17, align 4" [source/lab7_z2.c:5]   --->   Operation 203 'load' 'in2_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 9.21>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%in1_addr_18 = getelementptr [100 x i32]* %in1, i64 0, i64 18" [source/lab7_z2.c:5]   --->   Operation 204 'getelementptr' 'in1_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%in1_addr_19 = getelementptr [100 x i32]* %in1, i64 0, i64 19" [source/lab7_z2.c:5]   --->   Operation 205 'getelementptr' 'in1_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%in2_addr_18 = getelementptr [100 x i32]* %in2, i64 0, i64 18" [source/lab7_z2.c:5]   --->   Operation 206 'getelementptr' 'in2_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%in2_addr_19 = getelementptr [100 x i32]* %in2, i64 0, i64 19" [source/lab7_z2.c:5]   --->   Operation 207 'getelementptr' 'in2_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%out_addr_16 = getelementptr [100 x i32]* %out_r, i64 0, i64 16" [source/lab7_z2.c:5]   --->   Operation 208 'getelementptr' 'out_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%out_addr_17 = getelementptr [100 x i32]* %out_r, i64 0, i64 17" [source/lab7_z2.c:5]   --->   Operation 209 'getelementptr' 'out_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/2] (3.25ns)   --->   "%in1_load_16 = load i32* %in1_addr_16, align 4" [source/lab7_z2.c:5]   --->   Operation 210 'load' 'in1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 211 [1/2] (3.25ns)   --->   "%in2_load_16 = load i32* %in2_addr_16, align 4" [source/lab7_z2.c:5]   --->   Operation 211 'load' 'in2_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 212 [1/1] (2.70ns)   --->   "%add_ln5_16 = add nsw i32 %in1_load_16, %in2_load_16" [source/lab7_z2.c:5]   --->   Operation 212 'add' 'add_ln5_16' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (3.25ns)   --->   "store i32 %add_ln5_16, i32* %out_addr_16, align 4" [source/lab7_z2.c:5]   --->   Operation 213 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 214 [1/2] (3.25ns)   --->   "%in1_load_17 = load i32* %in1_addr_17, align 4" [source/lab7_z2.c:5]   --->   Operation 214 'load' 'in1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 215 [1/2] (3.25ns)   --->   "%in2_load_17 = load i32* %in2_addr_17, align 4" [source/lab7_z2.c:5]   --->   Operation 215 'load' 'in2_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 216 [1/1] (2.70ns)   --->   "%add_ln5_17 = add nsw i32 %in1_load_17, %in2_load_17" [source/lab7_z2.c:5]   --->   Operation 216 'add' 'add_ln5_17' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (3.25ns)   --->   "store i32 %add_ln5_17, i32* %out_addr_17, align 4" [source/lab7_z2.c:5]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 218 [2/2] (3.25ns)   --->   "%in1_load_18 = load i32* %in1_addr_18, align 4" [source/lab7_z2.c:5]   --->   Operation 218 'load' 'in1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%in2_load_18 = load i32* %in2_addr_18, align 4" [source/lab7_z2.c:5]   --->   Operation 219 'load' 'in2_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 220 [2/2] (3.25ns)   --->   "%in1_load_19 = load i32* %in1_addr_19, align 4" [source/lab7_z2.c:5]   --->   Operation 220 'load' 'in1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 221 [2/2] (3.25ns)   --->   "%in2_load_19 = load i32* %in2_addr_19, align 4" [source/lab7_z2.c:5]   --->   Operation 221 'load' 'in2_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 9.21>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%in1_addr_20 = getelementptr [100 x i32]* %in1, i64 0, i64 20" [source/lab7_z2.c:5]   --->   Operation 222 'getelementptr' 'in1_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%in1_addr_21 = getelementptr [100 x i32]* %in1, i64 0, i64 21" [source/lab7_z2.c:5]   --->   Operation 223 'getelementptr' 'in1_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%in2_addr_20 = getelementptr [100 x i32]* %in2, i64 0, i64 20" [source/lab7_z2.c:5]   --->   Operation 224 'getelementptr' 'in2_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%in2_addr_21 = getelementptr [100 x i32]* %in2, i64 0, i64 21" [source/lab7_z2.c:5]   --->   Operation 225 'getelementptr' 'in2_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%out_addr_18 = getelementptr [100 x i32]* %out_r, i64 0, i64 18" [source/lab7_z2.c:5]   --->   Operation 226 'getelementptr' 'out_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%out_addr_19 = getelementptr [100 x i32]* %out_r, i64 0, i64 19" [source/lab7_z2.c:5]   --->   Operation 227 'getelementptr' 'out_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/2] (3.25ns)   --->   "%in1_load_18 = load i32* %in1_addr_18, align 4" [source/lab7_z2.c:5]   --->   Operation 228 'load' 'in1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 229 [1/2] (3.25ns)   --->   "%in2_load_18 = load i32* %in2_addr_18, align 4" [source/lab7_z2.c:5]   --->   Operation 229 'load' 'in2_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 230 [1/1] (2.70ns)   --->   "%add_ln5_18 = add nsw i32 %in1_load_18, %in2_load_18" [source/lab7_z2.c:5]   --->   Operation 230 'add' 'add_ln5_18' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (3.25ns)   --->   "store i32 %add_ln5_18, i32* %out_addr_18, align 4" [source/lab7_z2.c:5]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 232 [1/2] (3.25ns)   --->   "%in1_load_19 = load i32* %in1_addr_19, align 4" [source/lab7_z2.c:5]   --->   Operation 232 'load' 'in1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 233 [1/2] (3.25ns)   --->   "%in2_load_19 = load i32* %in2_addr_19, align 4" [source/lab7_z2.c:5]   --->   Operation 233 'load' 'in2_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 234 [1/1] (2.70ns)   --->   "%add_ln5_19 = add nsw i32 %in1_load_19, %in2_load_19" [source/lab7_z2.c:5]   --->   Operation 234 'add' 'add_ln5_19' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (3.25ns)   --->   "store i32 %add_ln5_19, i32* %out_addr_19, align 4" [source/lab7_z2.c:5]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 236 [2/2] (3.25ns)   --->   "%in1_load_20 = load i32* %in1_addr_20, align 4" [source/lab7_z2.c:5]   --->   Operation 236 'load' 'in1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 237 [2/2] (3.25ns)   --->   "%in2_load_20 = load i32* %in2_addr_20, align 4" [source/lab7_z2.c:5]   --->   Operation 237 'load' 'in2_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 238 [2/2] (3.25ns)   --->   "%in1_load_21 = load i32* %in1_addr_21, align 4" [source/lab7_z2.c:5]   --->   Operation 238 'load' 'in1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 239 [2/2] (3.25ns)   --->   "%in2_load_21 = load i32* %in2_addr_21, align 4" [source/lab7_z2.c:5]   --->   Operation 239 'load' 'in2_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 9.21>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%in1_addr_22 = getelementptr [100 x i32]* %in1, i64 0, i64 22" [source/lab7_z2.c:5]   --->   Operation 240 'getelementptr' 'in1_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%in1_addr_23 = getelementptr [100 x i32]* %in1, i64 0, i64 23" [source/lab7_z2.c:5]   --->   Operation 241 'getelementptr' 'in1_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%in2_addr_22 = getelementptr [100 x i32]* %in2, i64 0, i64 22" [source/lab7_z2.c:5]   --->   Operation 242 'getelementptr' 'in2_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%in2_addr_23 = getelementptr [100 x i32]* %in2, i64 0, i64 23" [source/lab7_z2.c:5]   --->   Operation 243 'getelementptr' 'in2_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%out_addr_20 = getelementptr [100 x i32]* %out_r, i64 0, i64 20" [source/lab7_z2.c:5]   --->   Operation 244 'getelementptr' 'out_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%out_addr_21 = getelementptr [100 x i32]* %out_r, i64 0, i64 21" [source/lab7_z2.c:5]   --->   Operation 245 'getelementptr' 'out_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/2] (3.25ns)   --->   "%in1_load_20 = load i32* %in1_addr_20, align 4" [source/lab7_z2.c:5]   --->   Operation 246 'load' 'in1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 247 [1/2] (3.25ns)   --->   "%in2_load_20 = load i32* %in2_addr_20, align 4" [source/lab7_z2.c:5]   --->   Operation 247 'load' 'in2_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 248 [1/1] (2.70ns)   --->   "%add_ln5_20 = add nsw i32 %in1_load_20, %in2_load_20" [source/lab7_z2.c:5]   --->   Operation 248 'add' 'add_ln5_20' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (3.25ns)   --->   "store i32 %add_ln5_20, i32* %out_addr_20, align 4" [source/lab7_z2.c:5]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 250 [1/2] (3.25ns)   --->   "%in1_load_21 = load i32* %in1_addr_21, align 4" [source/lab7_z2.c:5]   --->   Operation 250 'load' 'in1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 251 [1/2] (3.25ns)   --->   "%in2_load_21 = load i32* %in2_addr_21, align 4" [source/lab7_z2.c:5]   --->   Operation 251 'load' 'in2_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 252 [1/1] (2.70ns)   --->   "%add_ln5_21 = add nsw i32 %in1_load_21, %in2_load_21" [source/lab7_z2.c:5]   --->   Operation 252 'add' 'add_ln5_21' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (3.25ns)   --->   "store i32 %add_ln5_21, i32* %out_addr_21, align 4" [source/lab7_z2.c:5]   --->   Operation 253 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 254 [2/2] (3.25ns)   --->   "%in1_load_22 = load i32* %in1_addr_22, align 4" [source/lab7_z2.c:5]   --->   Operation 254 'load' 'in1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 255 [2/2] (3.25ns)   --->   "%in2_load_22 = load i32* %in2_addr_22, align 4" [source/lab7_z2.c:5]   --->   Operation 255 'load' 'in2_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 256 [2/2] (3.25ns)   --->   "%in1_load_23 = load i32* %in1_addr_23, align 4" [source/lab7_z2.c:5]   --->   Operation 256 'load' 'in1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 257 [2/2] (3.25ns)   --->   "%in2_load_23 = load i32* %in2_addr_23, align 4" [source/lab7_z2.c:5]   --->   Operation 257 'load' 'in2_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 9.21>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%in1_addr_24 = getelementptr [100 x i32]* %in1, i64 0, i64 24" [source/lab7_z2.c:5]   --->   Operation 258 'getelementptr' 'in1_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%in1_addr_25 = getelementptr [100 x i32]* %in1, i64 0, i64 25" [source/lab7_z2.c:5]   --->   Operation 259 'getelementptr' 'in1_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%in2_addr_24 = getelementptr [100 x i32]* %in2, i64 0, i64 24" [source/lab7_z2.c:5]   --->   Operation 260 'getelementptr' 'in2_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%in2_addr_25 = getelementptr [100 x i32]* %in2, i64 0, i64 25" [source/lab7_z2.c:5]   --->   Operation 261 'getelementptr' 'in2_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%out_addr_22 = getelementptr [100 x i32]* %out_r, i64 0, i64 22" [source/lab7_z2.c:5]   --->   Operation 262 'getelementptr' 'out_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%out_addr_23 = getelementptr [100 x i32]* %out_r, i64 0, i64 23" [source/lab7_z2.c:5]   --->   Operation 263 'getelementptr' 'out_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/2] (3.25ns)   --->   "%in1_load_22 = load i32* %in1_addr_22, align 4" [source/lab7_z2.c:5]   --->   Operation 264 'load' 'in1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 265 [1/2] (3.25ns)   --->   "%in2_load_22 = load i32* %in2_addr_22, align 4" [source/lab7_z2.c:5]   --->   Operation 265 'load' 'in2_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 266 [1/1] (2.70ns)   --->   "%add_ln5_22 = add nsw i32 %in1_load_22, %in2_load_22" [source/lab7_z2.c:5]   --->   Operation 266 'add' 'add_ln5_22' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (3.25ns)   --->   "store i32 %add_ln5_22, i32* %out_addr_22, align 4" [source/lab7_z2.c:5]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 268 [1/2] (3.25ns)   --->   "%in1_load_23 = load i32* %in1_addr_23, align 4" [source/lab7_z2.c:5]   --->   Operation 268 'load' 'in1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 269 [1/2] (3.25ns)   --->   "%in2_load_23 = load i32* %in2_addr_23, align 4" [source/lab7_z2.c:5]   --->   Operation 269 'load' 'in2_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 270 [1/1] (2.70ns)   --->   "%add_ln5_23 = add nsw i32 %in1_load_23, %in2_load_23" [source/lab7_z2.c:5]   --->   Operation 270 'add' 'add_ln5_23' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (3.25ns)   --->   "store i32 %add_ln5_23, i32* %out_addr_23, align 4" [source/lab7_z2.c:5]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 272 [2/2] (3.25ns)   --->   "%in1_load_24 = load i32* %in1_addr_24, align 4" [source/lab7_z2.c:5]   --->   Operation 272 'load' 'in1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 273 [2/2] (3.25ns)   --->   "%in2_load_24 = load i32* %in2_addr_24, align 4" [source/lab7_z2.c:5]   --->   Operation 273 'load' 'in2_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 274 [2/2] (3.25ns)   --->   "%in1_load_25 = load i32* %in1_addr_25, align 4" [source/lab7_z2.c:5]   --->   Operation 274 'load' 'in1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 275 [2/2] (3.25ns)   --->   "%in2_load_25 = load i32* %in2_addr_25, align 4" [source/lab7_z2.c:5]   --->   Operation 275 'load' 'in2_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 14 <SV = 13> <Delay = 9.21>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%in1_addr_26 = getelementptr [100 x i32]* %in1, i64 0, i64 26" [source/lab7_z2.c:5]   --->   Operation 276 'getelementptr' 'in1_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%in1_addr_27 = getelementptr [100 x i32]* %in1, i64 0, i64 27" [source/lab7_z2.c:5]   --->   Operation 277 'getelementptr' 'in1_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%in2_addr_26 = getelementptr [100 x i32]* %in2, i64 0, i64 26" [source/lab7_z2.c:5]   --->   Operation 278 'getelementptr' 'in2_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%in2_addr_27 = getelementptr [100 x i32]* %in2, i64 0, i64 27" [source/lab7_z2.c:5]   --->   Operation 279 'getelementptr' 'in2_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%out_addr_24 = getelementptr [100 x i32]* %out_r, i64 0, i64 24" [source/lab7_z2.c:5]   --->   Operation 280 'getelementptr' 'out_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%out_addr_25 = getelementptr [100 x i32]* %out_r, i64 0, i64 25" [source/lab7_z2.c:5]   --->   Operation 281 'getelementptr' 'out_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/2] (3.25ns)   --->   "%in1_load_24 = load i32* %in1_addr_24, align 4" [source/lab7_z2.c:5]   --->   Operation 282 'load' 'in1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 283 [1/2] (3.25ns)   --->   "%in2_load_24 = load i32* %in2_addr_24, align 4" [source/lab7_z2.c:5]   --->   Operation 283 'load' 'in2_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 284 [1/1] (2.70ns)   --->   "%add_ln5_24 = add nsw i32 %in1_load_24, %in2_load_24" [source/lab7_z2.c:5]   --->   Operation 284 'add' 'add_ln5_24' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (3.25ns)   --->   "store i32 %add_ln5_24, i32* %out_addr_24, align 4" [source/lab7_z2.c:5]   --->   Operation 285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 286 [1/2] (3.25ns)   --->   "%in1_load_25 = load i32* %in1_addr_25, align 4" [source/lab7_z2.c:5]   --->   Operation 286 'load' 'in1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 287 [1/2] (3.25ns)   --->   "%in2_load_25 = load i32* %in2_addr_25, align 4" [source/lab7_z2.c:5]   --->   Operation 287 'load' 'in2_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 288 [1/1] (2.70ns)   --->   "%add_ln5_25 = add nsw i32 %in1_load_25, %in2_load_25" [source/lab7_z2.c:5]   --->   Operation 288 'add' 'add_ln5_25' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (3.25ns)   --->   "store i32 %add_ln5_25, i32* %out_addr_25, align 4" [source/lab7_z2.c:5]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 290 [2/2] (3.25ns)   --->   "%in1_load_26 = load i32* %in1_addr_26, align 4" [source/lab7_z2.c:5]   --->   Operation 290 'load' 'in1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 291 [2/2] (3.25ns)   --->   "%in2_load_26 = load i32* %in2_addr_26, align 4" [source/lab7_z2.c:5]   --->   Operation 291 'load' 'in2_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 292 [2/2] (3.25ns)   --->   "%in1_load_27 = load i32* %in1_addr_27, align 4" [source/lab7_z2.c:5]   --->   Operation 292 'load' 'in1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 293 [2/2] (3.25ns)   --->   "%in2_load_27 = load i32* %in2_addr_27, align 4" [source/lab7_z2.c:5]   --->   Operation 293 'load' 'in2_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 15 <SV = 14> <Delay = 9.21>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%in1_addr_28 = getelementptr [100 x i32]* %in1, i64 0, i64 28" [source/lab7_z2.c:5]   --->   Operation 294 'getelementptr' 'in1_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%in1_addr_29 = getelementptr [100 x i32]* %in1, i64 0, i64 29" [source/lab7_z2.c:5]   --->   Operation 295 'getelementptr' 'in1_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%in2_addr_28 = getelementptr [100 x i32]* %in2, i64 0, i64 28" [source/lab7_z2.c:5]   --->   Operation 296 'getelementptr' 'in2_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%in2_addr_29 = getelementptr [100 x i32]* %in2, i64 0, i64 29" [source/lab7_z2.c:5]   --->   Operation 297 'getelementptr' 'in2_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%out_addr_26 = getelementptr [100 x i32]* %out_r, i64 0, i64 26" [source/lab7_z2.c:5]   --->   Operation 298 'getelementptr' 'out_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%out_addr_27 = getelementptr [100 x i32]* %out_r, i64 0, i64 27" [source/lab7_z2.c:5]   --->   Operation 299 'getelementptr' 'out_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/2] (3.25ns)   --->   "%in1_load_26 = load i32* %in1_addr_26, align 4" [source/lab7_z2.c:5]   --->   Operation 300 'load' 'in1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 301 [1/2] (3.25ns)   --->   "%in2_load_26 = load i32* %in2_addr_26, align 4" [source/lab7_z2.c:5]   --->   Operation 301 'load' 'in2_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 302 [1/1] (2.70ns)   --->   "%add_ln5_26 = add nsw i32 %in1_load_26, %in2_load_26" [source/lab7_z2.c:5]   --->   Operation 302 'add' 'add_ln5_26' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/1] (3.25ns)   --->   "store i32 %add_ln5_26, i32* %out_addr_26, align 4" [source/lab7_z2.c:5]   --->   Operation 303 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 304 [1/2] (3.25ns)   --->   "%in1_load_27 = load i32* %in1_addr_27, align 4" [source/lab7_z2.c:5]   --->   Operation 304 'load' 'in1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 305 [1/2] (3.25ns)   --->   "%in2_load_27 = load i32* %in2_addr_27, align 4" [source/lab7_z2.c:5]   --->   Operation 305 'load' 'in2_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 306 [1/1] (2.70ns)   --->   "%add_ln5_27 = add nsw i32 %in1_load_27, %in2_load_27" [source/lab7_z2.c:5]   --->   Operation 306 'add' 'add_ln5_27' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [1/1] (3.25ns)   --->   "store i32 %add_ln5_27, i32* %out_addr_27, align 4" [source/lab7_z2.c:5]   --->   Operation 307 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 308 [2/2] (3.25ns)   --->   "%in1_load_28 = load i32* %in1_addr_28, align 4" [source/lab7_z2.c:5]   --->   Operation 308 'load' 'in1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 309 [2/2] (3.25ns)   --->   "%in2_load_28 = load i32* %in2_addr_28, align 4" [source/lab7_z2.c:5]   --->   Operation 309 'load' 'in2_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 310 [2/2] (3.25ns)   --->   "%in1_load_29 = load i32* %in1_addr_29, align 4" [source/lab7_z2.c:5]   --->   Operation 310 'load' 'in1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 311 [2/2] (3.25ns)   --->   "%in2_load_29 = load i32* %in2_addr_29, align 4" [source/lab7_z2.c:5]   --->   Operation 311 'load' 'in2_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 15> <Delay = 9.21>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%in1_addr_30 = getelementptr [100 x i32]* %in1, i64 0, i64 30" [source/lab7_z2.c:5]   --->   Operation 312 'getelementptr' 'in1_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%in1_addr_31 = getelementptr [100 x i32]* %in1, i64 0, i64 31" [source/lab7_z2.c:5]   --->   Operation 313 'getelementptr' 'in1_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%in2_addr_30 = getelementptr [100 x i32]* %in2, i64 0, i64 30" [source/lab7_z2.c:5]   --->   Operation 314 'getelementptr' 'in2_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%in2_addr_31 = getelementptr [100 x i32]* %in2, i64 0, i64 31" [source/lab7_z2.c:5]   --->   Operation 315 'getelementptr' 'in2_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%out_addr_28 = getelementptr [100 x i32]* %out_r, i64 0, i64 28" [source/lab7_z2.c:5]   --->   Operation 316 'getelementptr' 'out_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%out_addr_29 = getelementptr [100 x i32]* %out_r, i64 0, i64 29" [source/lab7_z2.c:5]   --->   Operation 317 'getelementptr' 'out_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/2] (3.25ns)   --->   "%in1_load_28 = load i32* %in1_addr_28, align 4" [source/lab7_z2.c:5]   --->   Operation 318 'load' 'in1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 319 [1/2] (3.25ns)   --->   "%in2_load_28 = load i32* %in2_addr_28, align 4" [source/lab7_z2.c:5]   --->   Operation 319 'load' 'in2_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 320 [1/1] (2.70ns)   --->   "%add_ln5_28 = add nsw i32 %in1_load_28, %in2_load_28" [source/lab7_z2.c:5]   --->   Operation 320 'add' 'add_ln5_28' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (3.25ns)   --->   "store i32 %add_ln5_28, i32* %out_addr_28, align 4" [source/lab7_z2.c:5]   --->   Operation 321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 322 [1/2] (3.25ns)   --->   "%in1_load_29 = load i32* %in1_addr_29, align 4" [source/lab7_z2.c:5]   --->   Operation 322 'load' 'in1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 323 [1/2] (3.25ns)   --->   "%in2_load_29 = load i32* %in2_addr_29, align 4" [source/lab7_z2.c:5]   --->   Operation 323 'load' 'in2_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 324 [1/1] (2.70ns)   --->   "%add_ln5_29 = add nsw i32 %in1_load_29, %in2_load_29" [source/lab7_z2.c:5]   --->   Operation 324 'add' 'add_ln5_29' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (3.25ns)   --->   "store i32 %add_ln5_29, i32* %out_addr_29, align 4" [source/lab7_z2.c:5]   --->   Operation 325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 326 [2/2] (3.25ns)   --->   "%in1_load_30 = load i32* %in1_addr_30, align 4" [source/lab7_z2.c:5]   --->   Operation 326 'load' 'in1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 327 [2/2] (3.25ns)   --->   "%in2_load_30 = load i32* %in2_addr_30, align 4" [source/lab7_z2.c:5]   --->   Operation 327 'load' 'in2_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 328 [2/2] (3.25ns)   --->   "%in1_load_31 = load i32* %in1_addr_31, align 4" [source/lab7_z2.c:5]   --->   Operation 328 'load' 'in1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 329 [2/2] (3.25ns)   --->   "%in2_load_31 = load i32* %in2_addr_31, align 4" [source/lab7_z2.c:5]   --->   Operation 329 'load' 'in2_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 16> <Delay = 9.21>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%in1_addr_32 = getelementptr [100 x i32]* %in1, i64 0, i64 32" [source/lab7_z2.c:5]   --->   Operation 330 'getelementptr' 'in1_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%in1_addr_33 = getelementptr [100 x i32]* %in1, i64 0, i64 33" [source/lab7_z2.c:5]   --->   Operation 331 'getelementptr' 'in1_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%in2_addr_32 = getelementptr [100 x i32]* %in2, i64 0, i64 32" [source/lab7_z2.c:5]   --->   Operation 332 'getelementptr' 'in2_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%in2_addr_33 = getelementptr [100 x i32]* %in2, i64 0, i64 33" [source/lab7_z2.c:5]   --->   Operation 333 'getelementptr' 'in2_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%out_addr_30 = getelementptr [100 x i32]* %out_r, i64 0, i64 30" [source/lab7_z2.c:5]   --->   Operation 334 'getelementptr' 'out_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%out_addr_31 = getelementptr [100 x i32]* %out_r, i64 0, i64 31" [source/lab7_z2.c:5]   --->   Operation 335 'getelementptr' 'out_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 336 [1/2] (3.25ns)   --->   "%in1_load_30 = load i32* %in1_addr_30, align 4" [source/lab7_z2.c:5]   --->   Operation 336 'load' 'in1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 337 [1/2] (3.25ns)   --->   "%in2_load_30 = load i32* %in2_addr_30, align 4" [source/lab7_z2.c:5]   --->   Operation 337 'load' 'in2_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 338 [1/1] (2.70ns)   --->   "%add_ln5_30 = add nsw i32 %in1_load_30, %in2_load_30" [source/lab7_z2.c:5]   --->   Operation 338 'add' 'add_ln5_30' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [1/1] (3.25ns)   --->   "store i32 %add_ln5_30, i32* %out_addr_30, align 4" [source/lab7_z2.c:5]   --->   Operation 339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 340 [1/2] (3.25ns)   --->   "%in1_load_31 = load i32* %in1_addr_31, align 4" [source/lab7_z2.c:5]   --->   Operation 340 'load' 'in1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 341 [1/2] (3.25ns)   --->   "%in2_load_31 = load i32* %in2_addr_31, align 4" [source/lab7_z2.c:5]   --->   Operation 341 'load' 'in2_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 342 [1/1] (2.70ns)   --->   "%add_ln5_31 = add nsw i32 %in1_load_31, %in2_load_31" [source/lab7_z2.c:5]   --->   Operation 342 'add' 'add_ln5_31' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (3.25ns)   --->   "store i32 %add_ln5_31, i32* %out_addr_31, align 4" [source/lab7_z2.c:5]   --->   Operation 343 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 344 [2/2] (3.25ns)   --->   "%in1_load_32 = load i32* %in1_addr_32, align 4" [source/lab7_z2.c:5]   --->   Operation 344 'load' 'in1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 345 [2/2] (3.25ns)   --->   "%in2_load_32 = load i32* %in2_addr_32, align 4" [source/lab7_z2.c:5]   --->   Operation 345 'load' 'in2_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 346 [2/2] (3.25ns)   --->   "%in1_load_33 = load i32* %in1_addr_33, align 4" [source/lab7_z2.c:5]   --->   Operation 346 'load' 'in1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 347 [2/2] (3.25ns)   --->   "%in2_load_33 = load i32* %in2_addr_33, align 4" [source/lab7_z2.c:5]   --->   Operation 347 'load' 'in2_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 18 <SV = 17> <Delay = 9.21>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%in1_addr_34 = getelementptr [100 x i32]* %in1, i64 0, i64 34" [source/lab7_z2.c:5]   --->   Operation 348 'getelementptr' 'in1_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%in1_addr_35 = getelementptr [100 x i32]* %in1, i64 0, i64 35" [source/lab7_z2.c:5]   --->   Operation 349 'getelementptr' 'in1_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%in2_addr_34 = getelementptr [100 x i32]* %in2, i64 0, i64 34" [source/lab7_z2.c:5]   --->   Operation 350 'getelementptr' 'in2_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%in2_addr_35 = getelementptr [100 x i32]* %in2, i64 0, i64 35" [source/lab7_z2.c:5]   --->   Operation 351 'getelementptr' 'in2_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%out_addr_32 = getelementptr [100 x i32]* %out_r, i64 0, i64 32" [source/lab7_z2.c:5]   --->   Operation 352 'getelementptr' 'out_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%out_addr_33 = getelementptr [100 x i32]* %out_r, i64 0, i64 33" [source/lab7_z2.c:5]   --->   Operation 353 'getelementptr' 'out_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [1/2] (3.25ns)   --->   "%in1_load_32 = load i32* %in1_addr_32, align 4" [source/lab7_z2.c:5]   --->   Operation 354 'load' 'in1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 355 [1/2] (3.25ns)   --->   "%in2_load_32 = load i32* %in2_addr_32, align 4" [source/lab7_z2.c:5]   --->   Operation 355 'load' 'in2_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 356 [1/1] (2.70ns)   --->   "%add_ln5_32 = add nsw i32 %in1_load_32, %in2_load_32" [source/lab7_z2.c:5]   --->   Operation 356 'add' 'add_ln5_32' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (3.25ns)   --->   "store i32 %add_ln5_32, i32* %out_addr_32, align 4" [source/lab7_z2.c:5]   --->   Operation 357 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 358 [1/2] (3.25ns)   --->   "%in1_load_33 = load i32* %in1_addr_33, align 4" [source/lab7_z2.c:5]   --->   Operation 358 'load' 'in1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 359 [1/2] (3.25ns)   --->   "%in2_load_33 = load i32* %in2_addr_33, align 4" [source/lab7_z2.c:5]   --->   Operation 359 'load' 'in2_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 360 [1/1] (2.70ns)   --->   "%add_ln5_33 = add nsw i32 %in1_load_33, %in2_load_33" [source/lab7_z2.c:5]   --->   Operation 360 'add' 'add_ln5_33' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (3.25ns)   --->   "store i32 %add_ln5_33, i32* %out_addr_33, align 4" [source/lab7_z2.c:5]   --->   Operation 361 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 362 [2/2] (3.25ns)   --->   "%in1_load_34 = load i32* %in1_addr_34, align 4" [source/lab7_z2.c:5]   --->   Operation 362 'load' 'in1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 363 [2/2] (3.25ns)   --->   "%in2_load_34 = load i32* %in2_addr_34, align 4" [source/lab7_z2.c:5]   --->   Operation 363 'load' 'in2_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 364 [2/2] (3.25ns)   --->   "%in1_load_35 = load i32* %in1_addr_35, align 4" [source/lab7_z2.c:5]   --->   Operation 364 'load' 'in1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 365 [2/2] (3.25ns)   --->   "%in2_load_35 = load i32* %in2_addr_35, align 4" [source/lab7_z2.c:5]   --->   Operation 365 'load' 'in2_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 19 <SV = 18> <Delay = 9.21>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%in1_addr_36 = getelementptr [100 x i32]* %in1, i64 0, i64 36" [source/lab7_z2.c:5]   --->   Operation 366 'getelementptr' 'in1_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%in1_addr_37 = getelementptr [100 x i32]* %in1, i64 0, i64 37" [source/lab7_z2.c:5]   --->   Operation 367 'getelementptr' 'in1_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%in2_addr_36 = getelementptr [100 x i32]* %in2, i64 0, i64 36" [source/lab7_z2.c:5]   --->   Operation 368 'getelementptr' 'in2_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%in2_addr_37 = getelementptr [100 x i32]* %in2, i64 0, i64 37" [source/lab7_z2.c:5]   --->   Operation 369 'getelementptr' 'in2_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%out_addr_34 = getelementptr [100 x i32]* %out_r, i64 0, i64 34" [source/lab7_z2.c:5]   --->   Operation 370 'getelementptr' 'out_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%out_addr_35 = getelementptr [100 x i32]* %out_r, i64 0, i64 35" [source/lab7_z2.c:5]   --->   Operation 371 'getelementptr' 'out_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/2] (3.25ns)   --->   "%in1_load_34 = load i32* %in1_addr_34, align 4" [source/lab7_z2.c:5]   --->   Operation 372 'load' 'in1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 373 [1/2] (3.25ns)   --->   "%in2_load_34 = load i32* %in2_addr_34, align 4" [source/lab7_z2.c:5]   --->   Operation 373 'load' 'in2_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 374 [1/1] (2.70ns)   --->   "%add_ln5_34 = add nsw i32 %in1_load_34, %in2_load_34" [source/lab7_z2.c:5]   --->   Operation 374 'add' 'add_ln5_34' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [1/1] (3.25ns)   --->   "store i32 %add_ln5_34, i32* %out_addr_34, align 4" [source/lab7_z2.c:5]   --->   Operation 375 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 376 [1/2] (3.25ns)   --->   "%in1_load_35 = load i32* %in1_addr_35, align 4" [source/lab7_z2.c:5]   --->   Operation 376 'load' 'in1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 377 [1/2] (3.25ns)   --->   "%in2_load_35 = load i32* %in2_addr_35, align 4" [source/lab7_z2.c:5]   --->   Operation 377 'load' 'in2_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 378 [1/1] (2.70ns)   --->   "%add_ln5_35 = add nsw i32 %in1_load_35, %in2_load_35" [source/lab7_z2.c:5]   --->   Operation 378 'add' 'add_ln5_35' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [1/1] (3.25ns)   --->   "store i32 %add_ln5_35, i32* %out_addr_35, align 4" [source/lab7_z2.c:5]   --->   Operation 379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 380 [2/2] (3.25ns)   --->   "%in1_load_36 = load i32* %in1_addr_36, align 4" [source/lab7_z2.c:5]   --->   Operation 380 'load' 'in1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 381 [2/2] (3.25ns)   --->   "%in2_load_36 = load i32* %in2_addr_36, align 4" [source/lab7_z2.c:5]   --->   Operation 381 'load' 'in2_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 382 [2/2] (3.25ns)   --->   "%in1_load_37 = load i32* %in1_addr_37, align 4" [source/lab7_z2.c:5]   --->   Operation 382 'load' 'in1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 383 [2/2] (3.25ns)   --->   "%in2_load_37 = load i32* %in2_addr_37, align 4" [source/lab7_z2.c:5]   --->   Operation 383 'load' 'in2_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 20 <SV = 19> <Delay = 9.21>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%in1_addr_38 = getelementptr [100 x i32]* %in1, i64 0, i64 38" [source/lab7_z2.c:5]   --->   Operation 384 'getelementptr' 'in1_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%in1_addr_39 = getelementptr [100 x i32]* %in1, i64 0, i64 39" [source/lab7_z2.c:5]   --->   Operation 385 'getelementptr' 'in1_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%in2_addr_38 = getelementptr [100 x i32]* %in2, i64 0, i64 38" [source/lab7_z2.c:5]   --->   Operation 386 'getelementptr' 'in2_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%in2_addr_39 = getelementptr [100 x i32]* %in2, i64 0, i64 39" [source/lab7_z2.c:5]   --->   Operation 387 'getelementptr' 'in2_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%out_addr_36 = getelementptr [100 x i32]* %out_r, i64 0, i64 36" [source/lab7_z2.c:5]   --->   Operation 388 'getelementptr' 'out_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%out_addr_37 = getelementptr [100 x i32]* %out_r, i64 0, i64 37" [source/lab7_z2.c:5]   --->   Operation 389 'getelementptr' 'out_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [1/2] (3.25ns)   --->   "%in1_load_36 = load i32* %in1_addr_36, align 4" [source/lab7_z2.c:5]   --->   Operation 390 'load' 'in1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 391 [1/2] (3.25ns)   --->   "%in2_load_36 = load i32* %in2_addr_36, align 4" [source/lab7_z2.c:5]   --->   Operation 391 'load' 'in2_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 392 [1/1] (2.70ns)   --->   "%add_ln5_36 = add nsw i32 %in1_load_36, %in2_load_36" [source/lab7_z2.c:5]   --->   Operation 392 'add' 'add_ln5_36' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (3.25ns)   --->   "store i32 %add_ln5_36, i32* %out_addr_36, align 4" [source/lab7_z2.c:5]   --->   Operation 393 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 394 [1/2] (3.25ns)   --->   "%in1_load_37 = load i32* %in1_addr_37, align 4" [source/lab7_z2.c:5]   --->   Operation 394 'load' 'in1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 395 [1/2] (3.25ns)   --->   "%in2_load_37 = load i32* %in2_addr_37, align 4" [source/lab7_z2.c:5]   --->   Operation 395 'load' 'in2_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 396 [1/1] (2.70ns)   --->   "%add_ln5_37 = add nsw i32 %in1_load_37, %in2_load_37" [source/lab7_z2.c:5]   --->   Operation 396 'add' 'add_ln5_37' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [1/1] (3.25ns)   --->   "store i32 %add_ln5_37, i32* %out_addr_37, align 4" [source/lab7_z2.c:5]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 398 [2/2] (3.25ns)   --->   "%in1_load_38 = load i32* %in1_addr_38, align 4" [source/lab7_z2.c:5]   --->   Operation 398 'load' 'in1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 399 [2/2] (3.25ns)   --->   "%in2_load_38 = load i32* %in2_addr_38, align 4" [source/lab7_z2.c:5]   --->   Operation 399 'load' 'in2_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 400 [2/2] (3.25ns)   --->   "%in1_load_39 = load i32* %in1_addr_39, align 4" [source/lab7_z2.c:5]   --->   Operation 400 'load' 'in1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 401 [2/2] (3.25ns)   --->   "%in2_load_39 = load i32* %in2_addr_39, align 4" [source/lab7_z2.c:5]   --->   Operation 401 'load' 'in2_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 21 <SV = 20> <Delay = 9.21>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%in1_addr_40 = getelementptr [100 x i32]* %in1, i64 0, i64 40" [source/lab7_z2.c:5]   --->   Operation 402 'getelementptr' 'in1_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%in1_addr_41 = getelementptr [100 x i32]* %in1, i64 0, i64 41" [source/lab7_z2.c:5]   --->   Operation 403 'getelementptr' 'in1_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns)   --->   "%in2_addr_40 = getelementptr [100 x i32]* %in2, i64 0, i64 40" [source/lab7_z2.c:5]   --->   Operation 404 'getelementptr' 'in2_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%in2_addr_41 = getelementptr [100 x i32]* %in2, i64 0, i64 41" [source/lab7_z2.c:5]   --->   Operation 405 'getelementptr' 'in2_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%out_addr_38 = getelementptr [100 x i32]* %out_r, i64 0, i64 38" [source/lab7_z2.c:5]   --->   Operation 406 'getelementptr' 'out_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%out_addr_39 = getelementptr [100 x i32]* %out_r, i64 0, i64 39" [source/lab7_z2.c:5]   --->   Operation 407 'getelementptr' 'out_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [1/2] (3.25ns)   --->   "%in1_load_38 = load i32* %in1_addr_38, align 4" [source/lab7_z2.c:5]   --->   Operation 408 'load' 'in1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 409 [1/2] (3.25ns)   --->   "%in2_load_38 = load i32* %in2_addr_38, align 4" [source/lab7_z2.c:5]   --->   Operation 409 'load' 'in2_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 410 [1/1] (2.70ns)   --->   "%add_ln5_38 = add nsw i32 %in1_load_38, %in2_load_38" [source/lab7_z2.c:5]   --->   Operation 410 'add' 'add_ln5_38' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (3.25ns)   --->   "store i32 %add_ln5_38, i32* %out_addr_38, align 4" [source/lab7_z2.c:5]   --->   Operation 411 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 412 [1/2] (3.25ns)   --->   "%in1_load_39 = load i32* %in1_addr_39, align 4" [source/lab7_z2.c:5]   --->   Operation 412 'load' 'in1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 413 [1/2] (3.25ns)   --->   "%in2_load_39 = load i32* %in2_addr_39, align 4" [source/lab7_z2.c:5]   --->   Operation 413 'load' 'in2_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 414 [1/1] (2.70ns)   --->   "%add_ln5_39 = add nsw i32 %in1_load_39, %in2_load_39" [source/lab7_z2.c:5]   --->   Operation 414 'add' 'add_ln5_39' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [1/1] (3.25ns)   --->   "store i32 %add_ln5_39, i32* %out_addr_39, align 4" [source/lab7_z2.c:5]   --->   Operation 415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 416 [2/2] (3.25ns)   --->   "%in1_load_40 = load i32* %in1_addr_40, align 4" [source/lab7_z2.c:5]   --->   Operation 416 'load' 'in1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 417 [2/2] (3.25ns)   --->   "%in2_load_40 = load i32* %in2_addr_40, align 4" [source/lab7_z2.c:5]   --->   Operation 417 'load' 'in2_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 418 [2/2] (3.25ns)   --->   "%in1_load_41 = load i32* %in1_addr_41, align 4" [source/lab7_z2.c:5]   --->   Operation 418 'load' 'in1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 419 [2/2] (3.25ns)   --->   "%in2_load_41 = load i32* %in2_addr_41, align 4" [source/lab7_z2.c:5]   --->   Operation 419 'load' 'in2_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 22 <SV = 21> <Delay = 9.21>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%in1_addr_42 = getelementptr [100 x i32]* %in1, i64 0, i64 42" [source/lab7_z2.c:5]   --->   Operation 420 'getelementptr' 'in1_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (0.00ns)   --->   "%in1_addr_43 = getelementptr [100 x i32]* %in1, i64 0, i64 43" [source/lab7_z2.c:5]   --->   Operation 421 'getelementptr' 'in1_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%in2_addr_42 = getelementptr [100 x i32]* %in2, i64 0, i64 42" [source/lab7_z2.c:5]   --->   Operation 422 'getelementptr' 'in2_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%in2_addr_43 = getelementptr [100 x i32]* %in2, i64 0, i64 43" [source/lab7_z2.c:5]   --->   Operation 423 'getelementptr' 'in2_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%out_addr_40 = getelementptr [100 x i32]* %out_r, i64 0, i64 40" [source/lab7_z2.c:5]   --->   Operation 424 'getelementptr' 'out_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%out_addr_41 = getelementptr [100 x i32]* %out_r, i64 0, i64 41" [source/lab7_z2.c:5]   --->   Operation 425 'getelementptr' 'out_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%in1_load_40 = load i32* %in1_addr_40, align 4" [source/lab7_z2.c:5]   --->   Operation 426 'load' 'in1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 427 [1/2] (3.25ns)   --->   "%in2_load_40 = load i32* %in2_addr_40, align 4" [source/lab7_z2.c:5]   --->   Operation 427 'load' 'in2_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 428 [1/1] (2.70ns)   --->   "%add_ln5_40 = add nsw i32 %in1_load_40, %in2_load_40" [source/lab7_z2.c:5]   --->   Operation 428 'add' 'add_ln5_40' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [1/1] (3.25ns)   --->   "store i32 %add_ln5_40, i32* %out_addr_40, align 4" [source/lab7_z2.c:5]   --->   Operation 429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 430 [1/2] (3.25ns)   --->   "%in1_load_41 = load i32* %in1_addr_41, align 4" [source/lab7_z2.c:5]   --->   Operation 430 'load' 'in1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 431 [1/2] (3.25ns)   --->   "%in2_load_41 = load i32* %in2_addr_41, align 4" [source/lab7_z2.c:5]   --->   Operation 431 'load' 'in2_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 432 [1/1] (2.70ns)   --->   "%add_ln5_41 = add nsw i32 %in1_load_41, %in2_load_41" [source/lab7_z2.c:5]   --->   Operation 432 'add' 'add_ln5_41' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [1/1] (3.25ns)   --->   "store i32 %add_ln5_41, i32* %out_addr_41, align 4" [source/lab7_z2.c:5]   --->   Operation 433 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 434 [2/2] (3.25ns)   --->   "%in1_load_42 = load i32* %in1_addr_42, align 4" [source/lab7_z2.c:5]   --->   Operation 434 'load' 'in1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 435 [2/2] (3.25ns)   --->   "%in2_load_42 = load i32* %in2_addr_42, align 4" [source/lab7_z2.c:5]   --->   Operation 435 'load' 'in2_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 436 [2/2] (3.25ns)   --->   "%in1_load_43 = load i32* %in1_addr_43, align 4" [source/lab7_z2.c:5]   --->   Operation 436 'load' 'in1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 437 [2/2] (3.25ns)   --->   "%in2_load_43 = load i32* %in2_addr_43, align 4" [source/lab7_z2.c:5]   --->   Operation 437 'load' 'in2_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 23 <SV = 22> <Delay = 9.21>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "%in1_addr_44 = getelementptr [100 x i32]* %in1, i64 0, i64 44" [source/lab7_z2.c:5]   --->   Operation 438 'getelementptr' 'in1_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%in1_addr_45 = getelementptr [100 x i32]* %in1, i64 0, i64 45" [source/lab7_z2.c:5]   --->   Operation 439 'getelementptr' 'in1_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%in2_addr_44 = getelementptr [100 x i32]* %in2, i64 0, i64 44" [source/lab7_z2.c:5]   --->   Operation 440 'getelementptr' 'in2_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%in2_addr_45 = getelementptr [100 x i32]* %in2, i64 0, i64 45" [source/lab7_z2.c:5]   --->   Operation 441 'getelementptr' 'in2_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%out_addr_42 = getelementptr [100 x i32]* %out_r, i64 0, i64 42" [source/lab7_z2.c:5]   --->   Operation 442 'getelementptr' 'out_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "%out_addr_43 = getelementptr [100 x i32]* %out_r, i64 0, i64 43" [source/lab7_z2.c:5]   --->   Operation 443 'getelementptr' 'out_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 444 [1/2] (3.25ns)   --->   "%in1_load_42 = load i32* %in1_addr_42, align 4" [source/lab7_z2.c:5]   --->   Operation 444 'load' 'in1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 445 [1/2] (3.25ns)   --->   "%in2_load_42 = load i32* %in2_addr_42, align 4" [source/lab7_z2.c:5]   --->   Operation 445 'load' 'in2_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 446 [1/1] (2.70ns)   --->   "%add_ln5_42 = add nsw i32 %in1_load_42, %in2_load_42" [source/lab7_z2.c:5]   --->   Operation 446 'add' 'add_ln5_42' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/1] (3.25ns)   --->   "store i32 %add_ln5_42, i32* %out_addr_42, align 4" [source/lab7_z2.c:5]   --->   Operation 447 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 448 [1/2] (3.25ns)   --->   "%in1_load_43 = load i32* %in1_addr_43, align 4" [source/lab7_z2.c:5]   --->   Operation 448 'load' 'in1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 449 [1/2] (3.25ns)   --->   "%in2_load_43 = load i32* %in2_addr_43, align 4" [source/lab7_z2.c:5]   --->   Operation 449 'load' 'in2_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 450 [1/1] (2.70ns)   --->   "%add_ln5_43 = add nsw i32 %in1_load_43, %in2_load_43" [source/lab7_z2.c:5]   --->   Operation 450 'add' 'add_ln5_43' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (3.25ns)   --->   "store i32 %add_ln5_43, i32* %out_addr_43, align 4" [source/lab7_z2.c:5]   --->   Operation 451 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 452 [2/2] (3.25ns)   --->   "%in1_load_44 = load i32* %in1_addr_44, align 4" [source/lab7_z2.c:5]   --->   Operation 452 'load' 'in1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 453 [2/2] (3.25ns)   --->   "%in2_load_44 = load i32* %in2_addr_44, align 4" [source/lab7_z2.c:5]   --->   Operation 453 'load' 'in2_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 454 [2/2] (3.25ns)   --->   "%in1_load_45 = load i32* %in1_addr_45, align 4" [source/lab7_z2.c:5]   --->   Operation 454 'load' 'in1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 455 [2/2] (3.25ns)   --->   "%in2_load_45 = load i32* %in2_addr_45, align 4" [source/lab7_z2.c:5]   --->   Operation 455 'load' 'in2_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 24 <SV = 23> <Delay = 9.21>
ST_24 : Operation 456 [1/1] (0.00ns)   --->   "%in1_addr_46 = getelementptr [100 x i32]* %in1, i64 0, i64 46" [source/lab7_z2.c:5]   --->   Operation 456 'getelementptr' 'in1_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%in1_addr_47 = getelementptr [100 x i32]* %in1, i64 0, i64 47" [source/lab7_z2.c:5]   --->   Operation 457 'getelementptr' 'in1_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%in2_addr_46 = getelementptr [100 x i32]* %in2, i64 0, i64 46" [source/lab7_z2.c:5]   --->   Operation 458 'getelementptr' 'in2_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%in2_addr_47 = getelementptr [100 x i32]* %in2, i64 0, i64 47" [source/lab7_z2.c:5]   --->   Operation 459 'getelementptr' 'in2_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%out_addr_44 = getelementptr [100 x i32]* %out_r, i64 0, i64 44" [source/lab7_z2.c:5]   --->   Operation 460 'getelementptr' 'out_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%out_addr_45 = getelementptr [100 x i32]* %out_r, i64 0, i64 45" [source/lab7_z2.c:5]   --->   Operation 461 'getelementptr' 'out_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/2] (3.25ns)   --->   "%in1_load_44 = load i32* %in1_addr_44, align 4" [source/lab7_z2.c:5]   --->   Operation 462 'load' 'in1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 463 [1/2] (3.25ns)   --->   "%in2_load_44 = load i32* %in2_addr_44, align 4" [source/lab7_z2.c:5]   --->   Operation 463 'load' 'in2_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 464 [1/1] (2.70ns)   --->   "%add_ln5_44 = add nsw i32 %in1_load_44, %in2_load_44" [source/lab7_z2.c:5]   --->   Operation 464 'add' 'add_ln5_44' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [1/1] (3.25ns)   --->   "store i32 %add_ln5_44, i32* %out_addr_44, align 4" [source/lab7_z2.c:5]   --->   Operation 465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 466 [1/2] (3.25ns)   --->   "%in1_load_45 = load i32* %in1_addr_45, align 4" [source/lab7_z2.c:5]   --->   Operation 466 'load' 'in1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 467 [1/2] (3.25ns)   --->   "%in2_load_45 = load i32* %in2_addr_45, align 4" [source/lab7_z2.c:5]   --->   Operation 467 'load' 'in2_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 468 [1/1] (2.70ns)   --->   "%add_ln5_45 = add nsw i32 %in1_load_45, %in2_load_45" [source/lab7_z2.c:5]   --->   Operation 468 'add' 'add_ln5_45' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [1/1] (3.25ns)   --->   "store i32 %add_ln5_45, i32* %out_addr_45, align 4" [source/lab7_z2.c:5]   --->   Operation 469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 470 [2/2] (3.25ns)   --->   "%in1_load_46 = load i32* %in1_addr_46, align 4" [source/lab7_z2.c:5]   --->   Operation 470 'load' 'in1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 471 [2/2] (3.25ns)   --->   "%in2_load_46 = load i32* %in2_addr_46, align 4" [source/lab7_z2.c:5]   --->   Operation 471 'load' 'in2_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 472 [2/2] (3.25ns)   --->   "%in1_load_47 = load i32* %in1_addr_47, align 4" [source/lab7_z2.c:5]   --->   Operation 472 'load' 'in1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 473 [2/2] (3.25ns)   --->   "%in2_load_47 = load i32* %in2_addr_47, align 4" [source/lab7_z2.c:5]   --->   Operation 473 'load' 'in2_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 25 <SV = 24> <Delay = 9.21>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%in1_addr_48 = getelementptr [100 x i32]* %in1, i64 0, i64 48" [source/lab7_z2.c:5]   --->   Operation 474 'getelementptr' 'in1_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (0.00ns)   --->   "%in1_addr_49 = getelementptr [100 x i32]* %in1, i64 0, i64 49" [source/lab7_z2.c:5]   --->   Operation 475 'getelementptr' 'in1_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%in2_addr_48 = getelementptr [100 x i32]* %in2, i64 0, i64 48" [source/lab7_z2.c:5]   --->   Operation 476 'getelementptr' 'in2_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "%in2_addr_49 = getelementptr [100 x i32]* %in2, i64 0, i64 49" [source/lab7_z2.c:5]   --->   Operation 477 'getelementptr' 'in2_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%out_addr_46 = getelementptr [100 x i32]* %out_r, i64 0, i64 46" [source/lab7_z2.c:5]   --->   Operation 478 'getelementptr' 'out_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%out_addr_47 = getelementptr [100 x i32]* %out_r, i64 0, i64 47" [source/lab7_z2.c:5]   --->   Operation 479 'getelementptr' 'out_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/2] (3.25ns)   --->   "%in1_load_46 = load i32* %in1_addr_46, align 4" [source/lab7_z2.c:5]   --->   Operation 480 'load' 'in1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 481 [1/2] (3.25ns)   --->   "%in2_load_46 = load i32* %in2_addr_46, align 4" [source/lab7_z2.c:5]   --->   Operation 481 'load' 'in2_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 482 [1/1] (2.70ns)   --->   "%add_ln5_46 = add nsw i32 %in1_load_46, %in2_load_46" [source/lab7_z2.c:5]   --->   Operation 482 'add' 'add_ln5_46' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/1] (3.25ns)   --->   "store i32 %add_ln5_46, i32* %out_addr_46, align 4" [source/lab7_z2.c:5]   --->   Operation 483 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 484 [1/2] (3.25ns)   --->   "%in1_load_47 = load i32* %in1_addr_47, align 4" [source/lab7_z2.c:5]   --->   Operation 484 'load' 'in1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 485 [1/2] (3.25ns)   --->   "%in2_load_47 = load i32* %in2_addr_47, align 4" [source/lab7_z2.c:5]   --->   Operation 485 'load' 'in2_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 486 [1/1] (2.70ns)   --->   "%add_ln5_47 = add nsw i32 %in1_load_47, %in2_load_47" [source/lab7_z2.c:5]   --->   Operation 486 'add' 'add_ln5_47' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/1] (3.25ns)   --->   "store i32 %add_ln5_47, i32* %out_addr_47, align 4" [source/lab7_z2.c:5]   --->   Operation 487 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 488 [2/2] (3.25ns)   --->   "%in1_load_48 = load i32* %in1_addr_48, align 4" [source/lab7_z2.c:5]   --->   Operation 488 'load' 'in1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 489 [2/2] (3.25ns)   --->   "%in2_load_48 = load i32* %in2_addr_48, align 4" [source/lab7_z2.c:5]   --->   Operation 489 'load' 'in2_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 490 [2/2] (3.25ns)   --->   "%in1_load_49 = load i32* %in1_addr_49, align 4" [source/lab7_z2.c:5]   --->   Operation 490 'load' 'in1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 491 [2/2] (3.25ns)   --->   "%in2_load_49 = load i32* %in2_addr_49, align 4" [source/lab7_z2.c:5]   --->   Operation 491 'load' 'in2_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 26 <SV = 25> <Delay = 9.21>
ST_26 : Operation 492 [1/1] (0.00ns)   --->   "%in1_addr_50 = getelementptr [100 x i32]* %in1, i64 0, i64 50" [source/lab7_z2.c:5]   --->   Operation 492 'getelementptr' 'in1_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%in1_addr_51 = getelementptr [100 x i32]* %in1, i64 0, i64 51" [source/lab7_z2.c:5]   --->   Operation 493 'getelementptr' 'in1_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%in2_addr_50 = getelementptr [100 x i32]* %in2, i64 0, i64 50" [source/lab7_z2.c:5]   --->   Operation 494 'getelementptr' 'in2_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%in2_addr_51 = getelementptr [100 x i32]* %in2, i64 0, i64 51" [source/lab7_z2.c:5]   --->   Operation 495 'getelementptr' 'in2_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%out_addr_48 = getelementptr [100 x i32]* %out_r, i64 0, i64 48" [source/lab7_z2.c:5]   --->   Operation 496 'getelementptr' 'out_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%out_addr_49 = getelementptr [100 x i32]* %out_r, i64 0, i64 49" [source/lab7_z2.c:5]   --->   Operation 497 'getelementptr' 'out_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 498 [1/2] (3.25ns)   --->   "%in1_load_48 = load i32* %in1_addr_48, align 4" [source/lab7_z2.c:5]   --->   Operation 498 'load' 'in1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 499 [1/2] (3.25ns)   --->   "%in2_load_48 = load i32* %in2_addr_48, align 4" [source/lab7_z2.c:5]   --->   Operation 499 'load' 'in2_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 500 [1/1] (2.70ns)   --->   "%add_ln5_48 = add nsw i32 %in1_load_48, %in2_load_48" [source/lab7_z2.c:5]   --->   Operation 500 'add' 'add_ln5_48' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 501 [1/1] (3.25ns)   --->   "store i32 %add_ln5_48, i32* %out_addr_48, align 4" [source/lab7_z2.c:5]   --->   Operation 501 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 502 [1/2] (3.25ns)   --->   "%in1_load_49 = load i32* %in1_addr_49, align 4" [source/lab7_z2.c:5]   --->   Operation 502 'load' 'in1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 503 [1/2] (3.25ns)   --->   "%in2_load_49 = load i32* %in2_addr_49, align 4" [source/lab7_z2.c:5]   --->   Operation 503 'load' 'in2_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 504 [1/1] (2.70ns)   --->   "%add_ln5_49 = add nsw i32 %in1_load_49, %in2_load_49" [source/lab7_z2.c:5]   --->   Operation 504 'add' 'add_ln5_49' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 505 [1/1] (3.25ns)   --->   "store i32 %add_ln5_49, i32* %out_addr_49, align 4" [source/lab7_z2.c:5]   --->   Operation 505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 506 [2/2] (3.25ns)   --->   "%in1_load_50 = load i32* %in1_addr_50, align 4" [source/lab7_z2.c:5]   --->   Operation 506 'load' 'in1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 507 [2/2] (3.25ns)   --->   "%in2_load_50 = load i32* %in2_addr_50, align 4" [source/lab7_z2.c:5]   --->   Operation 507 'load' 'in2_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 508 [2/2] (3.25ns)   --->   "%in1_load_51 = load i32* %in1_addr_51, align 4" [source/lab7_z2.c:5]   --->   Operation 508 'load' 'in1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_26 : Operation 509 [2/2] (3.25ns)   --->   "%in2_load_51 = load i32* %in2_addr_51, align 4" [source/lab7_z2.c:5]   --->   Operation 509 'load' 'in2_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 27 <SV = 26> <Delay = 9.21>
ST_27 : Operation 510 [1/1] (0.00ns)   --->   "%in1_addr_52 = getelementptr [100 x i32]* %in1, i64 0, i64 52" [source/lab7_z2.c:5]   --->   Operation 510 'getelementptr' 'in1_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 511 [1/1] (0.00ns)   --->   "%in1_addr_53 = getelementptr [100 x i32]* %in1, i64 0, i64 53" [source/lab7_z2.c:5]   --->   Operation 511 'getelementptr' 'in1_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%in2_addr_52 = getelementptr [100 x i32]* %in2, i64 0, i64 52" [source/lab7_z2.c:5]   --->   Operation 512 'getelementptr' 'in2_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%in2_addr_53 = getelementptr [100 x i32]* %in2, i64 0, i64 53" [source/lab7_z2.c:5]   --->   Operation 513 'getelementptr' 'in2_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%out_addr_50 = getelementptr [100 x i32]* %out_r, i64 0, i64 50" [source/lab7_z2.c:5]   --->   Operation 514 'getelementptr' 'out_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%out_addr_51 = getelementptr [100 x i32]* %out_r, i64 0, i64 51" [source/lab7_z2.c:5]   --->   Operation 515 'getelementptr' 'out_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 516 [1/2] (3.25ns)   --->   "%in1_load_50 = load i32* %in1_addr_50, align 4" [source/lab7_z2.c:5]   --->   Operation 516 'load' 'in1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 517 [1/2] (3.25ns)   --->   "%in2_load_50 = load i32* %in2_addr_50, align 4" [source/lab7_z2.c:5]   --->   Operation 517 'load' 'in2_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 518 [1/1] (2.70ns)   --->   "%add_ln5_50 = add nsw i32 %in1_load_50, %in2_load_50" [source/lab7_z2.c:5]   --->   Operation 518 'add' 'add_ln5_50' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 519 [1/1] (3.25ns)   --->   "store i32 %add_ln5_50, i32* %out_addr_50, align 4" [source/lab7_z2.c:5]   --->   Operation 519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 520 [1/2] (3.25ns)   --->   "%in1_load_51 = load i32* %in1_addr_51, align 4" [source/lab7_z2.c:5]   --->   Operation 520 'load' 'in1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 521 [1/2] (3.25ns)   --->   "%in2_load_51 = load i32* %in2_addr_51, align 4" [source/lab7_z2.c:5]   --->   Operation 521 'load' 'in2_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 522 [1/1] (2.70ns)   --->   "%add_ln5_51 = add nsw i32 %in1_load_51, %in2_load_51" [source/lab7_z2.c:5]   --->   Operation 522 'add' 'add_ln5_51' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [1/1] (3.25ns)   --->   "store i32 %add_ln5_51, i32* %out_addr_51, align 4" [source/lab7_z2.c:5]   --->   Operation 523 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 524 [2/2] (3.25ns)   --->   "%in1_load_52 = load i32* %in1_addr_52, align 4" [source/lab7_z2.c:5]   --->   Operation 524 'load' 'in1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 525 [2/2] (3.25ns)   --->   "%in2_load_52 = load i32* %in2_addr_52, align 4" [source/lab7_z2.c:5]   --->   Operation 525 'load' 'in2_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 526 [2/2] (3.25ns)   --->   "%in1_load_53 = load i32* %in1_addr_53, align 4" [source/lab7_z2.c:5]   --->   Operation 526 'load' 'in1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_27 : Operation 527 [2/2] (3.25ns)   --->   "%in2_load_53 = load i32* %in2_addr_53, align 4" [source/lab7_z2.c:5]   --->   Operation 527 'load' 'in2_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 28 <SV = 27> <Delay = 9.21>
ST_28 : Operation 528 [1/1] (0.00ns)   --->   "%in1_addr_54 = getelementptr [100 x i32]* %in1, i64 0, i64 54" [source/lab7_z2.c:5]   --->   Operation 528 'getelementptr' 'in1_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 529 [1/1] (0.00ns)   --->   "%in1_addr_55 = getelementptr [100 x i32]* %in1, i64 0, i64 55" [source/lab7_z2.c:5]   --->   Operation 529 'getelementptr' 'in1_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 530 [1/1] (0.00ns)   --->   "%in2_addr_54 = getelementptr [100 x i32]* %in2, i64 0, i64 54" [source/lab7_z2.c:5]   --->   Operation 530 'getelementptr' 'in2_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%in2_addr_55 = getelementptr [100 x i32]* %in2, i64 0, i64 55" [source/lab7_z2.c:5]   --->   Operation 531 'getelementptr' 'in2_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%out_addr_52 = getelementptr [100 x i32]* %out_r, i64 0, i64 52" [source/lab7_z2.c:5]   --->   Operation 532 'getelementptr' 'out_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%out_addr_53 = getelementptr [100 x i32]* %out_r, i64 0, i64 53" [source/lab7_z2.c:5]   --->   Operation 533 'getelementptr' 'out_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/2] (3.25ns)   --->   "%in1_load_52 = load i32* %in1_addr_52, align 4" [source/lab7_z2.c:5]   --->   Operation 534 'load' 'in1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 535 [1/2] (3.25ns)   --->   "%in2_load_52 = load i32* %in2_addr_52, align 4" [source/lab7_z2.c:5]   --->   Operation 535 'load' 'in2_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 536 [1/1] (2.70ns)   --->   "%add_ln5_52 = add nsw i32 %in1_load_52, %in2_load_52" [source/lab7_z2.c:5]   --->   Operation 536 'add' 'add_ln5_52' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 537 [1/1] (3.25ns)   --->   "store i32 %add_ln5_52, i32* %out_addr_52, align 4" [source/lab7_z2.c:5]   --->   Operation 537 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 538 [1/2] (3.25ns)   --->   "%in1_load_53 = load i32* %in1_addr_53, align 4" [source/lab7_z2.c:5]   --->   Operation 538 'load' 'in1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 539 [1/2] (3.25ns)   --->   "%in2_load_53 = load i32* %in2_addr_53, align 4" [source/lab7_z2.c:5]   --->   Operation 539 'load' 'in2_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 540 [1/1] (2.70ns)   --->   "%add_ln5_53 = add nsw i32 %in1_load_53, %in2_load_53" [source/lab7_z2.c:5]   --->   Operation 540 'add' 'add_ln5_53' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [1/1] (3.25ns)   --->   "store i32 %add_ln5_53, i32* %out_addr_53, align 4" [source/lab7_z2.c:5]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 542 [2/2] (3.25ns)   --->   "%in1_load_54 = load i32* %in1_addr_54, align 4" [source/lab7_z2.c:5]   --->   Operation 542 'load' 'in1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 543 [2/2] (3.25ns)   --->   "%in2_load_54 = load i32* %in2_addr_54, align 4" [source/lab7_z2.c:5]   --->   Operation 543 'load' 'in2_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 544 [2/2] (3.25ns)   --->   "%in1_load_55 = load i32* %in1_addr_55, align 4" [source/lab7_z2.c:5]   --->   Operation 544 'load' 'in1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 545 [2/2] (3.25ns)   --->   "%in2_load_55 = load i32* %in2_addr_55, align 4" [source/lab7_z2.c:5]   --->   Operation 545 'load' 'in2_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 29 <SV = 28> <Delay = 9.21>
ST_29 : Operation 546 [1/1] (0.00ns)   --->   "%in1_addr_56 = getelementptr [100 x i32]* %in1, i64 0, i64 56" [source/lab7_z2.c:5]   --->   Operation 546 'getelementptr' 'in1_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 547 [1/1] (0.00ns)   --->   "%in1_addr_57 = getelementptr [100 x i32]* %in1, i64 0, i64 57" [source/lab7_z2.c:5]   --->   Operation 547 'getelementptr' 'in1_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 548 [1/1] (0.00ns)   --->   "%in2_addr_56 = getelementptr [100 x i32]* %in2, i64 0, i64 56" [source/lab7_z2.c:5]   --->   Operation 548 'getelementptr' 'in2_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%in2_addr_57 = getelementptr [100 x i32]* %in2, i64 0, i64 57" [source/lab7_z2.c:5]   --->   Operation 549 'getelementptr' 'in2_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%out_addr_54 = getelementptr [100 x i32]* %out_r, i64 0, i64 54" [source/lab7_z2.c:5]   --->   Operation 550 'getelementptr' 'out_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%out_addr_55 = getelementptr [100 x i32]* %out_r, i64 0, i64 55" [source/lab7_z2.c:5]   --->   Operation 551 'getelementptr' 'out_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 552 [1/2] (3.25ns)   --->   "%in1_load_54 = load i32* %in1_addr_54, align 4" [source/lab7_z2.c:5]   --->   Operation 552 'load' 'in1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 553 [1/2] (3.25ns)   --->   "%in2_load_54 = load i32* %in2_addr_54, align 4" [source/lab7_z2.c:5]   --->   Operation 553 'load' 'in2_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 554 [1/1] (2.70ns)   --->   "%add_ln5_54 = add nsw i32 %in1_load_54, %in2_load_54" [source/lab7_z2.c:5]   --->   Operation 554 'add' 'add_ln5_54' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [1/1] (3.25ns)   --->   "store i32 %add_ln5_54, i32* %out_addr_54, align 4" [source/lab7_z2.c:5]   --->   Operation 555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 556 [1/2] (3.25ns)   --->   "%in1_load_55 = load i32* %in1_addr_55, align 4" [source/lab7_z2.c:5]   --->   Operation 556 'load' 'in1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 557 [1/2] (3.25ns)   --->   "%in2_load_55 = load i32* %in2_addr_55, align 4" [source/lab7_z2.c:5]   --->   Operation 557 'load' 'in2_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 558 [1/1] (2.70ns)   --->   "%add_ln5_55 = add nsw i32 %in1_load_55, %in2_load_55" [source/lab7_z2.c:5]   --->   Operation 558 'add' 'add_ln5_55' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 559 [1/1] (3.25ns)   --->   "store i32 %add_ln5_55, i32* %out_addr_55, align 4" [source/lab7_z2.c:5]   --->   Operation 559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 560 [2/2] (3.25ns)   --->   "%in1_load_56 = load i32* %in1_addr_56, align 4" [source/lab7_z2.c:5]   --->   Operation 560 'load' 'in1_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 561 [2/2] (3.25ns)   --->   "%in2_load_56 = load i32* %in2_addr_56, align 4" [source/lab7_z2.c:5]   --->   Operation 561 'load' 'in2_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 562 [2/2] (3.25ns)   --->   "%in1_load_57 = load i32* %in1_addr_57, align 4" [source/lab7_z2.c:5]   --->   Operation 562 'load' 'in1_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 563 [2/2] (3.25ns)   --->   "%in2_load_57 = load i32* %in2_addr_57, align 4" [source/lab7_z2.c:5]   --->   Operation 563 'load' 'in2_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 30 <SV = 29> <Delay = 9.21>
ST_30 : Operation 564 [1/1] (0.00ns)   --->   "%in1_addr_58 = getelementptr [100 x i32]* %in1, i64 0, i64 58" [source/lab7_z2.c:5]   --->   Operation 564 'getelementptr' 'in1_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%in1_addr_59 = getelementptr [100 x i32]* %in1, i64 0, i64 59" [source/lab7_z2.c:5]   --->   Operation 565 'getelementptr' 'in1_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%in2_addr_58 = getelementptr [100 x i32]* %in2, i64 0, i64 58" [source/lab7_z2.c:5]   --->   Operation 566 'getelementptr' 'in2_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [1/1] (0.00ns)   --->   "%in2_addr_59 = getelementptr [100 x i32]* %in2, i64 0, i64 59" [source/lab7_z2.c:5]   --->   Operation 567 'getelementptr' 'in2_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 568 [1/1] (0.00ns)   --->   "%out_addr_56 = getelementptr [100 x i32]* %out_r, i64 0, i64 56" [source/lab7_z2.c:5]   --->   Operation 568 'getelementptr' 'out_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 569 [1/1] (0.00ns)   --->   "%out_addr_57 = getelementptr [100 x i32]* %out_r, i64 0, i64 57" [source/lab7_z2.c:5]   --->   Operation 569 'getelementptr' 'out_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 570 [1/2] (3.25ns)   --->   "%in1_load_56 = load i32* %in1_addr_56, align 4" [source/lab7_z2.c:5]   --->   Operation 570 'load' 'in1_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 571 [1/2] (3.25ns)   --->   "%in2_load_56 = load i32* %in2_addr_56, align 4" [source/lab7_z2.c:5]   --->   Operation 571 'load' 'in2_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 572 [1/1] (2.70ns)   --->   "%add_ln5_56 = add nsw i32 %in1_load_56, %in2_load_56" [source/lab7_z2.c:5]   --->   Operation 572 'add' 'add_ln5_56' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 573 [1/1] (3.25ns)   --->   "store i32 %add_ln5_56, i32* %out_addr_56, align 4" [source/lab7_z2.c:5]   --->   Operation 573 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 574 [1/2] (3.25ns)   --->   "%in1_load_57 = load i32* %in1_addr_57, align 4" [source/lab7_z2.c:5]   --->   Operation 574 'load' 'in1_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 575 [1/2] (3.25ns)   --->   "%in2_load_57 = load i32* %in2_addr_57, align 4" [source/lab7_z2.c:5]   --->   Operation 575 'load' 'in2_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 576 [1/1] (2.70ns)   --->   "%add_ln5_57 = add nsw i32 %in1_load_57, %in2_load_57" [source/lab7_z2.c:5]   --->   Operation 576 'add' 'add_ln5_57' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 577 [1/1] (3.25ns)   --->   "store i32 %add_ln5_57, i32* %out_addr_57, align 4" [source/lab7_z2.c:5]   --->   Operation 577 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 578 [2/2] (3.25ns)   --->   "%in1_load_58 = load i32* %in1_addr_58, align 4" [source/lab7_z2.c:5]   --->   Operation 578 'load' 'in1_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 579 [2/2] (3.25ns)   --->   "%in2_load_58 = load i32* %in2_addr_58, align 4" [source/lab7_z2.c:5]   --->   Operation 579 'load' 'in2_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 580 [2/2] (3.25ns)   --->   "%in1_load_59 = load i32* %in1_addr_59, align 4" [source/lab7_z2.c:5]   --->   Operation 580 'load' 'in1_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_30 : Operation 581 [2/2] (3.25ns)   --->   "%in2_load_59 = load i32* %in2_addr_59, align 4" [source/lab7_z2.c:5]   --->   Operation 581 'load' 'in2_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 31 <SV = 30> <Delay = 9.21>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%in1_addr_60 = getelementptr [100 x i32]* %in1, i64 0, i64 60" [source/lab7_z2.c:5]   --->   Operation 582 'getelementptr' 'in1_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%in1_addr_61 = getelementptr [100 x i32]* %in1, i64 0, i64 61" [source/lab7_z2.c:5]   --->   Operation 583 'getelementptr' 'in1_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (0.00ns)   --->   "%in2_addr_60 = getelementptr [100 x i32]* %in2, i64 0, i64 60" [source/lab7_z2.c:5]   --->   Operation 584 'getelementptr' 'in2_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%in2_addr_61 = getelementptr [100 x i32]* %in2, i64 0, i64 61" [source/lab7_z2.c:5]   --->   Operation 585 'getelementptr' 'in2_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%out_addr_58 = getelementptr [100 x i32]* %out_r, i64 0, i64 58" [source/lab7_z2.c:5]   --->   Operation 586 'getelementptr' 'out_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (0.00ns)   --->   "%out_addr_59 = getelementptr [100 x i32]* %out_r, i64 0, i64 59" [source/lab7_z2.c:5]   --->   Operation 587 'getelementptr' 'out_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 588 [1/2] (3.25ns)   --->   "%in1_load_58 = load i32* %in1_addr_58, align 4" [source/lab7_z2.c:5]   --->   Operation 588 'load' 'in1_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 589 [1/2] (3.25ns)   --->   "%in2_load_58 = load i32* %in2_addr_58, align 4" [source/lab7_z2.c:5]   --->   Operation 589 'load' 'in2_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 590 [1/1] (2.70ns)   --->   "%add_ln5_58 = add nsw i32 %in1_load_58, %in2_load_58" [source/lab7_z2.c:5]   --->   Operation 590 'add' 'add_ln5_58' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 591 [1/1] (3.25ns)   --->   "store i32 %add_ln5_58, i32* %out_addr_58, align 4" [source/lab7_z2.c:5]   --->   Operation 591 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 592 [1/2] (3.25ns)   --->   "%in1_load_59 = load i32* %in1_addr_59, align 4" [source/lab7_z2.c:5]   --->   Operation 592 'load' 'in1_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 593 [1/2] (3.25ns)   --->   "%in2_load_59 = load i32* %in2_addr_59, align 4" [source/lab7_z2.c:5]   --->   Operation 593 'load' 'in2_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 594 [1/1] (2.70ns)   --->   "%add_ln5_59 = add nsw i32 %in1_load_59, %in2_load_59" [source/lab7_z2.c:5]   --->   Operation 594 'add' 'add_ln5_59' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 595 [1/1] (3.25ns)   --->   "store i32 %add_ln5_59, i32* %out_addr_59, align 4" [source/lab7_z2.c:5]   --->   Operation 595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 596 [2/2] (3.25ns)   --->   "%in1_load_60 = load i32* %in1_addr_60, align 4" [source/lab7_z2.c:5]   --->   Operation 596 'load' 'in1_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 597 [2/2] (3.25ns)   --->   "%in2_load_60 = load i32* %in2_addr_60, align 4" [source/lab7_z2.c:5]   --->   Operation 597 'load' 'in2_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 598 [2/2] (3.25ns)   --->   "%in1_load_61 = load i32* %in1_addr_61, align 4" [source/lab7_z2.c:5]   --->   Operation 598 'load' 'in1_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_31 : Operation 599 [2/2] (3.25ns)   --->   "%in2_load_61 = load i32* %in2_addr_61, align 4" [source/lab7_z2.c:5]   --->   Operation 599 'load' 'in2_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 32 <SV = 31> <Delay = 9.21>
ST_32 : Operation 600 [1/1] (0.00ns)   --->   "%in1_addr_62 = getelementptr [100 x i32]* %in1, i64 0, i64 62" [source/lab7_z2.c:5]   --->   Operation 600 'getelementptr' 'in1_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 601 [1/1] (0.00ns)   --->   "%in1_addr_63 = getelementptr [100 x i32]* %in1, i64 0, i64 63" [source/lab7_z2.c:5]   --->   Operation 601 'getelementptr' 'in1_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 602 [1/1] (0.00ns)   --->   "%in2_addr_62 = getelementptr [100 x i32]* %in2, i64 0, i64 62" [source/lab7_z2.c:5]   --->   Operation 602 'getelementptr' 'in2_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "%in2_addr_63 = getelementptr [100 x i32]* %in2, i64 0, i64 63" [source/lab7_z2.c:5]   --->   Operation 603 'getelementptr' 'in2_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 604 [1/1] (0.00ns)   --->   "%out_addr_60 = getelementptr [100 x i32]* %out_r, i64 0, i64 60" [source/lab7_z2.c:5]   --->   Operation 604 'getelementptr' 'out_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 605 [1/1] (0.00ns)   --->   "%out_addr_61 = getelementptr [100 x i32]* %out_r, i64 0, i64 61" [source/lab7_z2.c:5]   --->   Operation 605 'getelementptr' 'out_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 606 [1/2] (3.25ns)   --->   "%in1_load_60 = load i32* %in1_addr_60, align 4" [source/lab7_z2.c:5]   --->   Operation 606 'load' 'in1_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 607 [1/2] (3.25ns)   --->   "%in2_load_60 = load i32* %in2_addr_60, align 4" [source/lab7_z2.c:5]   --->   Operation 607 'load' 'in2_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 608 [1/1] (2.70ns)   --->   "%add_ln5_60 = add nsw i32 %in1_load_60, %in2_load_60" [source/lab7_z2.c:5]   --->   Operation 608 'add' 'add_ln5_60' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [1/1] (3.25ns)   --->   "store i32 %add_ln5_60, i32* %out_addr_60, align 4" [source/lab7_z2.c:5]   --->   Operation 609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 610 [1/2] (3.25ns)   --->   "%in1_load_61 = load i32* %in1_addr_61, align 4" [source/lab7_z2.c:5]   --->   Operation 610 'load' 'in1_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 611 [1/2] (3.25ns)   --->   "%in2_load_61 = load i32* %in2_addr_61, align 4" [source/lab7_z2.c:5]   --->   Operation 611 'load' 'in2_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 612 [1/1] (2.70ns)   --->   "%add_ln5_61 = add nsw i32 %in1_load_61, %in2_load_61" [source/lab7_z2.c:5]   --->   Operation 612 'add' 'add_ln5_61' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 613 [1/1] (3.25ns)   --->   "store i32 %add_ln5_61, i32* %out_addr_61, align 4" [source/lab7_z2.c:5]   --->   Operation 613 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 614 [2/2] (3.25ns)   --->   "%in1_load_62 = load i32* %in1_addr_62, align 4" [source/lab7_z2.c:5]   --->   Operation 614 'load' 'in1_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 615 [2/2] (3.25ns)   --->   "%in2_load_62 = load i32* %in2_addr_62, align 4" [source/lab7_z2.c:5]   --->   Operation 615 'load' 'in2_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 616 [2/2] (3.25ns)   --->   "%in1_load_63 = load i32* %in1_addr_63, align 4" [source/lab7_z2.c:5]   --->   Operation 616 'load' 'in1_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_32 : Operation 617 [2/2] (3.25ns)   --->   "%in2_load_63 = load i32* %in2_addr_63, align 4" [source/lab7_z2.c:5]   --->   Operation 617 'load' 'in2_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 33 <SV = 32> <Delay = 9.21>
ST_33 : Operation 618 [1/1] (0.00ns)   --->   "%in1_addr_64 = getelementptr [100 x i32]* %in1, i64 0, i64 64" [source/lab7_z2.c:5]   --->   Operation 618 'getelementptr' 'in1_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%in1_addr_65 = getelementptr [100 x i32]* %in1, i64 0, i64 65" [source/lab7_z2.c:5]   --->   Operation 619 'getelementptr' 'in1_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%in2_addr_64 = getelementptr [100 x i32]* %in2, i64 0, i64 64" [source/lab7_z2.c:5]   --->   Operation 620 'getelementptr' 'in2_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 621 [1/1] (0.00ns)   --->   "%in2_addr_65 = getelementptr [100 x i32]* %in2, i64 0, i64 65" [source/lab7_z2.c:5]   --->   Operation 621 'getelementptr' 'in2_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 622 [1/1] (0.00ns)   --->   "%out_addr_62 = getelementptr [100 x i32]* %out_r, i64 0, i64 62" [source/lab7_z2.c:5]   --->   Operation 622 'getelementptr' 'out_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 623 [1/1] (0.00ns)   --->   "%out_addr_63 = getelementptr [100 x i32]* %out_r, i64 0, i64 63" [source/lab7_z2.c:5]   --->   Operation 623 'getelementptr' 'out_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 624 [1/2] (3.25ns)   --->   "%in1_load_62 = load i32* %in1_addr_62, align 4" [source/lab7_z2.c:5]   --->   Operation 624 'load' 'in1_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 625 [1/2] (3.25ns)   --->   "%in2_load_62 = load i32* %in2_addr_62, align 4" [source/lab7_z2.c:5]   --->   Operation 625 'load' 'in2_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 626 [1/1] (2.70ns)   --->   "%add_ln5_62 = add nsw i32 %in1_load_62, %in2_load_62" [source/lab7_z2.c:5]   --->   Operation 626 'add' 'add_ln5_62' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 627 [1/1] (3.25ns)   --->   "store i32 %add_ln5_62, i32* %out_addr_62, align 4" [source/lab7_z2.c:5]   --->   Operation 627 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 628 [1/2] (3.25ns)   --->   "%in1_load_63 = load i32* %in1_addr_63, align 4" [source/lab7_z2.c:5]   --->   Operation 628 'load' 'in1_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 629 [1/2] (3.25ns)   --->   "%in2_load_63 = load i32* %in2_addr_63, align 4" [source/lab7_z2.c:5]   --->   Operation 629 'load' 'in2_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 630 [1/1] (2.70ns)   --->   "%add_ln5_63 = add nsw i32 %in1_load_63, %in2_load_63" [source/lab7_z2.c:5]   --->   Operation 630 'add' 'add_ln5_63' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 631 [1/1] (3.25ns)   --->   "store i32 %add_ln5_63, i32* %out_addr_63, align 4" [source/lab7_z2.c:5]   --->   Operation 631 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 632 [2/2] (3.25ns)   --->   "%in1_load_64 = load i32* %in1_addr_64, align 4" [source/lab7_z2.c:5]   --->   Operation 632 'load' 'in1_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 633 [2/2] (3.25ns)   --->   "%in2_load_64 = load i32* %in2_addr_64, align 4" [source/lab7_z2.c:5]   --->   Operation 633 'load' 'in2_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 634 [2/2] (3.25ns)   --->   "%in1_load_65 = load i32* %in1_addr_65, align 4" [source/lab7_z2.c:5]   --->   Operation 634 'load' 'in1_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_33 : Operation 635 [2/2] (3.25ns)   --->   "%in2_load_65 = load i32* %in2_addr_65, align 4" [source/lab7_z2.c:5]   --->   Operation 635 'load' 'in2_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 34 <SV = 33> <Delay = 9.21>
ST_34 : Operation 636 [1/1] (0.00ns)   --->   "%in1_addr_66 = getelementptr [100 x i32]* %in1, i64 0, i64 66" [source/lab7_z2.c:5]   --->   Operation 636 'getelementptr' 'in1_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 637 [1/1] (0.00ns)   --->   "%in1_addr_67 = getelementptr [100 x i32]* %in1, i64 0, i64 67" [source/lab7_z2.c:5]   --->   Operation 637 'getelementptr' 'in1_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 638 [1/1] (0.00ns)   --->   "%in2_addr_66 = getelementptr [100 x i32]* %in2, i64 0, i64 66" [source/lab7_z2.c:5]   --->   Operation 638 'getelementptr' 'in2_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 639 [1/1] (0.00ns)   --->   "%in2_addr_67 = getelementptr [100 x i32]* %in2, i64 0, i64 67" [source/lab7_z2.c:5]   --->   Operation 639 'getelementptr' 'in2_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%out_addr_64 = getelementptr [100 x i32]* %out_r, i64 0, i64 64" [source/lab7_z2.c:5]   --->   Operation 640 'getelementptr' 'out_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 641 [1/1] (0.00ns)   --->   "%out_addr_65 = getelementptr [100 x i32]* %out_r, i64 0, i64 65" [source/lab7_z2.c:5]   --->   Operation 641 'getelementptr' 'out_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 642 [1/2] (3.25ns)   --->   "%in1_load_64 = load i32* %in1_addr_64, align 4" [source/lab7_z2.c:5]   --->   Operation 642 'load' 'in1_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 643 [1/2] (3.25ns)   --->   "%in2_load_64 = load i32* %in2_addr_64, align 4" [source/lab7_z2.c:5]   --->   Operation 643 'load' 'in2_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 644 [1/1] (2.70ns)   --->   "%add_ln5_64 = add nsw i32 %in1_load_64, %in2_load_64" [source/lab7_z2.c:5]   --->   Operation 644 'add' 'add_ln5_64' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 645 [1/1] (3.25ns)   --->   "store i32 %add_ln5_64, i32* %out_addr_64, align 4" [source/lab7_z2.c:5]   --->   Operation 645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 646 [1/2] (3.25ns)   --->   "%in1_load_65 = load i32* %in1_addr_65, align 4" [source/lab7_z2.c:5]   --->   Operation 646 'load' 'in1_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 647 [1/2] (3.25ns)   --->   "%in2_load_65 = load i32* %in2_addr_65, align 4" [source/lab7_z2.c:5]   --->   Operation 647 'load' 'in2_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 648 [1/1] (2.70ns)   --->   "%add_ln5_65 = add nsw i32 %in1_load_65, %in2_load_65" [source/lab7_z2.c:5]   --->   Operation 648 'add' 'add_ln5_65' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 649 [1/1] (3.25ns)   --->   "store i32 %add_ln5_65, i32* %out_addr_65, align 4" [source/lab7_z2.c:5]   --->   Operation 649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 650 [2/2] (3.25ns)   --->   "%in1_load_66 = load i32* %in1_addr_66, align 4" [source/lab7_z2.c:5]   --->   Operation 650 'load' 'in1_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 651 [2/2] (3.25ns)   --->   "%in2_load_66 = load i32* %in2_addr_66, align 4" [source/lab7_z2.c:5]   --->   Operation 651 'load' 'in2_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 652 [2/2] (3.25ns)   --->   "%in1_load_67 = load i32* %in1_addr_67, align 4" [source/lab7_z2.c:5]   --->   Operation 652 'load' 'in1_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 653 [2/2] (3.25ns)   --->   "%in2_load_67 = load i32* %in2_addr_67, align 4" [source/lab7_z2.c:5]   --->   Operation 653 'load' 'in2_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 35 <SV = 34> <Delay = 9.21>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%in1_addr_68 = getelementptr [100 x i32]* %in1, i64 0, i64 68" [source/lab7_z2.c:5]   --->   Operation 654 'getelementptr' 'in1_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%in1_addr_69 = getelementptr [100 x i32]* %in1, i64 0, i64 69" [source/lab7_z2.c:5]   --->   Operation 655 'getelementptr' 'in1_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%in2_addr_68 = getelementptr [100 x i32]* %in2, i64 0, i64 68" [source/lab7_z2.c:5]   --->   Operation 656 'getelementptr' 'in2_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 657 [1/1] (0.00ns)   --->   "%in2_addr_69 = getelementptr [100 x i32]* %in2, i64 0, i64 69" [source/lab7_z2.c:5]   --->   Operation 657 'getelementptr' 'in2_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 658 [1/1] (0.00ns)   --->   "%out_addr_66 = getelementptr [100 x i32]* %out_r, i64 0, i64 66" [source/lab7_z2.c:5]   --->   Operation 658 'getelementptr' 'out_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 659 [1/1] (0.00ns)   --->   "%out_addr_67 = getelementptr [100 x i32]* %out_r, i64 0, i64 67" [source/lab7_z2.c:5]   --->   Operation 659 'getelementptr' 'out_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 660 [1/2] (3.25ns)   --->   "%in1_load_66 = load i32* %in1_addr_66, align 4" [source/lab7_z2.c:5]   --->   Operation 660 'load' 'in1_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 661 [1/2] (3.25ns)   --->   "%in2_load_66 = load i32* %in2_addr_66, align 4" [source/lab7_z2.c:5]   --->   Operation 661 'load' 'in2_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 662 [1/1] (2.70ns)   --->   "%add_ln5_66 = add nsw i32 %in1_load_66, %in2_load_66" [source/lab7_z2.c:5]   --->   Operation 662 'add' 'add_ln5_66' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 663 [1/1] (3.25ns)   --->   "store i32 %add_ln5_66, i32* %out_addr_66, align 4" [source/lab7_z2.c:5]   --->   Operation 663 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 664 [1/2] (3.25ns)   --->   "%in1_load_67 = load i32* %in1_addr_67, align 4" [source/lab7_z2.c:5]   --->   Operation 664 'load' 'in1_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 665 [1/2] (3.25ns)   --->   "%in2_load_67 = load i32* %in2_addr_67, align 4" [source/lab7_z2.c:5]   --->   Operation 665 'load' 'in2_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 666 [1/1] (2.70ns)   --->   "%add_ln5_67 = add nsw i32 %in1_load_67, %in2_load_67" [source/lab7_z2.c:5]   --->   Operation 666 'add' 'add_ln5_67' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 667 [1/1] (3.25ns)   --->   "store i32 %add_ln5_67, i32* %out_addr_67, align 4" [source/lab7_z2.c:5]   --->   Operation 667 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 668 [2/2] (3.25ns)   --->   "%in1_load_68 = load i32* %in1_addr_68, align 4" [source/lab7_z2.c:5]   --->   Operation 668 'load' 'in1_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 669 [2/2] (3.25ns)   --->   "%in2_load_68 = load i32* %in2_addr_68, align 4" [source/lab7_z2.c:5]   --->   Operation 669 'load' 'in2_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 670 [2/2] (3.25ns)   --->   "%in1_load_69 = load i32* %in1_addr_69, align 4" [source/lab7_z2.c:5]   --->   Operation 670 'load' 'in1_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 671 [2/2] (3.25ns)   --->   "%in2_load_69 = load i32* %in2_addr_69, align 4" [source/lab7_z2.c:5]   --->   Operation 671 'load' 'in2_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 36 <SV = 35> <Delay = 9.21>
ST_36 : Operation 672 [1/1] (0.00ns)   --->   "%in1_addr_70 = getelementptr [100 x i32]* %in1, i64 0, i64 70" [source/lab7_z2.c:5]   --->   Operation 672 'getelementptr' 'in1_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 673 [1/1] (0.00ns)   --->   "%in1_addr_71 = getelementptr [100 x i32]* %in1, i64 0, i64 71" [source/lab7_z2.c:5]   --->   Operation 673 'getelementptr' 'in1_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 674 [1/1] (0.00ns)   --->   "%in2_addr_70 = getelementptr [100 x i32]* %in2, i64 0, i64 70" [source/lab7_z2.c:5]   --->   Operation 674 'getelementptr' 'in2_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 675 [1/1] (0.00ns)   --->   "%in2_addr_71 = getelementptr [100 x i32]* %in2, i64 0, i64 71" [source/lab7_z2.c:5]   --->   Operation 675 'getelementptr' 'in2_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 676 [1/1] (0.00ns)   --->   "%out_addr_68 = getelementptr [100 x i32]* %out_r, i64 0, i64 68" [source/lab7_z2.c:5]   --->   Operation 676 'getelementptr' 'out_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 677 [1/1] (0.00ns)   --->   "%out_addr_69 = getelementptr [100 x i32]* %out_r, i64 0, i64 69" [source/lab7_z2.c:5]   --->   Operation 677 'getelementptr' 'out_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 678 [1/2] (3.25ns)   --->   "%in1_load_68 = load i32* %in1_addr_68, align 4" [source/lab7_z2.c:5]   --->   Operation 678 'load' 'in1_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 679 [1/2] (3.25ns)   --->   "%in2_load_68 = load i32* %in2_addr_68, align 4" [source/lab7_z2.c:5]   --->   Operation 679 'load' 'in2_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 680 [1/1] (2.70ns)   --->   "%add_ln5_68 = add nsw i32 %in1_load_68, %in2_load_68" [source/lab7_z2.c:5]   --->   Operation 680 'add' 'add_ln5_68' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 681 [1/1] (3.25ns)   --->   "store i32 %add_ln5_68, i32* %out_addr_68, align 4" [source/lab7_z2.c:5]   --->   Operation 681 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 682 [1/2] (3.25ns)   --->   "%in1_load_69 = load i32* %in1_addr_69, align 4" [source/lab7_z2.c:5]   --->   Operation 682 'load' 'in1_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 683 [1/2] (3.25ns)   --->   "%in2_load_69 = load i32* %in2_addr_69, align 4" [source/lab7_z2.c:5]   --->   Operation 683 'load' 'in2_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 684 [1/1] (2.70ns)   --->   "%add_ln5_69 = add nsw i32 %in1_load_69, %in2_load_69" [source/lab7_z2.c:5]   --->   Operation 684 'add' 'add_ln5_69' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 685 [1/1] (3.25ns)   --->   "store i32 %add_ln5_69, i32* %out_addr_69, align 4" [source/lab7_z2.c:5]   --->   Operation 685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 686 [2/2] (3.25ns)   --->   "%in1_load_70 = load i32* %in1_addr_70, align 4" [source/lab7_z2.c:5]   --->   Operation 686 'load' 'in1_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 687 [2/2] (3.25ns)   --->   "%in2_load_70 = load i32* %in2_addr_70, align 4" [source/lab7_z2.c:5]   --->   Operation 687 'load' 'in2_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 688 [2/2] (3.25ns)   --->   "%in1_load_71 = load i32* %in1_addr_71, align 4" [source/lab7_z2.c:5]   --->   Operation 688 'load' 'in1_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 689 [2/2] (3.25ns)   --->   "%in2_load_71 = load i32* %in2_addr_71, align 4" [source/lab7_z2.c:5]   --->   Operation 689 'load' 'in2_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 37 <SV = 36> <Delay = 9.21>
ST_37 : Operation 690 [1/1] (0.00ns)   --->   "%in1_addr_72 = getelementptr [100 x i32]* %in1, i64 0, i64 72" [source/lab7_z2.c:5]   --->   Operation 690 'getelementptr' 'in1_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 691 [1/1] (0.00ns)   --->   "%in1_addr_73 = getelementptr [100 x i32]* %in1, i64 0, i64 73" [source/lab7_z2.c:5]   --->   Operation 691 'getelementptr' 'in1_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 692 [1/1] (0.00ns)   --->   "%in2_addr_72 = getelementptr [100 x i32]* %in2, i64 0, i64 72" [source/lab7_z2.c:5]   --->   Operation 692 'getelementptr' 'in2_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 693 [1/1] (0.00ns)   --->   "%in2_addr_73 = getelementptr [100 x i32]* %in2, i64 0, i64 73" [source/lab7_z2.c:5]   --->   Operation 693 'getelementptr' 'in2_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 694 [1/1] (0.00ns)   --->   "%out_addr_70 = getelementptr [100 x i32]* %out_r, i64 0, i64 70" [source/lab7_z2.c:5]   --->   Operation 694 'getelementptr' 'out_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 695 [1/1] (0.00ns)   --->   "%out_addr_71 = getelementptr [100 x i32]* %out_r, i64 0, i64 71" [source/lab7_z2.c:5]   --->   Operation 695 'getelementptr' 'out_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 696 [1/2] (3.25ns)   --->   "%in1_load_70 = load i32* %in1_addr_70, align 4" [source/lab7_z2.c:5]   --->   Operation 696 'load' 'in1_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 697 [1/2] (3.25ns)   --->   "%in2_load_70 = load i32* %in2_addr_70, align 4" [source/lab7_z2.c:5]   --->   Operation 697 'load' 'in2_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 698 [1/1] (2.70ns)   --->   "%add_ln5_70 = add nsw i32 %in1_load_70, %in2_load_70" [source/lab7_z2.c:5]   --->   Operation 698 'add' 'add_ln5_70' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 699 [1/1] (3.25ns)   --->   "store i32 %add_ln5_70, i32* %out_addr_70, align 4" [source/lab7_z2.c:5]   --->   Operation 699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 700 [1/2] (3.25ns)   --->   "%in1_load_71 = load i32* %in1_addr_71, align 4" [source/lab7_z2.c:5]   --->   Operation 700 'load' 'in1_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 701 [1/2] (3.25ns)   --->   "%in2_load_71 = load i32* %in2_addr_71, align 4" [source/lab7_z2.c:5]   --->   Operation 701 'load' 'in2_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 702 [1/1] (2.70ns)   --->   "%add_ln5_71 = add nsw i32 %in1_load_71, %in2_load_71" [source/lab7_z2.c:5]   --->   Operation 702 'add' 'add_ln5_71' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 703 [1/1] (3.25ns)   --->   "store i32 %add_ln5_71, i32* %out_addr_71, align 4" [source/lab7_z2.c:5]   --->   Operation 703 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 704 [2/2] (3.25ns)   --->   "%in1_load_72 = load i32* %in1_addr_72, align 4" [source/lab7_z2.c:5]   --->   Operation 704 'load' 'in1_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 705 [2/2] (3.25ns)   --->   "%in2_load_72 = load i32* %in2_addr_72, align 4" [source/lab7_z2.c:5]   --->   Operation 705 'load' 'in2_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 706 [2/2] (3.25ns)   --->   "%in1_load_73 = load i32* %in1_addr_73, align 4" [source/lab7_z2.c:5]   --->   Operation 706 'load' 'in1_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 707 [2/2] (3.25ns)   --->   "%in2_load_73 = load i32* %in2_addr_73, align 4" [source/lab7_z2.c:5]   --->   Operation 707 'load' 'in2_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 38 <SV = 37> <Delay = 9.21>
ST_38 : Operation 708 [1/1] (0.00ns)   --->   "%in1_addr_74 = getelementptr [100 x i32]* %in1, i64 0, i64 74" [source/lab7_z2.c:5]   --->   Operation 708 'getelementptr' 'in1_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 709 [1/1] (0.00ns)   --->   "%in1_addr_75 = getelementptr [100 x i32]* %in1, i64 0, i64 75" [source/lab7_z2.c:5]   --->   Operation 709 'getelementptr' 'in1_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 710 [1/1] (0.00ns)   --->   "%in2_addr_74 = getelementptr [100 x i32]* %in2, i64 0, i64 74" [source/lab7_z2.c:5]   --->   Operation 710 'getelementptr' 'in2_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 711 [1/1] (0.00ns)   --->   "%in2_addr_75 = getelementptr [100 x i32]* %in2, i64 0, i64 75" [source/lab7_z2.c:5]   --->   Operation 711 'getelementptr' 'in2_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 712 [1/1] (0.00ns)   --->   "%out_addr_72 = getelementptr [100 x i32]* %out_r, i64 0, i64 72" [source/lab7_z2.c:5]   --->   Operation 712 'getelementptr' 'out_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 713 [1/1] (0.00ns)   --->   "%out_addr_73 = getelementptr [100 x i32]* %out_r, i64 0, i64 73" [source/lab7_z2.c:5]   --->   Operation 713 'getelementptr' 'out_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 714 [1/2] (3.25ns)   --->   "%in1_load_72 = load i32* %in1_addr_72, align 4" [source/lab7_z2.c:5]   --->   Operation 714 'load' 'in1_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 715 [1/2] (3.25ns)   --->   "%in2_load_72 = load i32* %in2_addr_72, align 4" [source/lab7_z2.c:5]   --->   Operation 715 'load' 'in2_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 716 [1/1] (2.70ns)   --->   "%add_ln5_72 = add nsw i32 %in1_load_72, %in2_load_72" [source/lab7_z2.c:5]   --->   Operation 716 'add' 'add_ln5_72' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 717 [1/1] (3.25ns)   --->   "store i32 %add_ln5_72, i32* %out_addr_72, align 4" [source/lab7_z2.c:5]   --->   Operation 717 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 718 [1/2] (3.25ns)   --->   "%in1_load_73 = load i32* %in1_addr_73, align 4" [source/lab7_z2.c:5]   --->   Operation 718 'load' 'in1_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 719 [1/2] (3.25ns)   --->   "%in2_load_73 = load i32* %in2_addr_73, align 4" [source/lab7_z2.c:5]   --->   Operation 719 'load' 'in2_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 720 [1/1] (2.70ns)   --->   "%add_ln5_73 = add nsw i32 %in1_load_73, %in2_load_73" [source/lab7_z2.c:5]   --->   Operation 720 'add' 'add_ln5_73' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 721 [1/1] (3.25ns)   --->   "store i32 %add_ln5_73, i32* %out_addr_73, align 4" [source/lab7_z2.c:5]   --->   Operation 721 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 722 [2/2] (3.25ns)   --->   "%in1_load_74 = load i32* %in1_addr_74, align 4" [source/lab7_z2.c:5]   --->   Operation 722 'load' 'in1_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 723 [2/2] (3.25ns)   --->   "%in2_load_74 = load i32* %in2_addr_74, align 4" [source/lab7_z2.c:5]   --->   Operation 723 'load' 'in2_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 724 [2/2] (3.25ns)   --->   "%in1_load_75 = load i32* %in1_addr_75, align 4" [source/lab7_z2.c:5]   --->   Operation 724 'load' 'in1_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 725 [2/2] (3.25ns)   --->   "%in2_load_75 = load i32* %in2_addr_75, align 4" [source/lab7_z2.c:5]   --->   Operation 725 'load' 'in2_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 39 <SV = 38> <Delay = 9.21>
ST_39 : Operation 726 [1/1] (0.00ns)   --->   "%in1_addr_76 = getelementptr [100 x i32]* %in1, i64 0, i64 76" [source/lab7_z2.c:5]   --->   Operation 726 'getelementptr' 'in1_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 727 [1/1] (0.00ns)   --->   "%in1_addr_77 = getelementptr [100 x i32]* %in1, i64 0, i64 77" [source/lab7_z2.c:5]   --->   Operation 727 'getelementptr' 'in1_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 728 [1/1] (0.00ns)   --->   "%in2_addr_76 = getelementptr [100 x i32]* %in2, i64 0, i64 76" [source/lab7_z2.c:5]   --->   Operation 728 'getelementptr' 'in2_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 729 [1/1] (0.00ns)   --->   "%in2_addr_77 = getelementptr [100 x i32]* %in2, i64 0, i64 77" [source/lab7_z2.c:5]   --->   Operation 729 'getelementptr' 'in2_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 730 [1/1] (0.00ns)   --->   "%out_addr_74 = getelementptr [100 x i32]* %out_r, i64 0, i64 74" [source/lab7_z2.c:5]   --->   Operation 730 'getelementptr' 'out_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 731 [1/1] (0.00ns)   --->   "%out_addr_75 = getelementptr [100 x i32]* %out_r, i64 0, i64 75" [source/lab7_z2.c:5]   --->   Operation 731 'getelementptr' 'out_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 732 [1/2] (3.25ns)   --->   "%in1_load_74 = load i32* %in1_addr_74, align 4" [source/lab7_z2.c:5]   --->   Operation 732 'load' 'in1_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 733 [1/2] (3.25ns)   --->   "%in2_load_74 = load i32* %in2_addr_74, align 4" [source/lab7_z2.c:5]   --->   Operation 733 'load' 'in2_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 734 [1/1] (2.70ns)   --->   "%add_ln5_74 = add nsw i32 %in1_load_74, %in2_load_74" [source/lab7_z2.c:5]   --->   Operation 734 'add' 'add_ln5_74' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 735 [1/1] (3.25ns)   --->   "store i32 %add_ln5_74, i32* %out_addr_74, align 4" [source/lab7_z2.c:5]   --->   Operation 735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 736 [1/2] (3.25ns)   --->   "%in1_load_75 = load i32* %in1_addr_75, align 4" [source/lab7_z2.c:5]   --->   Operation 736 'load' 'in1_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 737 [1/2] (3.25ns)   --->   "%in2_load_75 = load i32* %in2_addr_75, align 4" [source/lab7_z2.c:5]   --->   Operation 737 'load' 'in2_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 738 [1/1] (2.70ns)   --->   "%add_ln5_75 = add nsw i32 %in1_load_75, %in2_load_75" [source/lab7_z2.c:5]   --->   Operation 738 'add' 'add_ln5_75' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 739 [1/1] (3.25ns)   --->   "store i32 %add_ln5_75, i32* %out_addr_75, align 4" [source/lab7_z2.c:5]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 740 [2/2] (3.25ns)   --->   "%in1_load_76 = load i32* %in1_addr_76, align 4" [source/lab7_z2.c:5]   --->   Operation 740 'load' 'in1_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 741 [2/2] (3.25ns)   --->   "%in2_load_76 = load i32* %in2_addr_76, align 4" [source/lab7_z2.c:5]   --->   Operation 741 'load' 'in2_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 742 [2/2] (3.25ns)   --->   "%in1_load_77 = load i32* %in1_addr_77, align 4" [source/lab7_z2.c:5]   --->   Operation 742 'load' 'in1_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 743 [2/2] (3.25ns)   --->   "%in2_load_77 = load i32* %in2_addr_77, align 4" [source/lab7_z2.c:5]   --->   Operation 743 'load' 'in2_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 40 <SV = 39> <Delay = 9.21>
ST_40 : Operation 744 [1/1] (0.00ns)   --->   "%in1_addr_78 = getelementptr [100 x i32]* %in1, i64 0, i64 78" [source/lab7_z2.c:5]   --->   Operation 744 'getelementptr' 'in1_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 745 [1/1] (0.00ns)   --->   "%in1_addr_79 = getelementptr [100 x i32]* %in1, i64 0, i64 79" [source/lab7_z2.c:5]   --->   Operation 745 'getelementptr' 'in1_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 746 [1/1] (0.00ns)   --->   "%in2_addr_78 = getelementptr [100 x i32]* %in2, i64 0, i64 78" [source/lab7_z2.c:5]   --->   Operation 746 'getelementptr' 'in2_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 747 [1/1] (0.00ns)   --->   "%in2_addr_79 = getelementptr [100 x i32]* %in2, i64 0, i64 79" [source/lab7_z2.c:5]   --->   Operation 747 'getelementptr' 'in2_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 748 [1/1] (0.00ns)   --->   "%out_addr_76 = getelementptr [100 x i32]* %out_r, i64 0, i64 76" [source/lab7_z2.c:5]   --->   Operation 748 'getelementptr' 'out_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 749 [1/1] (0.00ns)   --->   "%out_addr_77 = getelementptr [100 x i32]* %out_r, i64 0, i64 77" [source/lab7_z2.c:5]   --->   Operation 749 'getelementptr' 'out_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 750 [1/2] (3.25ns)   --->   "%in1_load_76 = load i32* %in1_addr_76, align 4" [source/lab7_z2.c:5]   --->   Operation 750 'load' 'in1_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 751 [1/2] (3.25ns)   --->   "%in2_load_76 = load i32* %in2_addr_76, align 4" [source/lab7_z2.c:5]   --->   Operation 751 'load' 'in2_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 752 [1/1] (2.70ns)   --->   "%add_ln5_76 = add nsw i32 %in1_load_76, %in2_load_76" [source/lab7_z2.c:5]   --->   Operation 752 'add' 'add_ln5_76' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 753 [1/1] (3.25ns)   --->   "store i32 %add_ln5_76, i32* %out_addr_76, align 4" [source/lab7_z2.c:5]   --->   Operation 753 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 754 [1/2] (3.25ns)   --->   "%in1_load_77 = load i32* %in1_addr_77, align 4" [source/lab7_z2.c:5]   --->   Operation 754 'load' 'in1_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 755 [1/2] (3.25ns)   --->   "%in2_load_77 = load i32* %in2_addr_77, align 4" [source/lab7_z2.c:5]   --->   Operation 755 'load' 'in2_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 756 [1/1] (2.70ns)   --->   "%add_ln5_77 = add nsw i32 %in1_load_77, %in2_load_77" [source/lab7_z2.c:5]   --->   Operation 756 'add' 'add_ln5_77' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 757 [1/1] (3.25ns)   --->   "store i32 %add_ln5_77, i32* %out_addr_77, align 4" [source/lab7_z2.c:5]   --->   Operation 757 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 758 [2/2] (3.25ns)   --->   "%in1_load_78 = load i32* %in1_addr_78, align 4" [source/lab7_z2.c:5]   --->   Operation 758 'load' 'in1_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 759 [2/2] (3.25ns)   --->   "%in2_load_78 = load i32* %in2_addr_78, align 4" [source/lab7_z2.c:5]   --->   Operation 759 'load' 'in2_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 760 [2/2] (3.25ns)   --->   "%in1_load_79 = load i32* %in1_addr_79, align 4" [source/lab7_z2.c:5]   --->   Operation 760 'load' 'in1_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_40 : Operation 761 [2/2] (3.25ns)   --->   "%in2_load_79 = load i32* %in2_addr_79, align 4" [source/lab7_z2.c:5]   --->   Operation 761 'load' 'in2_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 41 <SV = 40> <Delay = 9.21>
ST_41 : Operation 762 [1/1] (0.00ns)   --->   "%in1_addr_80 = getelementptr [100 x i32]* %in1, i64 0, i64 80" [source/lab7_z2.c:5]   --->   Operation 762 'getelementptr' 'in1_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 763 [1/1] (0.00ns)   --->   "%in1_addr_81 = getelementptr [100 x i32]* %in1, i64 0, i64 81" [source/lab7_z2.c:5]   --->   Operation 763 'getelementptr' 'in1_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 764 [1/1] (0.00ns)   --->   "%in2_addr_80 = getelementptr [100 x i32]* %in2, i64 0, i64 80" [source/lab7_z2.c:5]   --->   Operation 764 'getelementptr' 'in2_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 765 [1/1] (0.00ns)   --->   "%in2_addr_81 = getelementptr [100 x i32]* %in2, i64 0, i64 81" [source/lab7_z2.c:5]   --->   Operation 765 'getelementptr' 'in2_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 766 [1/1] (0.00ns)   --->   "%out_addr_78 = getelementptr [100 x i32]* %out_r, i64 0, i64 78" [source/lab7_z2.c:5]   --->   Operation 766 'getelementptr' 'out_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 767 [1/1] (0.00ns)   --->   "%out_addr_79 = getelementptr [100 x i32]* %out_r, i64 0, i64 79" [source/lab7_z2.c:5]   --->   Operation 767 'getelementptr' 'out_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 768 [1/2] (3.25ns)   --->   "%in1_load_78 = load i32* %in1_addr_78, align 4" [source/lab7_z2.c:5]   --->   Operation 768 'load' 'in1_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 769 [1/2] (3.25ns)   --->   "%in2_load_78 = load i32* %in2_addr_78, align 4" [source/lab7_z2.c:5]   --->   Operation 769 'load' 'in2_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 770 [1/1] (2.70ns)   --->   "%add_ln5_78 = add nsw i32 %in1_load_78, %in2_load_78" [source/lab7_z2.c:5]   --->   Operation 770 'add' 'add_ln5_78' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 771 [1/1] (3.25ns)   --->   "store i32 %add_ln5_78, i32* %out_addr_78, align 4" [source/lab7_z2.c:5]   --->   Operation 771 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 772 [1/2] (3.25ns)   --->   "%in1_load_79 = load i32* %in1_addr_79, align 4" [source/lab7_z2.c:5]   --->   Operation 772 'load' 'in1_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 773 [1/2] (3.25ns)   --->   "%in2_load_79 = load i32* %in2_addr_79, align 4" [source/lab7_z2.c:5]   --->   Operation 773 'load' 'in2_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 774 [1/1] (2.70ns)   --->   "%add_ln5_79 = add nsw i32 %in1_load_79, %in2_load_79" [source/lab7_z2.c:5]   --->   Operation 774 'add' 'add_ln5_79' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 775 [1/1] (3.25ns)   --->   "store i32 %add_ln5_79, i32* %out_addr_79, align 4" [source/lab7_z2.c:5]   --->   Operation 775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 776 [2/2] (3.25ns)   --->   "%in1_load_80 = load i32* %in1_addr_80, align 4" [source/lab7_z2.c:5]   --->   Operation 776 'load' 'in1_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 777 [2/2] (3.25ns)   --->   "%in2_load_80 = load i32* %in2_addr_80, align 4" [source/lab7_z2.c:5]   --->   Operation 777 'load' 'in2_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 778 [2/2] (3.25ns)   --->   "%in1_load_81 = load i32* %in1_addr_81, align 4" [source/lab7_z2.c:5]   --->   Operation 778 'load' 'in1_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 779 [2/2] (3.25ns)   --->   "%in2_load_81 = load i32* %in2_addr_81, align 4" [source/lab7_z2.c:5]   --->   Operation 779 'load' 'in2_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 42 <SV = 41> <Delay = 9.21>
ST_42 : Operation 780 [1/1] (0.00ns)   --->   "%in1_addr_82 = getelementptr [100 x i32]* %in1, i64 0, i64 82" [source/lab7_z2.c:5]   --->   Operation 780 'getelementptr' 'in1_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 781 [1/1] (0.00ns)   --->   "%in1_addr_83 = getelementptr [100 x i32]* %in1, i64 0, i64 83" [source/lab7_z2.c:5]   --->   Operation 781 'getelementptr' 'in1_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 782 [1/1] (0.00ns)   --->   "%in2_addr_82 = getelementptr [100 x i32]* %in2, i64 0, i64 82" [source/lab7_z2.c:5]   --->   Operation 782 'getelementptr' 'in2_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 783 [1/1] (0.00ns)   --->   "%in2_addr_83 = getelementptr [100 x i32]* %in2, i64 0, i64 83" [source/lab7_z2.c:5]   --->   Operation 783 'getelementptr' 'in2_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 784 [1/1] (0.00ns)   --->   "%out_addr_80 = getelementptr [100 x i32]* %out_r, i64 0, i64 80" [source/lab7_z2.c:5]   --->   Operation 784 'getelementptr' 'out_addr_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 785 [1/1] (0.00ns)   --->   "%out_addr_81 = getelementptr [100 x i32]* %out_r, i64 0, i64 81" [source/lab7_z2.c:5]   --->   Operation 785 'getelementptr' 'out_addr_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 786 [1/2] (3.25ns)   --->   "%in1_load_80 = load i32* %in1_addr_80, align 4" [source/lab7_z2.c:5]   --->   Operation 786 'load' 'in1_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 787 [1/2] (3.25ns)   --->   "%in2_load_80 = load i32* %in2_addr_80, align 4" [source/lab7_z2.c:5]   --->   Operation 787 'load' 'in2_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 788 [1/1] (2.70ns)   --->   "%add_ln5_80 = add nsw i32 %in1_load_80, %in2_load_80" [source/lab7_z2.c:5]   --->   Operation 788 'add' 'add_ln5_80' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 789 [1/1] (3.25ns)   --->   "store i32 %add_ln5_80, i32* %out_addr_80, align 4" [source/lab7_z2.c:5]   --->   Operation 789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 790 [1/2] (3.25ns)   --->   "%in1_load_81 = load i32* %in1_addr_81, align 4" [source/lab7_z2.c:5]   --->   Operation 790 'load' 'in1_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 791 [1/2] (3.25ns)   --->   "%in2_load_81 = load i32* %in2_addr_81, align 4" [source/lab7_z2.c:5]   --->   Operation 791 'load' 'in2_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 792 [1/1] (2.70ns)   --->   "%add_ln5_81 = add nsw i32 %in1_load_81, %in2_load_81" [source/lab7_z2.c:5]   --->   Operation 792 'add' 'add_ln5_81' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 793 [1/1] (3.25ns)   --->   "store i32 %add_ln5_81, i32* %out_addr_81, align 4" [source/lab7_z2.c:5]   --->   Operation 793 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 794 [2/2] (3.25ns)   --->   "%in1_load_82 = load i32* %in1_addr_82, align 4" [source/lab7_z2.c:5]   --->   Operation 794 'load' 'in1_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 795 [2/2] (3.25ns)   --->   "%in2_load_82 = load i32* %in2_addr_82, align 4" [source/lab7_z2.c:5]   --->   Operation 795 'load' 'in2_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 796 [2/2] (3.25ns)   --->   "%in1_load_83 = load i32* %in1_addr_83, align 4" [source/lab7_z2.c:5]   --->   Operation 796 'load' 'in1_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 797 [2/2] (3.25ns)   --->   "%in2_load_83 = load i32* %in2_addr_83, align 4" [source/lab7_z2.c:5]   --->   Operation 797 'load' 'in2_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 43 <SV = 42> <Delay = 9.21>
ST_43 : Operation 798 [1/1] (0.00ns)   --->   "%in1_addr_84 = getelementptr [100 x i32]* %in1, i64 0, i64 84" [source/lab7_z2.c:5]   --->   Operation 798 'getelementptr' 'in1_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 799 [1/1] (0.00ns)   --->   "%in1_addr_85 = getelementptr [100 x i32]* %in1, i64 0, i64 85" [source/lab7_z2.c:5]   --->   Operation 799 'getelementptr' 'in1_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 800 [1/1] (0.00ns)   --->   "%in2_addr_84 = getelementptr [100 x i32]* %in2, i64 0, i64 84" [source/lab7_z2.c:5]   --->   Operation 800 'getelementptr' 'in2_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 801 [1/1] (0.00ns)   --->   "%in2_addr_85 = getelementptr [100 x i32]* %in2, i64 0, i64 85" [source/lab7_z2.c:5]   --->   Operation 801 'getelementptr' 'in2_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 802 [1/1] (0.00ns)   --->   "%out_addr_82 = getelementptr [100 x i32]* %out_r, i64 0, i64 82" [source/lab7_z2.c:5]   --->   Operation 802 'getelementptr' 'out_addr_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 803 [1/1] (0.00ns)   --->   "%out_addr_83 = getelementptr [100 x i32]* %out_r, i64 0, i64 83" [source/lab7_z2.c:5]   --->   Operation 803 'getelementptr' 'out_addr_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 804 [1/2] (3.25ns)   --->   "%in1_load_82 = load i32* %in1_addr_82, align 4" [source/lab7_z2.c:5]   --->   Operation 804 'load' 'in1_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 805 [1/2] (3.25ns)   --->   "%in2_load_82 = load i32* %in2_addr_82, align 4" [source/lab7_z2.c:5]   --->   Operation 805 'load' 'in2_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 806 [1/1] (2.70ns)   --->   "%add_ln5_82 = add nsw i32 %in1_load_82, %in2_load_82" [source/lab7_z2.c:5]   --->   Operation 806 'add' 'add_ln5_82' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 807 [1/1] (3.25ns)   --->   "store i32 %add_ln5_82, i32* %out_addr_82, align 4" [source/lab7_z2.c:5]   --->   Operation 807 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 808 [1/2] (3.25ns)   --->   "%in1_load_83 = load i32* %in1_addr_83, align 4" [source/lab7_z2.c:5]   --->   Operation 808 'load' 'in1_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 809 [1/2] (3.25ns)   --->   "%in2_load_83 = load i32* %in2_addr_83, align 4" [source/lab7_z2.c:5]   --->   Operation 809 'load' 'in2_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 810 [1/1] (2.70ns)   --->   "%add_ln5_83 = add nsw i32 %in1_load_83, %in2_load_83" [source/lab7_z2.c:5]   --->   Operation 810 'add' 'add_ln5_83' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 811 [1/1] (3.25ns)   --->   "store i32 %add_ln5_83, i32* %out_addr_83, align 4" [source/lab7_z2.c:5]   --->   Operation 811 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 812 [2/2] (3.25ns)   --->   "%in1_load_84 = load i32* %in1_addr_84, align 4" [source/lab7_z2.c:5]   --->   Operation 812 'load' 'in1_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 813 [2/2] (3.25ns)   --->   "%in2_load_84 = load i32* %in2_addr_84, align 4" [source/lab7_z2.c:5]   --->   Operation 813 'load' 'in2_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 814 [2/2] (3.25ns)   --->   "%in1_load_85 = load i32* %in1_addr_85, align 4" [source/lab7_z2.c:5]   --->   Operation 814 'load' 'in1_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_43 : Operation 815 [2/2] (3.25ns)   --->   "%in2_load_85 = load i32* %in2_addr_85, align 4" [source/lab7_z2.c:5]   --->   Operation 815 'load' 'in2_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 44 <SV = 43> <Delay = 9.21>
ST_44 : Operation 816 [1/1] (0.00ns)   --->   "%in1_addr_86 = getelementptr [100 x i32]* %in1, i64 0, i64 86" [source/lab7_z2.c:5]   --->   Operation 816 'getelementptr' 'in1_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 817 [1/1] (0.00ns)   --->   "%in1_addr_87 = getelementptr [100 x i32]* %in1, i64 0, i64 87" [source/lab7_z2.c:5]   --->   Operation 817 'getelementptr' 'in1_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 818 [1/1] (0.00ns)   --->   "%in2_addr_86 = getelementptr [100 x i32]* %in2, i64 0, i64 86" [source/lab7_z2.c:5]   --->   Operation 818 'getelementptr' 'in2_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 819 [1/1] (0.00ns)   --->   "%in2_addr_87 = getelementptr [100 x i32]* %in2, i64 0, i64 87" [source/lab7_z2.c:5]   --->   Operation 819 'getelementptr' 'in2_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 820 [1/1] (0.00ns)   --->   "%out_addr_84 = getelementptr [100 x i32]* %out_r, i64 0, i64 84" [source/lab7_z2.c:5]   --->   Operation 820 'getelementptr' 'out_addr_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 821 [1/1] (0.00ns)   --->   "%out_addr_85 = getelementptr [100 x i32]* %out_r, i64 0, i64 85" [source/lab7_z2.c:5]   --->   Operation 821 'getelementptr' 'out_addr_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 822 [1/2] (3.25ns)   --->   "%in1_load_84 = load i32* %in1_addr_84, align 4" [source/lab7_z2.c:5]   --->   Operation 822 'load' 'in1_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 823 [1/2] (3.25ns)   --->   "%in2_load_84 = load i32* %in2_addr_84, align 4" [source/lab7_z2.c:5]   --->   Operation 823 'load' 'in2_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 824 [1/1] (2.70ns)   --->   "%add_ln5_84 = add nsw i32 %in1_load_84, %in2_load_84" [source/lab7_z2.c:5]   --->   Operation 824 'add' 'add_ln5_84' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 825 [1/1] (3.25ns)   --->   "store i32 %add_ln5_84, i32* %out_addr_84, align 4" [source/lab7_z2.c:5]   --->   Operation 825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 826 [1/2] (3.25ns)   --->   "%in1_load_85 = load i32* %in1_addr_85, align 4" [source/lab7_z2.c:5]   --->   Operation 826 'load' 'in1_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 827 [1/2] (3.25ns)   --->   "%in2_load_85 = load i32* %in2_addr_85, align 4" [source/lab7_z2.c:5]   --->   Operation 827 'load' 'in2_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 828 [1/1] (2.70ns)   --->   "%add_ln5_85 = add nsw i32 %in1_load_85, %in2_load_85" [source/lab7_z2.c:5]   --->   Operation 828 'add' 'add_ln5_85' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 829 [1/1] (3.25ns)   --->   "store i32 %add_ln5_85, i32* %out_addr_85, align 4" [source/lab7_z2.c:5]   --->   Operation 829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 830 [2/2] (3.25ns)   --->   "%in1_load_86 = load i32* %in1_addr_86, align 4" [source/lab7_z2.c:5]   --->   Operation 830 'load' 'in1_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 831 [2/2] (3.25ns)   --->   "%in2_load_86 = load i32* %in2_addr_86, align 4" [source/lab7_z2.c:5]   --->   Operation 831 'load' 'in2_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 832 [2/2] (3.25ns)   --->   "%in1_load_87 = load i32* %in1_addr_87, align 4" [source/lab7_z2.c:5]   --->   Operation 832 'load' 'in1_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_44 : Operation 833 [2/2] (3.25ns)   --->   "%in2_load_87 = load i32* %in2_addr_87, align 4" [source/lab7_z2.c:5]   --->   Operation 833 'load' 'in2_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 45 <SV = 44> <Delay = 9.21>
ST_45 : Operation 834 [1/1] (0.00ns)   --->   "%in1_addr_88 = getelementptr [100 x i32]* %in1, i64 0, i64 88" [source/lab7_z2.c:5]   --->   Operation 834 'getelementptr' 'in1_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 835 [1/1] (0.00ns)   --->   "%in1_addr_89 = getelementptr [100 x i32]* %in1, i64 0, i64 89" [source/lab7_z2.c:5]   --->   Operation 835 'getelementptr' 'in1_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 836 [1/1] (0.00ns)   --->   "%in2_addr_88 = getelementptr [100 x i32]* %in2, i64 0, i64 88" [source/lab7_z2.c:5]   --->   Operation 836 'getelementptr' 'in2_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 837 [1/1] (0.00ns)   --->   "%in2_addr_89 = getelementptr [100 x i32]* %in2, i64 0, i64 89" [source/lab7_z2.c:5]   --->   Operation 837 'getelementptr' 'in2_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 838 [1/1] (0.00ns)   --->   "%out_addr_86 = getelementptr [100 x i32]* %out_r, i64 0, i64 86" [source/lab7_z2.c:5]   --->   Operation 838 'getelementptr' 'out_addr_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 839 [1/1] (0.00ns)   --->   "%out_addr_87 = getelementptr [100 x i32]* %out_r, i64 0, i64 87" [source/lab7_z2.c:5]   --->   Operation 839 'getelementptr' 'out_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 840 [1/2] (3.25ns)   --->   "%in1_load_86 = load i32* %in1_addr_86, align 4" [source/lab7_z2.c:5]   --->   Operation 840 'load' 'in1_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 841 [1/2] (3.25ns)   --->   "%in2_load_86 = load i32* %in2_addr_86, align 4" [source/lab7_z2.c:5]   --->   Operation 841 'load' 'in2_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 842 [1/1] (2.70ns)   --->   "%add_ln5_86 = add nsw i32 %in1_load_86, %in2_load_86" [source/lab7_z2.c:5]   --->   Operation 842 'add' 'add_ln5_86' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 843 [1/1] (3.25ns)   --->   "store i32 %add_ln5_86, i32* %out_addr_86, align 4" [source/lab7_z2.c:5]   --->   Operation 843 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 844 [1/2] (3.25ns)   --->   "%in1_load_87 = load i32* %in1_addr_87, align 4" [source/lab7_z2.c:5]   --->   Operation 844 'load' 'in1_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 845 [1/2] (3.25ns)   --->   "%in2_load_87 = load i32* %in2_addr_87, align 4" [source/lab7_z2.c:5]   --->   Operation 845 'load' 'in2_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 846 [1/1] (2.70ns)   --->   "%add_ln5_87 = add nsw i32 %in1_load_87, %in2_load_87" [source/lab7_z2.c:5]   --->   Operation 846 'add' 'add_ln5_87' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 847 [1/1] (3.25ns)   --->   "store i32 %add_ln5_87, i32* %out_addr_87, align 4" [source/lab7_z2.c:5]   --->   Operation 847 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 848 [2/2] (3.25ns)   --->   "%in1_load_88 = load i32* %in1_addr_88, align 4" [source/lab7_z2.c:5]   --->   Operation 848 'load' 'in1_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 849 [2/2] (3.25ns)   --->   "%in2_load_88 = load i32* %in2_addr_88, align 4" [source/lab7_z2.c:5]   --->   Operation 849 'load' 'in2_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 850 [2/2] (3.25ns)   --->   "%in1_load_89 = load i32* %in1_addr_89, align 4" [source/lab7_z2.c:5]   --->   Operation 850 'load' 'in1_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 851 [2/2] (3.25ns)   --->   "%in2_load_89 = load i32* %in2_addr_89, align 4" [source/lab7_z2.c:5]   --->   Operation 851 'load' 'in2_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 46 <SV = 45> <Delay = 9.21>
ST_46 : Operation 852 [1/1] (0.00ns)   --->   "%in1_addr_90 = getelementptr [100 x i32]* %in1, i64 0, i64 90" [source/lab7_z2.c:5]   --->   Operation 852 'getelementptr' 'in1_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 853 [1/1] (0.00ns)   --->   "%in1_addr_91 = getelementptr [100 x i32]* %in1, i64 0, i64 91" [source/lab7_z2.c:5]   --->   Operation 853 'getelementptr' 'in1_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 854 [1/1] (0.00ns)   --->   "%in2_addr_90 = getelementptr [100 x i32]* %in2, i64 0, i64 90" [source/lab7_z2.c:5]   --->   Operation 854 'getelementptr' 'in2_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 855 [1/1] (0.00ns)   --->   "%in2_addr_91 = getelementptr [100 x i32]* %in2, i64 0, i64 91" [source/lab7_z2.c:5]   --->   Operation 855 'getelementptr' 'in2_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 856 [1/1] (0.00ns)   --->   "%out_addr_88 = getelementptr [100 x i32]* %out_r, i64 0, i64 88" [source/lab7_z2.c:5]   --->   Operation 856 'getelementptr' 'out_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 857 [1/1] (0.00ns)   --->   "%out_addr_89 = getelementptr [100 x i32]* %out_r, i64 0, i64 89" [source/lab7_z2.c:5]   --->   Operation 857 'getelementptr' 'out_addr_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 858 [1/2] (3.25ns)   --->   "%in1_load_88 = load i32* %in1_addr_88, align 4" [source/lab7_z2.c:5]   --->   Operation 858 'load' 'in1_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 859 [1/2] (3.25ns)   --->   "%in2_load_88 = load i32* %in2_addr_88, align 4" [source/lab7_z2.c:5]   --->   Operation 859 'load' 'in2_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 860 [1/1] (2.70ns)   --->   "%add_ln5_88 = add nsw i32 %in1_load_88, %in2_load_88" [source/lab7_z2.c:5]   --->   Operation 860 'add' 'add_ln5_88' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 861 [1/1] (3.25ns)   --->   "store i32 %add_ln5_88, i32* %out_addr_88, align 4" [source/lab7_z2.c:5]   --->   Operation 861 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 862 [1/2] (3.25ns)   --->   "%in1_load_89 = load i32* %in1_addr_89, align 4" [source/lab7_z2.c:5]   --->   Operation 862 'load' 'in1_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 863 [1/2] (3.25ns)   --->   "%in2_load_89 = load i32* %in2_addr_89, align 4" [source/lab7_z2.c:5]   --->   Operation 863 'load' 'in2_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 864 [1/1] (2.70ns)   --->   "%add_ln5_89 = add nsw i32 %in1_load_89, %in2_load_89" [source/lab7_z2.c:5]   --->   Operation 864 'add' 'add_ln5_89' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 865 [1/1] (3.25ns)   --->   "store i32 %add_ln5_89, i32* %out_addr_89, align 4" [source/lab7_z2.c:5]   --->   Operation 865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 866 [2/2] (3.25ns)   --->   "%in1_load_90 = load i32* %in1_addr_90, align 4" [source/lab7_z2.c:5]   --->   Operation 866 'load' 'in1_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 867 [2/2] (3.25ns)   --->   "%in2_load_90 = load i32* %in2_addr_90, align 4" [source/lab7_z2.c:5]   --->   Operation 867 'load' 'in2_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 868 [2/2] (3.25ns)   --->   "%in1_load_91 = load i32* %in1_addr_91, align 4" [source/lab7_z2.c:5]   --->   Operation 868 'load' 'in1_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_46 : Operation 869 [2/2] (3.25ns)   --->   "%in2_load_91 = load i32* %in2_addr_91, align 4" [source/lab7_z2.c:5]   --->   Operation 869 'load' 'in2_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 47 <SV = 46> <Delay = 9.21>
ST_47 : Operation 870 [1/1] (0.00ns)   --->   "%in1_addr_92 = getelementptr [100 x i32]* %in1, i64 0, i64 92" [source/lab7_z2.c:5]   --->   Operation 870 'getelementptr' 'in1_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 871 [1/1] (0.00ns)   --->   "%in1_addr_93 = getelementptr [100 x i32]* %in1, i64 0, i64 93" [source/lab7_z2.c:5]   --->   Operation 871 'getelementptr' 'in1_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 872 [1/1] (0.00ns)   --->   "%in2_addr_92 = getelementptr [100 x i32]* %in2, i64 0, i64 92" [source/lab7_z2.c:5]   --->   Operation 872 'getelementptr' 'in2_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 873 [1/1] (0.00ns)   --->   "%in2_addr_93 = getelementptr [100 x i32]* %in2, i64 0, i64 93" [source/lab7_z2.c:5]   --->   Operation 873 'getelementptr' 'in2_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 874 [1/1] (0.00ns)   --->   "%out_addr_90 = getelementptr [100 x i32]* %out_r, i64 0, i64 90" [source/lab7_z2.c:5]   --->   Operation 874 'getelementptr' 'out_addr_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 875 [1/1] (0.00ns)   --->   "%out_addr_91 = getelementptr [100 x i32]* %out_r, i64 0, i64 91" [source/lab7_z2.c:5]   --->   Operation 875 'getelementptr' 'out_addr_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 876 [1/2] (3.25ns)   --->   "%in1_load_90 = load i32* %in1_addr_90, align 4" [source/lab7_z2.c:5]   --->   Operation 876 'load' 'in1_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 877 [1/2] (3.25ns)   --->   "%in2_load_90 = load i32* %in2_addr_90, align 4" [source/lab7_z2.c:5]   --->   Operation 877 'load' 'in2_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 878 [1/1] (2.70ns)   --->   "%add_ln5_90 = add nsw i32 %in1_load_90, %in2_load_90" [source/lab7_z2.c:5]   --->   Operation 878 'add' 'add_ln5_90' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 879 [1/1] (3.25ns)   --->   "store i32 %add_ln5_90, i32* %out_addr_90, align 4" [source/lab7_z2.c:5]   --->   Operation 879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 880 [1/2] (3.25ns)   --->   "%in1_load_91 = load i32* %in1_addr_91, align 4" [source/lab7_z2.c:5]   --->   Operation 880 'load' 'in1_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 881 [1/2] (3.25ns)   --->   "%in2_load_91 = load i32* %in2_addr_91, align 4" [source/lab7_z2.c:5]   --->   Operation 881 'load' 'in2_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 882 [1/1] (2.70ns)   --->   "%add_ln5_91 = add nsw i32 %in1_load_91, %in2_load_91" [source/lab7_z2.c:5]   --->   Operation 882 'add' 'add_ln5_91' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 883 [1/1] (3.25ns)   --->   "store i32 %add_ln5_91, i32* %out_addr_91, align 4" [source/lab7_z2.c:5]   --->   Operation 883 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 884 [2/2] (3.25ns)   --->   "%in1_load_92 = load i32* %in1_addr_92, align 4" [source/lab7_z2.c:5]   --->   Operation 884 'load' 'in1_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 885 [2/2] (3.25ns)   --->   "%in2_load_92 = load i32* %in2_addr_92, align 4" [source/lab7_z2.c:5]   --->   Operation 885 'load' 'in2_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 886 [2/2] (3.25ns)   --->   "%in1_load_93 = load i32* %in1_addr_93, align 4" [source/lab7_z2.c:5]   --->   Operation 886 'load' 'in1_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_47 : Operation 887 [2/2] (3.25ns)   --->   "%in2_load_93 = load i32* %in2_addr_93, align 4" [source/lab7_z2.c:5]   --->   Operation 887 'load' 'in2_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 48 <SV = 47> <Delay = 9.21>
ST_48 : Operation 888 [1/1] (0.00ns)   --->   "%in1_addr_94 = getelementptr [100 x i32]* %in1, i64 0, i64 94" [source/lab7_z2.c:5]   --->   Operation 888 'getelementptr' 'in1_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 889 [1/1] (0.00ns)   --->   "%in1_addr_95 = getelementptr [100 x i32]* %in1, i64 0, i64 95" [source/lab7_z2.c:5]   --->   Operation 889 'getelementptr' 'in1_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 890 [1/1] (0.00ns)   --->   "%in2_addr_94 = getelementptr [100 x i32]* %in2, i64 0, i64 94" [source/lab7_z2.c:5]   --->   Operation 890 'getelementptr' 'in2_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 891 [1/1] (0.00ns)   --->   "%in2_addr_95 = getelementptr [100 x i32]* %in2, i64 0, i64 95" [source/lab7_z2.c:5]   --->   Operation 891 'getelementptr' 'in2_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 892 [1/1] (0.00ns)   --->   "%out_addr_92 = getelementptr [100 x i32]* %out_r, i64 0, i64 92" [source/lab7_z2.c:5]   --->   Operation 892 'getelementptr' 'out_addr_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 893 [1/1] (0.00ns)   --->   "%out_addr_93 = getelementptr [100 x i32]* %out_r, i64 0, i64 93" [source/lab7_z2.c:5]   --->   Operation 893 'getelementptr' 'out_addr_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 894 [1/2] (3.25ns)   --->   "%in1_load_92 = load i32* %in1_addr_92, align 4" [source/lab7_z2.c:5]   --->   Operation 894 'load' 'in1_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 895 [1/2] (3.25ns)   --->   "%in2_load_92 = load i32* %in2_addr_92, align 4" [source/lab7_z2.c:5]   --->   Operation 895 'load' 'in2_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 896 [1/1] (2.70ns)   --->   "%add_ln5_92 = add nsw i32 %in1_load_92, %in2_load_92" [source/lab7_z2.c:5]   --->   Operation 896 'add' 'add_ln5_92' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 897 [1/1] (3.25ns)   --->   "store i32 %add_ln5_92, i32* %out_addr_92, align 4" [source/lab7_z2.c:5]   --->   Operation 897 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 898 [1/2] (3.25ns)   --->   "%in1_load_93 = load i32* %in1_addr_93, align 4" [source/lab7_z2.c:5]   --->   Operation 898 'load' 'in1_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 899 [1/2] (3.25ns)   --->   "%in2_load_93 = load i32* %in2_addr_93, align 4" [source/lab7_z2.c:5]   --->   Operation 899 'load' 'in2_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 900 [1/1] (2.70ns)   --->   "%add_ln5_93 = add nsw i32 %in1_load_93, %in2_load_93" [source/lab7_z2.c:5]   --->   Operation 900 'add' 'add_ln5_93' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 901 [1/1] (3.25ns)   --->   "store i32 %add_ln5_93, i32* %out_addr_93, align 4" [source/lab7_z2.c:5]   --->   Operation 901 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 902 [2/2] (3.25ns)   --->   "%in1_load_94 = load i32* %in1_addr_94, align 4" [source/lab7_z2.c:5]   --->   Operation 902 'load' 'in1_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 903 [2/2] (3.25ns)   --->   "%in2_load_94 = load i32* %in2_addr_94, align 4" [source/lab7_z2.c:5]   --->   Operation 903 'load' 'in2_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 904 [2/2] (3.25ns)   --->   "%in1_load_95 = load i32* %in1_addr_95, align 4" [source/lab7_z2.c:5]   --->   Operation 904 'load' 'in1_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_48 : Operation 905 [2/2] (3.25ns)   --->   "%in2_load_95 = load i32* %in2_addr_95, align 4" [source/lab7_z2.c:5]   --->   Operation 905 'load' 'in2_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 49 <SV = 48> <Delay = 9.21>
ST_49 : Operation 906 [1/1] (0.00ns)   --->   "%in1_addr_96 = getelementptr [100 x i32]* %in1, i64 0, i64 96" [source/lab7_z2.c:5]   --->   Operation 906 'getelementptr' 'in1_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 907 [1/1] (0.00ns)   --->   "%in1_addr_97 = getelementptr [100 x i32]* %in1, i64 0, i64 97" [source/lab7_z2.c:5]   --->   Operation 907 'getelementptr' 'in1_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 908 [1/1] (0.00ns)   --->   "%in2_addr_96 = getelementptr [100 x i32]* %in2, i64 0, i64 96" [source/lab7_z2.c:5]   --->   Operation 908 'getelementptr' 'in2_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 909 [1/1] (0.00ns)   --->   "%in2_addr_97 = getelementptr [100 x i32]* %in2, i64 0, i64 97" [source/lab7_z2.c:5]   --->   Operation 909 'getelementptr' 'in2_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 910 [1/1] (0.00ns)   --->   "%out_addr_94 = getelementptr [100 x i32]* %out_r, i64 0, i64 94" [source/lab7_z2.c:5]   --->   Operation 910 'getelementptr' 'out_addr_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 911 [1/1] (0.00ns)   --->   "%out_addr_95 = getelementptr [100 x i32]* %out_r, i64 0, i64 95" [source/lab7_z2.c:5]   --->   Operation 911 'getelementptr' 'out_addr_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 912 [1/2] (3.25ns)   --->   "%in1_load_94 = load i32* %in1_addr_94, align 4" [source/lab7_z2.c:5]   --->   Operation 912 'load' 'in1_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 913 [1/2] (3.25ns)   --->   "%in2_load_94 = load i32* %in2_addr_94, align 4" [source/lab7_z2.c:5]   --->   Operation 913 'load' 'in2_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 914 [1/1] (2.70ns)   --->   "%add_ln5_94 = add nsw i32 %in1_load_94, %in2_load_94" [source/lab7_z2.c:5]   --->   Operation 914 'add' 'add_ln5_94' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 915 [1/1] (3.25ns)   --->   "store i32 %add_ln5_94, i32* %out_addr_94, align 4" [source/lab7_z2.c:5]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 916 [1/2] (3.25ns)   --->   "%in1_load_95 = load i32* %in1_addr_95, align 4" [source/lab7_z2.c:5]   --->   Operation 916 'load' 'in1_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 917 [1/2] (3.25ns)   --->   "%in2_load_95 = load i32* %in2_addr_95, align 4" [source/lab7_z2.c:5]   --->   Operation 917 'load' 'in2_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 918 [1/1] (2.70ns)   --->   "%add_ln5_95 = add nsw i32 %in1_load_95, %in2_load_95" [source/lab7_z2.c:5]   --->   Operation 918 'add' 'add_ln5_95' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 919 [1/1] (3.25ns)   --->   "store i32 %add_ln5_95, i32* %out_addr_95, align 4" [source/lab7_z2.c:5]   --->   Operation 919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 920 [2/2] (3.25ns)   --->   "%in1_load_96 = load i32* %in1_addr_96, align 4" [source/lab7_z2.c:5]   --->   Operation 920 'load' 'in1_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 921 [2/2] (3.25ns)   --->   "%in2_load_96 = load i32* %in2_addr_96, align 4" [source/lab7_z2.c:5]   --->   Operation 921 'load' 'in2_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 922 [2/2] (3.25ns)   --->   "%in1_load_97 = load i32* %in1_addr_97, align 4" [source/lab7_z2.c:5]   --->   Operation 922 'load' 'in1_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 923 [2/2] (3.25ns)   --->   "%in2_load_97 = load i32* %in2_addr_97, align 4" [source/lab7_z2.c:5]   --->   Operation 923 'load' 'in2_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 50 <SV = 49> <Delay = 9.21>
ST_50 : Operation 924 [1/1] (0.00ns)   --->   "%in1_addr_98 = getelementptr [100 x i32]* %in1, i64 0, i64 98" [source/lab7_z2.c:5]   --->   Operation 924 'getelementptr' 'in1_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 925 [1/1] (0.00ns)   --->   "%in1_addr_99 = getelementptr [100 x i32]* %in1, i64 0, i64 99" [source/lab7_z2.c:5]   --->   Operation 925 'getelementptr' 'in1_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 926 [1/1] (0.00ns)   --->   "%in2_addr_98 = getelementptr [100 x i32]* %in2, i64 0, i64 98" [source/lab7_z2.c:5]   --->   Operation 926 'getelementptr' 'in2_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 927 [1/1] (0.00ns)   --->   "%in2_addr_99 = getelementptr [100 x i32]* %in2, i64 0, i64 99" [source/lab7_z2.c:5]   --->   Operation 927 'getelementptr' 'in2_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 928 [1/1] (0.00ns)   --->   "%out_addr_96 = getelementptr [100 x i32]* %out_r, i64 0, i64 96" [source/lab7_z2.c:5]   --->   Operation 928 'getelementptr' 'out_addr_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 929 [1/1] (0.00ns)   --->   "%out_addr_97 = getelementptr [100 x i32]* %out_r, i64 0, i64 97" [source/lab7_z2.c:5]   --->   Operation 929 'getelementptr' 'out_addr_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 930 [1/2] (3.25ns)   --->   "%in1_load_96 = load i32* %in1_addr_96, align 4" [source/lab7_z2.c:5]   --->   Operation 930 'load' 'in1_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 931 [1/2] (3.25ns)   --->   "%in2_load_96 = load i32* %in2_addr_96, align 4" [source/lab7_z2.c:5]   --->   Operation 931 'load' 'in2_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 932 [1/1] (2.70ns)   --->   "%add_ln5_96 = add nsw i32 %in1_load_96, %in2_load_96" [source/lab7_z2.c:5]   --->   Operation 932 'add' 'add_ln5_96' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 933 [1/1] (3.25ns)   --->   "store i32 %add_ln5_96, i32* %out_addr_96, align 4" [source/lab7_z2.c:5]   --->   Operation 933 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 934 [1/2] (3.25ns)   --->   "%in1_load_97 = load i32* %in1_addr_97, align 4" [source/lab7_z2.c:5]   --->   Operation 934 'load' 'in1_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 935 [1/2] (3.25ns)   --->   "%in2_load_97 = load i32* %in2_addr_97, align 4" [source/lab7_z2.c:5]   --->   Operation 935 'load' 'in2_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 936 [1/1] (2.70ns)   --->   "%add_ln5_97 = add nsw i32 %in1_load_97, %in2_load_97" [source/lab7_z2.c:5]   --->   Operation 936 'add' 'add_ln5_97' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 937 [1/1] (3.25ns)   --->   "store i32 %add_ln5_97, i32* %out_addr_97, align 4" [source/lab7_z2.c:5]   --->   Operation 937 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 938 [2/2] (3.25ns)   --->   "%in1_load_98 = load i32* %in1_addr_98, align 4" [source/lab7_z2.c:5]   --->   Operation 938 'load' 'in1_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 939 [2/2] (3.25ns)   --->   "%in2_load_98 = load i32* %in2_addr_98, align 4" [source/lab7_z2.c:5]   --->   Operation 939 'load' 'in2_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 940 [2/2] (3.25ns)   --->   "%in1_load_99 = load i32* %in1_addr_99, align 4" [source/lab7_z2.c:5]   --->   Operation 940 'load' 'in1_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 941 [2/2] (3.25ns)   --->   "%in2_load_99 = load i32* %in2_addr_99, align 4" [source/lab7_z2.c:5]   --->   Operation 941 'load' 'in2_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 51 <SV = 50> <Delay = 9.21>
ST_51 : Operation 942 [1/1] (0.00ns)   --->   "%out_addr_98 = getelementptr [100 x i32]* %out_r, i64 0, i64 98" [source/lab7_z2.c:5]   --->   Operation 942 'getelementptr' 'out_addr_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 943 [1/1] (0.00ns)   --->   "%out_addr_99 = getelementptr [100 x i32]* %out_r, i64 0, i64 99" [source/lab7_z2.c:5]   --->   Operation 943 'getelementptr' 'out_addr_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7"   --->   Operation 944 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 945 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13"   --->   Operation 945 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 946 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17"   --->   Operation 946 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 947 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 948 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [source/lab7_z2.c:2]   --->   Operation 948 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 949 [1/2] (3.25ns)   --->   "%in1_load_98 = load i32* %in1_addr_98, align 4" [source/lab7_z2.c:5]   --->   Operation 949 'load' 'in1_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 950 [1/2] (3.25ns)   --->   "%in2_load_98 = load i32* %in2_addr_98, align 4" [source/lab7_z2.c:5]   --->   Operation 950 'load' 'in2_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 951 [1/1] (2.70ns)   --->   "%add_ln5_98 = add nsw i32 %in1_load_98, %in2_load_98" [source/lab7_z2.c:5]   --->   Operation 951 'add' 'add_ln5_98' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 952 [1/1] (3.25ns)   --->   "store i32 %add_ln5_98, i32* %out_addr_98, align 4" [source/lab7_z2.c:5]   --->   Operation 952 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 953 [1/2] (3.25ns)   --->   "%in1_load_99 = load i32* %in1_addr_99, align 4" [source/lab7_z2.c:5]   --->   Operation 953 'load' 'in1_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 954 [1/2] (3.25ns)   --->   "%in2_load_99 = load i32* %in2_addr_99, align 4" [source/lab7_z2.c:5]   --->   Operation 954 'load' 'in2_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 955 [1/1] (2.70ns)   --->   "%add_ln5_99 = add nsw i32 %in1_load_99, %in2_load_99" [source/lab7_z2.c:5]   --->   Operation 955 'add' 'add_ln5_99' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 956 [1/1] (3.25ns)   --->   "store i32 %add_ln5_99, i32* %out_addr_99, align 4" [source/lab7_z2.c:5]   --->   Operation 956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 957 [1/1] (0.00ns)   --->   "ret void" [source/lab7_z2.c:8]   --->   Operation 957 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('in1_addr', source/lab7_z2.c:5) [4]  (0 ns)
	'load' operation ('in1_load', source/lab7_z2.c:5) on array 'in1' [309]  (3.26 ns)

 <State 2>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load', source/lab7_z2.c:5) on array 'in1' [309]  (3.26 ns)
	'add' operation ('add_ln5', source/lab7_z2.c:5) [311]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5', source/lab7_z2.c:5 on array 'out_r' [312]  (3.26 ns)

 <State 3>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_2', source/lab7_z2.c:5) on array 'in1' [317]  (3.26 ns)
	'add' operation ('add_ln5_2', source/lab7_z2.c:5) [319]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_2', source/lab7_z2.c:5 on array 'out_r' [320]  (3.26 ns)

 <State 4>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_4', source/lab7_z2.c:5) on array 'in1' [325]  (3.26 ns)
	'add' operation ('add_ln5_4', source/lab7_z2.c:5) [327]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_4', source/lab7_z2.c:5 on array 'out_r' [328]  (3.26 ns)

 <State 5>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_6', source/lab7_z2.c:5) on array 'in1' [333]  (3.26 ns)
	'add' operation ('add_ln5_6', source/lab7_z2.c:5) [335]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_6', source/lab7_z2.c:5 on array 'out_r' [336]  (3.26 ns)

 <State 6>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_8', source/lab7_z2.c:5) on array 'in1' [341]  (3.26 ns)
	'add' operation ('add_ln5_8', source/lab7_z2.c:5) [343]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_8', source/lab7_z2.c:5 on array 'out_r' [344]  (3.26 ns)

 <State 7>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_10', source/lab7_z2.c:5) on array 'in1' [349]  (3.26 ns)
	'add' operation ('add_ln5_10', source/lab7_z2.c:5) [351]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_10', source/lab7_z2.c:5 on array 'out_r' [352]  (3.26 ns)

 <State 8>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_12', source/lab7_z2.c:5) on array 'in1' [357]  (3.26 ns)
	'add' operation ('add_ln5_12', source/lab7_z2.c:5) [359]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_12', source/lab7_z2.c:5 on array 'out_r' [360]  (3.26 ns)

 <State 9>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_14', source/lab7_z2.c:5) on array 'in1' [365]  (3.26 ns)
	'add' operation ('add_ln5_14', source/lab7_z2.c:5) [367]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_14', source/lab7_z2.c:5 on array 'out_r' [368]  (3.26 ns)

 <State 10>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_16', source/lab7_z2.c:5) on array 'in1' [373]  (3.26 ns)
	'add' operation ('add_ln5_16', source/lab7_z2.c:5) [375]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_16', source/lab7_z2.c:5 on array 'out_r' [376]  (3.26 ns)

 <State 11>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_18', source/lab7_z2.c:5) on array 'in1' [381]  (3.26 ns)
	'add' operation ('add_ln5_18', source/lab7_z2.c:5) [383]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_18', source/lab7_z2.c:5 on array 'out_r' [384]  (3.26 ns)

 <State 12>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_20', source/lab7_z2.c:5) on array 'in1' [389]  (3.26 ns)
	'add' operation ('add_ln5_20', source/lab7_z2.c:5) [391]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_20', source/lab7_z2.c:5 on array 'out_r' [392]  (3.26 ns)

 <State 13>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_22', source/lab7_z2.c:5) on array 'in1' [397]  (3.26 ns)
	'add' operation ('add_ln5_22', source/lab7_z2.c:5) [399]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_22', source/lab7_z2.c:5 on array 'out_r' [400]  (3.26 ns)

 <State 14>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_24', source/lab7_z2.c:5) on array 'in1' [405]  (3.26 ns)
	'add' operation ('add_ln5_24', source/lab7_z2.c:5) [407]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_24', source/lab7_z2.c:5 on array 'out_r' [408]  (3.26 ns)

 <State 15>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_26', source/lab7_z2.c:5) on array 'in1' [413]  (3.26 ns)
	'add' operation ('add_ln5_26', source/lab7_z2.c:5) [415]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_26', source/lab7_z2.c:5 on array 'out_r' [416]  (3.26 ns)

 <State 16>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_28', source/lab7_z2.c:5) on array 'in1' [421]  (3.26 ns)
	'add' operation ('add_ln5_28', source/lab7_z2.c:5) [423]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_28', source/lab7_z2.c:5 on array 'out_r' [424]  (3.26 ns)

 <State 17>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_30', source/lab7_z2.c:5) on array 'in1' [429]  (3.26 ns)
	'add' operation ('add_ln5_30', source/lab7_z2.c:5) [431]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_30', source/lab7_z2.c:5 on array 'out_r' [432]  (3.26 ns)

 <State 18>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_32', source/lab7_z2.c:5) on array 'in1' [437]  (3.26 ns)
	'add' operation ('add_ln5_32', source/lab7_z2.c:5) [439]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_32', source/lab7_z2.c:5 on array 'out_r' [440]  (3.26 ns)

 <State 19>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_34', source/lab7_z2.c:5) on array 'in1' [445]  (3.26 ns)
	'add' operation ('add_ln5_34', source/lab7_z2.c:5) [447]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_34', source/lab7_z2.c:5 on array 'out_r' [448]  (3.26 ns)

 <State 20>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_36', source/lab7_z2.c:5) on array 'in1' [453]  (3.26 ns)
	'add' operation ('add_ln5_36', source/lab7_z2.c:5) [455]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_36', source/lab7_z2.c:5 on array 'out_r' [456]  (3.26 ns)

 <State 21>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_38', source/lab7_z2.c:5) on array 'in1' [461]  (3.26 ns)
	'add' operation ('add_ln5_38', source/lab7_z2.c:5) [463]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_38', source/lab7_z2.c:5 on array 'out_r' [464]  (3.26 ns)

 <State 22>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_40', source/lab7_z2.c:5) on array 'in1' [469]  (3.26 ns)
	'add' operation ('add_ln5_40', source/lab7_z2.c:5) [471]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_40', source/lab7_z2.c:5 on array 'out_r' [472]  (3.26 ns)

 <State 23>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_42', source/lab7_z2.c:5) on array 'in1' [477]  (3.26 ns)
	'add' operation ('add_ln5_42', source/lab7_z2.c:5) [479]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_42', source/lab7_z2.c:5 on array 'out_r' [480]  (3.26 ns)

 <State 24>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_44', source/lab7_z2.c:5) on array 'in1' [485]  (3.26 ns)
	'add' operation ('add_ln5_44', source/lab7_z2.c:5) [487]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_44', source/lab7_z2.c:5 on array 'out_r' [488]  (3.26 ns)

 <State 25>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_46', source/lab7_z2.c:5) on array 'in1' [493]  (3.26 ns)
	'add' operation ('add_ln5_46', source/lab7_z2.c:5) [495]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_46', source/lab7_z2.c:5 on array 'out_r' [496]  (3.26 ns)

 <State 26>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_48', source/lab7_z2.c:5) on array 'in1' [501]  (3.26 ns)
	'add' operation ('add_ln5_48', source/lab7_z2.c:5) [503]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_48', source/lab7_z2.c:5 on array 'out_r' [504]  (3.26 ns)

 <State 27>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_50', source/lab7_z2.c:5) on array 'in1' [509]  (3.26 ns)
	'add' operation ('add_ln5_50', source/lab7_z2.c:5) [511]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_50', source/lab7_z2.c:5 on array 'out_r' [512]  (3.26 ns)

 <State 28>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_52', source/lab7_z2.c:5) on array 'in1' [517]  (3.26 ns)
	'add' operation ('add_ln5_52', source/lab7_z2.c:5) [519]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_52', source/lab7_z2.c:5 on array 'out_r' [520]  (3.26 ns)

 <State 29>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_54', source/lab7_z2.c:5) on array 'in1' [525]  (3.26 ns)
	'add' operation ('add_ln5_54', source/lab7_z2.c:5) [527]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_54', source/lab7_z2.c:5 on array 'out_r' [528]  (3.26 ns)

 <State 30>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_56', source/lab7_z2.c:5) on array 'in1' [533]  (3.26 ns)
	'add' operation ('add_ln5_56', source/lab7_z2.c:5) [535]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_56', source/lab7_z2.c:5 on array 'out_r' [536]  (3.26 ns)

 <State 31>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_58', source/lab7_z2.c:5) on array 'in1' [541]  (3.26 ns)
	'add' operation ('add_ln5_58', source/lab7_z2.c:5) [543]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_58', source/lab7_z2.c:5 on array 'out_r' [544]  (3.26 ns)

 <State 32>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_60', source/lab7_z2.c:5) on array 'in1' [549]  (3.26 ns)
	'add' operation ('add_ln5_60', source/lab7_z2.c:5) [551]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_60', source/lab7_z2.c:5 on array 'out_r' [552]  (3.26 ns)

 <State 33>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_62', source/lab7_z2.c:5) on array 'in1' [557]  (3.26 ns)
	'add' operation ('add_ln5_62', source/lab7_z2.c:5) [559]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_62', source/lab7_z2.c:5 on array 'out_r' [560]  (3.26 ns)

 <State 34>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_64', source/lab7_z2.c:5) on array 'in1' [565]  (3.26 ns)
	'add' operation ('add_ln5_64', source/lab7_z2.c:5) [567]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_64', source/lab7_z2.c:5 on array 'out_r' [568]  (3.26 ns)

 <State 35>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_66', source/lab7_z2.c:5) on array 'in1' [573]  (3.26 ns)
	'add' operation ('add_ln5_66', source/lab7_z2.c:5) [575]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_66', source/lab7_z2.c:5 on array 'out_r' [576]  (3.26 ns)

 <State 36>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_68', source/lab7_z2.c:5) on array 'in1' [581]  (3.26 ns)
	'add' operation ('add_ln5_68', source/lab7_z2.c:5) [583]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_68', source/lab7_z2.c:5 on array 'out_r' [584]  (3.26 ns)

 <State 37>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_70', source/lab7_z2.c:5) on array 'in1' [589]  (3.26 ns)
	'add' operation ('add_ln5_70', source/lab7_z2.c:5) [591]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_70', source/lab7_z2.c:5 on array 'out_r' [592]  (3.26 ns)

 <State 38>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_72', source/lab7_z2.c:5) on array 'in1' [597]  (3.26 ns)
	'add' operation ('add_ln5_72', source/lab7_z2.c:5) [599]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_72', source/lab7_z2.c:5 on array 'out_r' [600]  (3.26 ns)

 <State 39>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_74', source/lab7_z2.c:5) on array 'in1' [605]  (3.26 ns)
	'add' operation ('add_ln5_74', source/lab7_z2.c:5) [607]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_74', source/lab7_z2.c:5 on array 'out_r' [608]  (3.26 ns)

 <State 40>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_76', source/lab7_z2.c:5) on array 'in1' [613]  (3.26 ns)
	'add' operation ('add_ln5_76', source/lab7_z2.c:5) [615]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_76', source/lab7_z2.c:5 on array 'out_r' [616]  (3.26 ns)

 <State 41>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_78', source/lab7_z2.c:5) on array 'in1' [621]  (3.26 ns)
	'add' operation ('add_ln5_78', source/lab7_z2.c:5) [623]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_78', source/lab7_z2.c:5 on array 'out_r' [624]  (3.26 ns)

 <State 42>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_80', source/lab7_z2.c:5) on array 'in1' [629]  (3.26 ns)
	'add' operation ('add_ln5_80', source/lab7_z2.c:5) [631]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_80', source/lab7_z2.c:5 on array 'out_r' [632]  (3.26 ns)

 <State 43>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_82', source/lab7_z2.c:5) on array 'in1' [637]  (3.26 ns)
	'add' operation ('add_ln5_82', source/lab7_z2.c:5) [639]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_82', source/lab7_z2.c:5 on array 'out_r' [640]  (3.26 ns)

 <State 44>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_84', source/lab7_z2.c:5) on array 'in1' [645]  (3.26 ns)
	'add' operation ('add_ln5_84', source/lab7_z2.c:5) [647]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_84', source/lab7_z2.c:5 on array 'out_r' [648]  (3.26 ns)

 <State 45>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_86', source/lab7_z2.c:5) on array 'in1' [653]  (3.26 ns)
	'add' operation ('add_ln5_86', source/lab7_z2.c:5) [655]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_86', source/lab7_z2.c:5 on array 'out_r' [656]  (3.26 ns)

 <State 46>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_88', source/lab7_z2.c:5) on array 'in1' [661]  (3.26 ns)
	'add' operation ('add_ln5_88', source/lab7_z2.c:5) [663]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_88', source/lab7_z2.c:5 on array 'out_r' [664]  (3.26 ns)

 <State 47>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_90', source/lab7_z2.c:5) on array 'in1' [669]  (3.26 ns)
	'add' operation ('add_ln5_90', source/lab7_z2.c:5) [671]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_90', source/lab7_z2.c:5 on array 'out_r' [672]  (3.26 ns)

 <State 48>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_92', source/lab7_z2.c:5) on array 'in1' [677]  (3.26 ns)
	'add' operation ('add_ln5_92', source/lab7_z2.c:5) [679]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_92', source/lab7_z2.c:5 on array 'out_r' [680]  (3.26 ns)

 <State 49>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_94', source/lab7_z2.c:5) on array 'in1' [685]  (3.26 ns)
	'add' operation ('add_ln5_94', source/lab7_z2.c:5) [687]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_94', source/lab7_z2.c:5 on array 'out_r' [688]  (3.26 ns)

 <State 50>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_96', source/lab7_z2.c:5) on array 'in1' [693]  (3.26 ns)
	'add' operation ('add_ln5_96', source/lab7_z2.c:5) [695]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_96', source/lab7_z2.c:5 on array 'out_r' [696]  (3.26 ns)

 <State 51>: 9.22ns
The critical path consists of the following:
	'load' operation ('in1_load_98', source/lab7_z2.c:5) on array 'in1' [701]  (3.26 ns)
	'add' operation ('add_ln5_98', source/lab7_z2.c:5) [703]  (2.7 ns)
	'store' operation ('store_ln5', source/lab7_z2.c:5) of variable 'add_ln5_98', source/lab7_z2.c:5 on array 'out_r' [704]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
