[ START MERGED ]
counter_12__N_25 MEMADDR_c_12
IREG_7__N_216 MEMADDR_c_6
[ END MERGED ]
[ START CLIPPED ]
VCC_net
mult_9u_8u_0_cin_lr_add_2_adj_162/S1
mult_9u_8u_0_cin_lr_add_2_adj_162/S0
mult_9u_8u_0_cin_lr_add_4_adj_161/S1
mult_9u_8u_0_cin_lr_add_4_adj_161/S0
mult_9u_8u_0_cin_lr_add_6_adj_160/S1
mult_9u_8u_0_cin_lr_add_6_adj_160/S0
Cadd_mult_9u_8u_0_0_1_adj_159/S0
mult_9u_8u_0_add_0_4_adj_153/COUT
Cadd_mult_9u_8u_0_1_1_adj_151/S0
mult_9u_8u_0_add_1_2_adj_150/COUT
counter_4813_4860_add_4_13/CO
PCNT_4814_add_4_1/S0
PCNT_4814_add_4_1/CI
Cadd_t_mult_9u_8u_0_2_1_adj_139/S0
t_mult_9u_8u_0_add_2_3_adj_137/COUT
mult_9u_8u_0_mult_0_3_adj_133/CO
mult_9u_8u_0_mult_2_2_adj_130/CO
mult_9u_8u_0_mult_4_1_adj_128/CO
PCNT_4814_add_4_9/S1
PCNT_4814_add_4_9/CO
mult_9u_8u_0_mult_6_0_adj_127/CO
mult_9u_8u_0_cin_lr_add_2_adj_120/S1
mult_9u_8u_0_cin_lr_add_2_adj_120/S0
mult_9u_8u_0_cin_lr_add_4_adj_119/S1
mult_9u_8u_0_cin_lr_add_4_adj_119/S0
mult_9u_8u_0_cin_lr_add_0_adj_118/S1
mult_9u_8u_0_cin_lr_add_0_adj_118/S0
mult_9u_8u_0_cin_lr_add_6_adj_117/S1
mult_9u_8u_0_cin_lr_add_6_adj_117/S0
Cadd_mult_9u_8u_0_0_1_adj_116/S0
mult_9u_8u_0_add_0_4_adj_113/COUT
Cadd_mult_9u_8u_0_1_1_adj_110/S0
mult_9u_8u_0_add_1_2_adj_108/COUT
Cadd_t_mult_9u_8u_0_2_1_adj_105/S0
t_mult_9u_8u_0_add_2_3_adj_103/COUT
mult_9u_8u_0_mult_0_3_adj_95/CO
sub_289_add_2_1/S1
sub_289_add_2_1/S0
sub_289_add_2_1/CI
mult_9u_8u_0_mult_2_2_adj_92/CO
mult_9u_8u_0_mult_4_1_adj_90/CO
mult_9u_8u_0_mult_6_0_adj_89/CO
mult_9u_8u_0_cin_lr_add_2_adj_84/S1
mult_9u_8u_0_cin_lr_add_2_adj_84/S0
mult_9u_8u_0_cin_lr_add_4_adj_83/S1
mult_9u_8u_0_cin_lr_add_4_adj_83/S0
mult_9u_8u_0_cin_lr_add_6_adj_82/S1
mult_9u_8u_0_cin_lr_add_6_adj_82/S0
Cadd_mult_9u_8u_0_0_1_adj_81/S0
mult_9u_8u_0_add_0_4_adj_78/COUT
Cadd_mult_9u_8u_0_1_1_adj_77/S0
mult_9u_8u_0_add_1_2_adj_76/COUT
Cadd_t_mult_9u_8u_0_2_1_adj_75/S0
t_mult_9u_8u_0_add_2_3_adj_73/COUT
mult_9u_8u_0_mult_0_3_adj_65/CO
mult_9u_8u_0_mult_2_2_adj_62/CO
mult_9u_8u_0_mult_4_1_adj_57/CO
mult_9u_8u_0_mult_6_0_adj_56/CO
equal_4883_7/S1
equal_4883_7/S0
sub_289_add_2_11/S1
sub_289_add_2_11/CO
mult_9u_8u_0_cin_lr_add_2/S1
mult_9u_8u_0_cin_lr_add_2/S0
mult_9u_8u_0_cin_lr_add_4/S1
mult_9u_8u_0_cin_lr_add_4/S0
mult_9u_8u_0_cin_lr_add_6/S1
mult_9u_8u_0_cin_lr_add_6/S0
Cadd_mult_9u_8u_0_0_1/S0
mult_9u_8u_0_add_0_4/COUT
add_1404_1/S0
add_1404_1/CI
Cadd_mult_9u_8u_0_1_1/S0
mult_9u_8u_0_add_1_2/COUT
Cadd_t_mult_9u_8u_0_2_1/S0
t_mult_9u_8u_0_add_2_3/COUT
equal_4883_8/S0
equal_4883_8/CO
mult_9u_8u_0_mult_0_3/CO
mult_9u_8u_0_mult_2_2/CO
add_1408_9/CO
mult_9u_8u_0_mult_4_1/CO
add_1408_1/S0
add_1408_1/CI
mult_9u_8u_0_mult_6_0/CO
add_1440_11/S1
add_1440_11/CO
add_1437_1/S1
add_1437_1/S0
add_1437_1/CI
add_1404_9/CO
add_1412_1/S0
add_1412_1/CI
add_1437_11/S1
add_1437_11/CO
add_1416_1/S0
add_1416_1/CI
add_1412_9/CO
add_1402_1/S0
add_1402_1/CI
add_1402_9/S1
add_1402_9/CO
add_1440_1/S1
add_1440_1/S0
add_1440_1/CI
equal_4883_0/S1
equal_4883_0/S0
equal_4883_0/CI
add_1416_9/CO
counter_4813_4860_add_4_1/S0
counter_4813_4860_add_4_1/CI
mult_9u_8u_0_cin_lr_add_0_adj_2/S1
mult_9u_8u_0_cin_lr_add_0_adj_2/S0
mult_9u_8u_0_cin_lr_add_0_adj_1/S1
mult_9u_8u_0_cin_lr_add_0_adj_1/S0
mult_9u_8u_0_cin_lr_add_0/S1
mult_9u_8u_0_cin_lr_add_0/S0
[ END CLIPPED ]
[ START OSC ]
clk 2.08
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.0.396.4 -- WARNING: Map write only section -- Tue Aug 11 19:34:26 2020

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "PORTA[4]" SITE "17" ;
LOCATE COMP "MEMADDR[0]" SITE "27" ;
LOCATE COMP "MEMADDR[1]" SITE "4" ;
LOCATE COMP "MEMADDR[2]" SITE "5" ;
LOCATE COMP "MEMADDR[3]" SITE "8" ;
LOCATE COMP "PORTA[5]" SITE "16" ;
LOCATE COMP "MEMADDR[4]" SITE "9" ;
LOCATE COMP "MEMADDR[5]" SITE "10" ;
LOCATE COMP "MEMADDR[6]" SITE "11" ;
LOCATE COMP "MEMADDR[7]" SITE "12" ;
LOCATE COMP "PORTA[6]" SITE "14" ;
LOCATE COMP "PORTA[0]" SITE "25" ;
LOCATE COMP "PORTA[1]" SITE "23" ;
LOCATE COMP "PORTA[2]" SITE "21" ;
LOCATE COMP "PORTA[3]" SITE "20" ;
LOCATE COMP "PORTA[7]" SITE "13" ;
FREQUENCY NET "clk" 2.080000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
