Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 23 18:15:04 2021
| Host         : Familia-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TOP_00_control_sets_placed.rpt
| Design       : TOP_00
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     10 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            3 |
| No           | No                    | Yes                    |              48 |           12 |
| No           | Yes                   | No                     |              10 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             244 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------+------------------+------------------+----------------+
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/CW[0]   |                  |                1 |              8 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/out[3]  | RST_i_IBUF       |                1 |              8 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/out[6]  | RST_i_IBUF       |                2 |              8 |
|  CLK_i_IBUF_BUFG |                      | DIDACOMP/PC[2]   |                1 |             10 |
|  CLK_i_IBUF_BUFG |                      |                  |                3 |             16 |
|  CLK_i_IBUF_BUFG | CW_6/E[0]            | RST_i_IBUF       |                2 |             16 |
|  CLK_i_IBUF_BUFG | DEBOUNCE_0/E[0]      | RST_i_IBUF       |                3 |             24 |
|  CLK_i_IBUF_BUFG | CW_4/E[0]            | RST_i_IBUF       |                6 |             38 |
|  CLK_i_IBUF_BUFG |                      | RST_i_IBUF       |               12 |             48 |
|  CLK_i_IBUF_BUFG | CW_6/COUNTER         | RST_i_IBUF       |                7 |             50 |
|  CLK_i_IBUF_BUFG | CW_4/COUNTER         | RST_i_IBUF       |                5 |             50 |
|  CLK_i_IBUF_BUFG | DEBOUNCE_0/COUNTER_0 | RST_i_IBUF       |                6 |             50 |
+------------------+----------------------+------------------+------------------+----------------+


