################################################################################################
# This is just to distinguish the regions. 
# Exzample: AP: region=pa
#           EU: region=eu
#           SA: region=sa
#           NA: region=us
#           TW: region=tw
#           HK: region=hk 
################################################################################################
[BOARD_REGION]
region=sa

################################################################################################
# Core and Board
################################################################################################
[BOARD_CORE]
CORE = 9K54B;

[BOARD_BOARD]
CORE = 55G7A;

################################################################################################
# This is just to distinguish the keypad type. 
# Exzample: Five directions : Five
#           Single directions: Single  
#           Other : Other
################################################################################################
[KeypadType]
KeypadType = Single

[BOARD_CONFIG]
BOARD_NAME = "MT165B_10AT_19055";
SOFTWARE_VERSION = "0001";
BOARD_MMAP_FILE_NAME = "/vendor/tvconfig/config/MMAP_MI.h";

################################################
# System-TunerParam
################################################
[TUNER_CONFIG]
MAX_FRONTEND_NUM = 3;
TS_CLK_INV = 1;
TS_PARALLEL_OUTPUT = 1;
#MXL542_TS_CLK_PHASE = 0;
SUPPORT_MSPI_LOAD_CODE = 1; #TRUE=1
MSPI_PATH_DETECT = 1;
#GPIO_DEMOD_RST = 0;
DISH_TYPE = 8;#DISH_A8297=6, DISH_8302E=7, DISH_RT5047=8
#FRONTEND_TUNER_PORT0_INT = 0;
#FRONTEND_PORT0_WO_EXT_DEMOD = 1;
DISH_TYPE1 = 8; #DISH_A8297=6, DISH_8302E=7, DISH_RT5047=8
#FRONTEND_TUNER_PORT1_INT = 0;
#FRONTEND_PORT1_WO_EXT_DEMOD = 1;
DISH_TYPE2 = 8;#DISH_A8297=6, DISH_8302E=7, DISH_RT5047=8
#FRONTEND_TUNER_PORT2_INT = 0;
#FRONTEND_PORT2_WO_EXT_DEMOD = 1;
#DISH_TYPE3 = 6; #DISH_A8297=6
#FRONTEND_TUNER_PORT3_INT = 0;
#FRONTEND_PORT3_WO_EXT_DEMOD = 1;
DISEQC_RX_LOW_EN = 1;
#DISEQC_RX_LOW_EN1 = 1;
DISEQC_RX_LOW_EN2 = 1;
#DISEQC_RX_LOW_EN3 = 1;
################################################
# System-TvParam
################################################
[BOARD_SYSTEM_TV_PARAM]
HDMI_FOR_MHL_PORT = 23; #///<HDMI 1          23

[BOARD_TV_PARAM]
BOARD_TV_PRODUCT_TYPE = 2; #E_ATV_Only = 0, E_DTV_Only=1, E_ATV_Plus_DTV=2
BOARD_ATV_SYSTEM_TYPE = 1; #E_NTSC_ENABLE = 0, E_PAL_ENABLE = 1, E_CHINA_ENABLE = 2,E_PAL_M_ENABLE = 3
BOARD_DTV_TYPE = 0x83; #DTMB_ENABLE=BIT7, DVBC_ENABLE=BIT1, DVBT_ENABLE=BIT0
BOARD_AUDIO_SYSTEM_TYPE = 1; #E_BTSC_ENABLE = 0, E_A2_ENABLE = 1, E_EIAJ_ENABLE = 2
BOARD_STB_SYSTEM_TYPE = 0; #E_STB_DISABLE = 0,E_STB_ENABLE = 1
BOARD_IP_ENABLE = 0; # BOARD_COMMON_NULL       0x00
BOARD_ROUTE_PATH_NUM = 4;
BOARD_ROUTE_PATH_0 = 0x10; # ISDB_ENABLE = BIT4
BOARD_ROUTE_PATH_1 = 0; #BOARD_COMMON_NULL       0x00
BOARD_ROUTE_PATH_2 = 0; #BOARD_COMMON_NULL       0x00
BOARD_ROUTE_PATH_3 = 0; #BOARD_COMMON_NULL       0x00

BOARD_DAC_CURRENT_MODE = 0; # E_CURRENT_MODE_FULL=0, E_CURRENT_MODE_HALF=1,E_CURRENT_MODE_QUART=2
BOARD_SAW_TYPE = 6; #DUAL_SAW = 0,EXTERNAL_SINGLE_SAW=1,SILICON_TUNER=2, INTERNAL_SINGLE_SAW_DIF=3,NO_SAW=4,INTERNAL_SINGLE_SAW_VIF=5,NO_SAW_DIF=6,SAW6=7
BOARD_SAR_CHANNEL = 0xFF; # E_SAR_CH1=0,E_SAR_CH2=1,E_SAR_CH3=2,E_SAR_CH4=3,E_SAR_CH5=4,E_SAR_CH6=5,E_SAR_CH7=6,E_SAR_CH8=7,E_SAR_NC=0xFF
BOARD_PWS_ENABLE = 1; #0=false, 1=true;

BOARD_PANEL_MOD_CONFIG_BY_USER_ENABLE = 0;
BOARD_PANEL_MOD_TYPE = 1;# 0:3.3V, 1:2.5V
###############################################
# Video relative setting
###############################################
[BOARD_VIDEO_RELATIVE_SETTING]
BOARD_VD_CAP_WIN_MODE = 2 #EN_Mode_1135=0, EN_Mode_1135_1P5=1, EN_Mode_Dynamic=2

###############################################
# System-I2C
###############################################
###############################################
#   E_MI_SYS_BOARD_IIC_PORT_0 = 0,       /// port 0_0
#   E_MI_SYS_BOARD_IIC_PORT0_1,          /// port 0_1
#   E_MI_SYS_BOARD_IIC_PORT0_2,          /// port 0_2
#   E_MI_SYS_BOARD_IIC_PORT0_3,          /// port 0_3
#   E_MI_SYS_BOARD_IIC_PORT0_4,          /// port 0_4
#   E_MI_SYS_BOARD_IIC_PORT0_5,          /// port 0_5
#   E_MI_SYS_BOARD_IIC_PORT0_6,          /// port 0_6
#   E_MI_SYS_BOARD_IIC_PORT0_7,          /// port 0_7
#   E_MI_SYS_BOARD_IIC_PORT_1 = 8,       /// port 1_0
#   E_MI_SYS_BOARD_IIC_PORT1_1,          /// port 1_1
#   E_MI_SYS_BOARD_IIC_PORT1_2,          /// port 1_2
#   E_MI_SYS_BOARD_IIC_PORT1_3,          /// port 1_3
#   E_MI_SYS_BOARD_IIC_PORT1_4,          /// port 1_4
#   E_MI_SYS_BOARD_IIC_PORT1_5,          /// port 1_5
#   E_MI_SYS_BOARD_IIC_PORT1_6,          /// port 1_6
#   E_MI_SYS_BOARD_IIC_PORT1_7,          /// port 1_7
#   E_MI_SYS_BOARD_IIC_PORT_2 = 16,      /// port 2_0
#   E_MI_SYS_BOARD_IIC_PORT2_1,          /// port 2_1
#   E_MI_SYS_BOARD_IIC_PORT2_2,          /// port 2_2
#   E_MI_SYS_BOARD_IIC_PORT2_3,          /// port 2_3
#   E_MI_SYS_BOARD_IIC_PORT2_4,          /// port 2_4
#   E_MI_SYS_BOARD_IIC_PORT2_5,          /// port 2_5
#   E_MI_SYS_BOARD_IIC_PORT2_6,          /// port 2_6
#   E_MI_SYS_BOARD_IIC_PORT2_7,          /// port 2_7
#   E_MI_SYS_BOARD_IIC_PORT_3 = 24,      /// port 3_0
#   E_MI_SYS_BOARD_IIC_PORT3_1,          /// port 3_1
#   E_MI_SYS_BOARD_IIC_PORT3_2,          /// port 3_2
#   E_MI_SYS_BOARD_IIC_PORT3_3,          /// port 3_3
#   E_MI_SYS_BOARD_IIC_PORT3_4,          /// port 3_4
#   E_MI_SYS_BOARD_IIC_PORT3_5,          /// port 3_5
#   E_MI_SYS_BOARD_IIC_PORT3_6,          /// port 3_6
#   E_MI_SYS_BOARD_IIC_PORT3_7,          /// port 3_7
#   E_MI_SYS_BOARD_IIC_SW_PORT_0 = 1024, /// swiic port0
#   E_MI_SYS_BOARD_IIC_SW_PORT_1,        /// swiic port1
#   E_MI_SYS_BOARD_IIC_SW_PORT_2,        /// swiic port2
#   E_MI_SYS_BOARD_IIC_SW_PORT_3,        /// swiic port3
#   E_MI_SYS_BOARD_IIC_SW_PORT_4,        /// swiic port4
#   E_MI_SYS_BOARD_IIC_SW_PORT_5,        /// swiic port5
#   E_MI_SYS_BOARD_IIC_SW_PORT_6,        /// swiic port6
#   E_MI_SYS_BOARD_IIC_SW_PORT_7,        /// swiic port7
###############################################
[BOARD_I2C_SWBUS]
BOARD_I2C_SWBUS_NUM = 2;
BOARD_I2C_SWBUS_0_PORT = 1024; # E_MI_SYS_BOARD_IIC_SW_PORT_0 (1024)
BOARD_I2C_SWBUS_0_SCL_PAD = 55;
BOARD_I2C_SWBUS_0_SDA_PAD = 56;
BOARD_I2C_SWBUS_0_DELAY = 100;
BOARD_I2C_SWBUS_1_PORT = 1025; # E_MI_SYS_BOARD_IIC_SW_PORT_1 (1025)
BOARD_I2C_SWBUS_1_SCL_PAD = 143;
BOARD_I2C_SWBUS_1_SDA_PAD = 144;
BOARD_I2C_SWBUS_1_DELAY = 100;

[BOARD_I2C_HWBUS]
BOARD_I2C_HWBUS_NUM = 3;
BOARD_I2C_HWBUS_0_PIN_REG = 0x00000000;
BOARD_I2C_HWBUS_0_PIN_BITS = 0; #bit0
BOARD_I2C_HWBUS_0_PIN_ENABLE = 0;
BOARD_I2C_HWBUS_0_SPEED = 0;
BOARD_I2C_HWBUS_0_PORT = 1; # E_MI_SYS_BOARD_IIC_PORT0_1
BOARD_I2C_HWBUS_1_PIN_REG = 0x00000000;
BOARD_I2C_HWBUS_1_PIN_BITS = 0; #bit0
BOARD_I2C_HWBUS_1_PIN_ENABLE = 0;
BOARD_I2C_HWBUS_1_SPEED = 2;
BOARD_I2C_HWBUS_1_PORT = 9;     # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_HWBUS_2_PIN_REG = 0x00000000;
BOARD_I2C_HWBUS_2_PIN_BITS = 0; #bit0
BOARD_I2C_HWBUS_2_PIN_ENABLE = 0;
BOARD_I2C_HWBUS_2_SPEED = 2;
BOARD_I2C_HWBUS_2_PORT = 19;    # E_MI_SYS_BOARD_IIC_PORT2_3

###############################################
#  External IIC Device Id Table
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_TUNER_1  //0x401. iic for tuner demo
#  Internal IIC Device Id Table
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_EEPROM,                    // 0x450 . iic for eeprom contrl
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DEMOD_DYNAMIC_SLAVE_ID_1,  // 0x451. iic for demod 1
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DEMOD_DYNAMIC_SLAVE_ID_2,  // 0x452. iic for demod 2
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DEMOD_DYNAMIC_SLAVE_ID_3,  // 0x453. iic for demod 3
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DEMOD_DYNAMIC_SLAVE_ID_4,  // 0x454. iic for demod 4
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISPOUT_FRC_SLAVE_REG,     // 0x455. for MS TV tool register read/write
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISPOUT_FRC_SLAVE_ISP,     // 0x456. for ISP tool download code
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISPOUT_FRC_SLAVE_CMD,     // 0x457. send command
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_PANEL_TCON,                // 0x458. pannel tcon
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_MHL_ELAND_CONFIG,          // 0x459. MHL config
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_MHL_ELAND_COMMON,          // 0x45A. MHL common
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISPOUT_RAPTORS_SLAVE_ISP, // 0x45B. for raptors isp upgrade
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISPOUT_RAPTORS_SLAVE_CMD, // 0x45C. for raptors control
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT0,      // 0x45D. tuner0
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT1,      // 0x45E. tuner1
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT2,      // 0x45F. tuner2
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT3,      // 0X460. tuner3
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT0,            // 0x461. DISH0
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT1,            // 0x462. DISH1
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT2,            // 0x463. DISH2
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT3,            // 0x464. DISH3
#     E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_AUDIO_AMP,                 // 0x465. for Audio Amplifier
###############################################
[BOARD_I2C_DEVICE]
BOARD_I2C_DEVICE_NUM = 11;
BOARD_I2C_DEVICE_0_ID = 0x450;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_EEPROM
BOARD_I2C_DEVICE_0_PORT = 9;         # E_MI_SYS_BOARD_IIC_SW_PORT_0 (9)
BOARD_I2C_DEVICE_0_SLAVE_ID = 0xA2;
BOARD_I2C_DEVICE_1_ID = 0x452;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DEMOD_DYNAMIC_SLAVE_ID_2
BOARD_I2C_DEVICE_1_PORT = 1024;         # E_MI_SYS_BOARD_IIC_SW_PORT_0 (1024)
BOARD_I2C_DEVICE_1_SLAVE_ID = 0x36;
BOARD_I2C_DEVICE_2_ID = 0x401;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_TUNER_1 (for demo iic)
BOARD_I2C_DEVICE_2_PORT = 9;            # E_MI_SYS_BOARD_IIC_PORT0_1
BOARD_I2C_DEVICE_2_SLAVE_ID = 0xC0;
BOARD_I2C_DEVICE_3_ID = 0x45D;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT0
BOARD_I2C_DEVICE_3_PORT = 1025;         # E_MI_SYS_BOARD_IIC_PORT0_1
BOARD_I2C_DEVICE_3_SLAVE_ID = 0xC0;
BOARD_I2C_DEVICE_4_ID = 0x45E;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT1
BOARD_I2C_DEVICE_4_PORT = 9;            # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_4_SLAVE_ID = 0xC0;
BOARD_I2C_DEVICE_5_ID = 0x45F;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRONTEND_TUNER_PORT2
BOARD_I2C_DEVICE_5_PORT = 1025;            # E_MI_SYS_BOARD_IIC_PORT2_3
BOARD_I2C_DEVICE_5_SLAVE_ID = 0xF4;
BOARD_I2C_DEVICE_6_ID = 0x461;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT0
BOARD_I2C_DEVICE_6_PORT = 9;            # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_6_SLAVE_ID = 0xC0;
BOARD_I2C_DEVICE_7_ID = 0x463;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_DISH_IIC_PORT2
BOARD_I2C_DEVICE_7_PORT = 9;            # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_7_SLAVE_ID = 0xC0;
BOARD_I2C_DEVICE_8_ID = 0x465;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_AUDIO_AMP
BOARD_I2C_DEVICE_8_PORT = 9;         # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_8_SLAVE_ID = 0x58;
BOARD_I2C_DEVICE_9_ID = 0x457;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRC
BOARD_I2C_DEVICE_9_PORT = 9;         # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_9_SLAVE_ID = 0x40;
BOARD_I2C_DEVICE_10_ID = 0x458;          #E_MI_SYS_BOARD_INFO_ID_IIC_DEVICE_FRC
BOARD_I2C_DEVICE_10_PORT = 9;         # E_MI_SYS_BOARD_IIC_PORT1_1
BOARD_I2C_DEVICE_10_SLAVE_ID = 0xF0;
###############################################
# System-MSPI
###############################################
[BOARD_MSPI]
BOARD_MSPI_DEVICE_NUM = 1;

BOARD_MSPI_0_DEVICE_ID = 0; #DEMOD=0
BOARD_MSPI_0_PAD_ID = 89;   #PAD_GPIO35=89
BOARD_MSPI_0_MAX_CLK = 50;


###############################################
# System-MIU Setting
###############################################
[BOARD_MIU_SETTING]
BOARD_MIU_DEVICE_NUM = 1;

BOARD_MIU_0_SSC_ENABLE = 1;
BOARD_MIU_0_SSC_FREQ   = 24;
BOARD_MIU_0_SSC_RATIO  = 10;

BOARD_MIU_1_SSC_ENABLE = 1;
BOARD_MIU_1_SSC_FREQ   = 24;
BOARD_MIU_1_SSC_RATIO  = 10;

###############################################
# System-GPIO
#     E_MI_SYS_BOARD_INFO_ID_GPIO_MUTE = E_MI_SYS_BOARD_INFO_ID_GPIO_MIN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_PANEL_CTL,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_INV_CTL,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_SCART_RECORD1,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_SCART_RECORD2,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DEMODULATOR_RESET,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI_HPD,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI_INT,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI1_PLUG_IN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI2_PLUG_IN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI3_PLUG_IN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI4_PLUG_IN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_SPI_WP,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_EXT_IF_AGC,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_EEPROM_WP,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_PCM_POWER_CTRL,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_PANEL_3D_ENABLE,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DVBS_RESETZ,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH1,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH2,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH3,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST, // 0x316 790
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST1,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST2,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST3,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_AMP_RESET,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_AMP_STANDBY,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_HEADPHONE_DETECTION,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_USB_POWER_CTRL,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN1,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN2,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN3,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL1,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL2,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL3,
#     E_MI_SYS_BOARD_INFO_ID_GPIO_MAX,
###############################################
[BOARD_GPIO_SETTING]
BOARD_GPIO_NUM = 22;

BOARD_GPIO_0_ID = 0x300; #E_MI_SYS_BOARD_INFO_ID_GPIO_MUTE
Board_GPIO_0_INVERTOR = 1;
Board_GPIO_0_PAD_NO = 12; #PAD_GPIO6_PM: AMP_MUTE

BOARD_GPIO_1_ID = 0x301;
Board_GPIO_1_INVERTOR = 0;
Board_GPIO_1_PAD_NO = 45; #PAD_SAR2: PANEL POWER

BOARD_GPIO_2_ID = 0x302;
Board_GPIO_2_INVERTOR = 0;
Board_GPIO_2_PAD_NO = 7; #PAD_GPIO0_PM: BACKLIGHT

#BOARD_GPIO_X_ID = 0x303; #E_MI_SYS_BOARD_INFO_ID_GPIO_SCART_RECORD1
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x304; #E_MI_SYS_BOARD_INFO_ID_GPIO_SCART_RECORD2
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x305; #E_MI_SYS_BOARD_INFO_ID_GPIO_DEMODULATOR_RESET
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x306; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI_HPD
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x307; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI_INT
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x308; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI1_PLUG_IN
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x309; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI2_PLUG_IN
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x30A; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI3_PLUG_IN
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x30B; #E_MI_SYS_BOARD_INFO_ID_GPIO_HDMI4_PLUG_IN
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x30C; #E_MI_SYS_BOARD_INFO_ID_GPIO_SPI_WP,
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x30D; #E_MI_SYS_BOARD_INFO_ID_GPIO_EXT_IF_AGC
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x30F; #E_MI_SYS_BOARD_INFO_ID_GPIO_PCM_POWER_CTRL
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x310; #E_MI_SYS_BOARD_INFO_ID_GPIO_PANEL_3D_ENABLE
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

#BOARD_GPIO_X_ID = 0x311; #E_MI_SYS_BOARD_INFO_ID_GPIO_DVBS_RESETZ
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

BOARD_GPIO_3_ID = 0x312; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH
Board_GPIO_3_INVERTOR = 0;
Board_GPIO_3_PAD_NO = 80; #BALL_F6

#BOARD_GPIO_X_ID = 0x313; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH1
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

BOARD_GPIO_4_ID = 0x314;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH2
Board_GPIO_4_INVERTOR = 0;
Board_GPIO_4_PAD_NO = 95; #PAD_PCM2_IRQA_N: LNB POWER DISEQC control

#BOARD_GPIO_X_ID = 0x315; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISEQC_TXRX_SWITCH3
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

BOARD_GPIO_5_ID = 0x316;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST
Board_GPIO_5_INVERTOR = 0;
Board_GPIO_5_PAD_NO = 71; #BALL_J5

BOARD_GPIO_6_ID = 0x317;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST1
Board_GPIO_6_INVERTOR = 0;
Board_GPIO_6_PAD_NO = 71; #BALL_J5

BOARD_GPIO_7_ID = 0x318;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST2
Board_GPIO_7_INVERTOR = 0;
Board_GPIO_7_PAD_NO = 71; #BALL_J5

#BOARD_GPIO_X_ID = 0x319; #E_MI_SYS_BOARD_INFO_ID_GPIO_DEMOD_HW_FE_RST3
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 9999;

BOARD_GPIO_8_ID = 0x31A;  #E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_AMP_RESET
Board_GPIO_8_INVERTOR = 1;
Board_GPIO_8_PAD_NO = 46; #PAD_SAR3

BOARD_GPIO_9_ID = 0x31B;  #E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_AMP_STANDBY
Board_GPIO_9_INVERTOR = 1;
Board_GPIO_9_PAD_NO = 12; #BALL_AE5

BOARD_GPIO_10_ID = 0x31C; #E_MI_SYS_BOARD_INFO_ID_GPIO_AUDIO_HEADPHONE_DETECTION
Board_GPIO_10_INVERTOR = 0;
Board_GPIO_10_PAD_NO = 61; #PAD_GPIO0

BOARD_GPIO_11_ID = 0x31D; #E_MI_SYS_BOARD_INFO_ID_GPIO_USB_POWER_CTRL
Board_GPIO_11_INVERTOR = 0;
Board_GPIO_11_PAD_NO = 10; #PAD_USB_CTRL

BOARD_GPIO_12_ID = 0x31E;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN
Board_GPIO_12_INVERTOR = 0;
Board_GPIO_12_PAD_NO = 15; #PAD_GPIO9_PM

BOARD_GPIO_13_ID = 0x31F;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN1
Board_GPIO_13_INVERTOR = 0;
Board_GPIO_13_PAD_NO = 15;

BOARD_GPIO_14_ID = 0x320;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN2
Board_GPIO_14_INVERTOR = 0;
Board_GPIO_14_PAD_NO = 15;

#BOARD_GPIO_X_ID = 0x321;  #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_EN3
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 53;

BOARD_GPIO_15_ID = 0x322; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL
Board_GPIO_15_INVERTOR = 0;
Board_GPIO_15_PAD_NO = 96; #PAD_PCM2_RESET

BOARD_GPIO_16_ID = 0x323; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL1
Board_GPIO_16_INVERTOR = 0;
Board_GPIO_16_PAD_NO = 96;

BOARD_GPIO_17_ID = 0x324; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL2
Board_GPIO_17_INVERTOR = 0;
Board_GPIO_17_PAD_NO = 96;

#BOARD_GPIO_X_ID = 0x325; #E_MI_SYS_BOARD_INFO_ID_GPIO_DISH_HW_LNB_SEL3
#Board_GPIO_X_INVERTOR = 0;
#Board_GPIO_X_PAD_NO = 57;

BOARD_GPIO_18_ID = 0x326; #E_MI_SYS_BOARD_INFO_ID_GPIO_LED_CTL
Board_GPIO_18_INVERTOR = 0;
Board_GPIO_18_PAD_NO = 5; #PAD_PWM_PM

BOARD_GPIO_19_ID = 0x363; #E_MI_SYS_BOARD_INFO_ID_GPIO_WIFI_RESET
Board_GPIO_19_INVERTOR = 0;
Board_GPIO_19_PAD_NO = 16; #PAD_GPIO10_PM

BOARD_GPIO_20_ID = 0x30E; #E_MI_SYS_BOARD_INFO_ID_GPIO_EEPROM_WP
Board_GPIO_20_INVERTOR = 0;
Board_GPIO_20_PAD_NO = 140;

BOARD_GPIO_21_ID = 0x502; #E_MI_SYS_BOARD_INFO_ID_DISPOUT_TCON_TEST
Board_GPIO_21_INVERTOR = 0;
Board_GPIO_21_PAD_NO = 168;
###############################################
# GPIO-Resmue
###############################################
BOARD_GPIO_RESUME_NUM = 0;
BOARD_GPIO_RESUME_0_PAD = 47;#PAD_SAR2
BOARD_GPIO_RESUME_1_PAD = 10;#PAD_GPIO0_PM

###############################################
# LED PM-PWM Setting
###############################################
[BOARD_LED_PWM_SETTING]
BOARD_LED_FLOW_CID = 0;
BOARD_LED_CONTROL_MODE = 1;  1LED(GPIO)=0, 1LED(PWM)=1, 2LED(GPIO+PWM)=2
BOARD_LED_STAGE_NUM = 5;
BOARD_LED_PM_PWM_CH = 0;
BOARD_LED_PM_PWM_POLARITY = 0;

BOARD_LED_STAGE_0_ID = 0;     # E_MI_PM_PWM_LED_STAGE_STANDBY_ENTER
BOARD_LED_STAGE_0_PERIOD = 0xB71A;
BOARD_LED_STAGE_0_DUTY = 0x5B8D;
BOARD_LED_STAGE_0_DIV = 0xff;
BOARD_LED_STAGE_0_ENABLE = 1; # enable=1, disable=0

BOARD_LED_STAGE_1_ID = 1;     # E_MI_PM_PWM_LED_STAGE_STANDBY_EXIT
BOARD_LED_STAGE_1_PERIOD = 0xB71A;
BOARD_LED_STAGE_1_DUTY = 0xB71A;
BOARD_LED_STAGE_1_DIV = 0xff;
BOARD_LED_STAGE_1_ENABLE = 1; # enable=1, disable=0

BOARD_LED_STAGE_2_ID = 2;     # E_MI_PM_PWM_LED_STAGE_STANDBY_SEARCH
BOARD_LED_STAGE_2_PERIOD = 0xB71A;
BOARD_LED_STAGE_2_DUTY = 0x5B8D;
BOARD_LED_STAGE_2_DIV = 0xff;
BOARD_LED_STAGE_2_ENABLE = 1; # enable=1, disable=0

BOARD_LED_STAGE_3_ID = 3;     # E_MI_PM_PWM_LED_STAGE_OAD
BOARD_LED_STAGE_3_PERIOD = 0xB71A;
BOARD_LED_STAGE_3_DUTY = 0x5B8D;
BOARD_LED_STAGE_3_DIV = 0xff;
BOARD_LED_STAGE_3_ENABLE = 1; # enable=1, disable=0

BOARD_LED_STAGE_4_ID = 4;     # E_MI_PM_PWM_LED_STAGE_RECORD
BOARD_LED_STAGE_4_PERIOD = 0xB71A;
BOARD_LED_STAGE_4_DUTY = 0x5B8D;
BOARD_LED_STAGE_4_DIV = 0xff;
BOARD_LED_STAGE_4_ENABLE = 1; # enable=1, disable=0

###############################################
# System-IR
###############################################
[BOARD_IR_SETTING]
BOARD_IR_CRYSTAL_CLK_HZ = 12000000;
BOARD_IR_MODE_SELECTION = 1;
BOARD_IR_ENABLE_CONTROL = 0xBE;
BOARD_IR_ENABLE_CONTROL1 = 1;
BOARD_IR_HEADER_CODE0 = 0x80;
BOARD_IR_HEADER_CODE1 = 0x7F;
BOARD_IR_TIMEOUT_COUNTER = 140000;
BOARD_IR_CUSTOMER_CODE_BYTES = 2;
BOARD_IR_CODE_BITS = 32;

BOARD_IR_HEADER_CODE_TIME_S16_TIME = 9000;
BOARD_IR_HEADER_CODE_TIME_S8_UP_BOND = 20;
BOARD_IR_HEADER_CODE_TIME_S8_LOW_BOND = -20;

BOARD_IR_OFF_CODE_TIME_S16_TIME = 9000;
BOARD_IR_OFF_CODE_TIME_S8_UP_BOND = 20;
BOARD_IR_OFF_CODE_TIME_S8_LOW_BOND = -20;

BOARD_IR_OFF_CODE_REPEAT_TIME_S16_TIME = 2500;
BOARD_IR_OFF_CODE_REPEAT_TIME_S8_UP_BOND = 20;
BOARD_IR_OFF_CODE_REPEAT_TIME_S8_LOW_BOND = -20;

BOARD_IR_01_HIGH_TIME_S16_TIME = 560;
BOARD_IR_01_HIGH_TIME_S8_UP_BOND = 35;
BOARD_IR_01_HIGH_TIME_S8_LOW_BOND = -30;

BOARD_IR_0_LOGICAL_TIME_S16_TIME = 1120;
BOARD_IR_0_LOGICAL_TIME_S8_UP_BOND = 20;
BOARD_IR_0_LOGICAL_TIME_S8_LOW_BOND = -20;

BOARD_IR_1_LOGICAL_TIME_S16_TIME = 2240;
BOARD_IR_1_LOGICAL_TIME_S8_UP_BOND = 20;
BOARD_IR_1_LOGICAL_TIME_S8_LOW_BOND = -20;

BOARD_IR_POWER_UP_KEY_CODE = \
{\
0x46,0x03,0xff,0xff,0xff,0xff,0xff,0xff,\
0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,\
0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,\
0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,\
};

###############################################
# System-USB
###############################################
[BOARD_USB_SETTING]
BOARD_USB_NTFS_KO_PATH = "/lib/modules";

###############################################
# InputMux
###############################################
[BOARD_INPUT_MUX_SETTING]
BOARD_DEMODULATOR = 1
BOARD_ATV_INPUTSRC_TYPE = 0 # E_MAPI_INPUT_SOURCE_INVALID
BOARD_SCART_1_FAST_BLACKING_PIN16 = 2 #0:SCART_FB_NONE, 1:SCART_FB0, 2:SCART_FB1, 3:SCART_FB2, 4:
BOARD_SCART_2_FAST_BLACKING_PIN16 = 0 #0:SCART_FB_NONE, 1:SCART_FB0, 2:SCART_FB1, 3:SCART_FB2, 4:
BOARD_SCART_OUT_MODE = 3   #0: SCART1:TV, SCART2:MONITOR          //SCART_OUT_TV_MONITOR
BOARD_SCART_1_AUTO_SCART_PIN8 = 1   #0: INT_PIN8_HSYNC0, 1:INT_PIN8_HSYNC1, 2:INT_PIN8_HSYNC2, 3:INT_PIN8_NONE
BOARD_SCART_2_AUTO_SCART_PIN8 = 3   #0: INT_PIN8_HSYNC0, 1:INT_PIN8_HSYNC1, 2:INT_PIN8_HSYNC2, 3:INT_PIN8_NONE

#define SCART_ID_LEVEL_0V               0   //< Scart Pin8 ADC input digital value setting
#define SCART_ID_LEVEL_3V               7   //<Scart voltage 3V = 7(ADC regiater value)
#define SCART_ID_LEVEL_4V               32  //<Scart voltage 4V = 10(ADC regiater value)
#define SCART_ID_LEVEL_5V               12  //<Scart voltage 5V = 12(ADC regiater value)
#define SCART_ID_LEVEL_6V               15  //<Scart voltage 6V = 15(ADC regiater value)
#define SCART_ID_LEVEL_9V               23  //<Scart voltage 9V = 23(ADC regiater value)
#define SCART_ID_LEVEL_10V              130  //<Scart voltage 10V = 26(ADC regiater value)

BOARD_SCART_ID1_SAR_CHANNEL = 5; #<Scart1 input channel setting
BOARD_SCART_ID2_SAR_CHANNEL = 5; #<Scart2 input channel setting
BOARD_SCART_LEVEL_4_3 = 130; #SCART_ID_LEVEL_10V
BOARD_SCART_LEVEL_16_9 = 32; #SCART_ID_LEVEL_4V
BOARD_SCART_LEVEL_NONE = 0; #SCART_ID_LEVEL_0V
BOARD_SCART_RGB_PIPE_DELAY_ENABLE = 0; #0=false, 1=true
BOARD_SCART_PIPE_DELAY_PAL_BGHI = 0;
BOARD_SCART_PIPE_DELAY_NTSC_M = 0;
BOARD_SCART_PIPE_DELAY_SECAM = 0;
BOARD_SCART_PIPE_DELAY_NTSC_44 = 0;
BOARD_SCART_PIPE_DELAY_PAL_M = 0;
BOARD_SCART_PIPE_DELAY_PAL_N = 0;
BOARD_SCART_PIPE_DELAY_PAL_60 = 0;

[BOARD_INPUT_MUX_TABLE]
BOARD_INPUT_MUX_NUM = 42;
BOARD_INPUT_0_ENABLE_PORT = 2; #VGA
BOARD_INPUT_0_PORT0 = 1;
BOARD_INPUT_0_PORT1 = 10;

BOARD_INPUT_1_ENABLE_PORT = 1; #ATV
BOARD_INPUT_1_PORT0 = 32;      #INPUT_PORT_YMUX_CVBS2
BOARD_INPUT_1_PORT1 = 0;

BOARD_INPUT_2_ENABLE_PORT = 1; #AV1
BOARD_INPUT_2_PORT0 = 30;      #INPUT_PORT_YMUX_CVBS0
BOARD_INPUT_2_PORT1 = 0;

BOARD_INPUT_3_ENABLE_PORT = 0; #AV2
BOARD_INPUT_3_PORT0 = 0;
BOARD_INPUT_3_PORT1 = 0;

BOARD_INPUT_4_ENABLE_PORT = 0; #AV3
BOARD_INPUT_4_PORT0 = 0;
BOARD_INPUT_4_PORT1 = 0;

BOARD_INPUT_5_ENABLE_PORT = 0; #AV4
BOARD_INPUT_5_PORT0 = 0;
BOARD_INPUT_5_PORT1 = 0;

BOARD_INPUT_6_ENABLE_PORT = 0; #AV5
BOARD_INPUT_6_PORT0 = 0;
BOARD_INPUT_6_PORT1 = 0;

BOARD_INPUT_7_ENABLE_PORT = 0; #AV6
BOARD_INPUT_7_PORT0 = 0;
BOARD_INPUT_7_PORT1 = 0;

BOARD_INPUT_8_ENABLE_PORT = 0; #AV7
BOARD_INPUT_8_PORT0 = 0;
BOARD_INPUT_8_PORT1 = 0;

BOARD_INPUT_9_ENABLE_PORT = 0; #AV8
BOARD_INPUT_9_PORT0 = 0;
BOARD_INPUT_9_PORT1 = 0;

BOARD_INPUT_10_ENABLE_PORT = 0; #AV max
BOARD_INPUT_10_PORT0 = 0;
BOARD_INPUT_10_PORT1 = 0;


BOARD_INPUT_11_ENABLE_PORT = 0; #S-video 1
BOARD_INPUT_11_PORT0 = 0;
BOARD_INPUT_11_PORT1 = 0;

BOARD_INPUT_12_ENABLE_PORT = 0; #S-video 2
BOARD_INPUT_12_PORT0 = 0;
BOARD_INPUT_12_PORT1 = 0;

BOARD_INPUT_13_ENABLE_PORT = 0; #S-video 3
BOARD_INPUT_13_PORT0 = 0;
BOARD_INPUT_13_PORT1 = 0;

BOARD_INPUT_14_ENABLE_PORT = 0; #S-video 4
BOARD_INPUT_14_PORT0 = 0;
BOARD_INPUT_14_PORT1 = 0;

BOARD_INPUT_15_ENABLE_PORT = 0; #S-video max
BOARD_INPUT_15_PORT0 = 0;
BOARD_INPUT_15_PORT1 = 0;

BOARD_INPUT_16_ENABLE_PORT = 1; #Component 1
BOARD_INPUT_16_PORT0 = 1;       #INPUT_PORT_ANALOG1
BOARD_INPUT_16_PORT1 = 0;

BOARD_INPUT_17_ENABLE_PORT = 0; #Component 2
BOARD_INPUT_17_PORT0 = 0;
BOARD_INPUT_17_PORT1 = 0;

BOARD_INPUT_18_ENABLE_PORT = 0; #Component 3
BOARD_INPUT_18_PORT0 = 0;
BOARD_INPUT_18_PORT1 = 0;

BOARD_INPUT_19_ENABLE_PORT = 0; #Component max
BOARD_INPUT_19_PORT0 = 0;
BOARD_INPUT_19_PORT1 = 0;

BOARD_INPUT_20_ENABLE_PORT = 0; #Scart 1
BOARD_INPUT_20_PORT0 = 2;
BOARD_INPUT_20_PORT1 = 31;

BOARD_INPUT_22_ENABLE_PORT = 0; #Scart 2
BOARD_INPUT_22_PORT0 = 0;
BOARD_INPUT_22_PORT1 = 0;

BOARD_INPUT_22_ENABLE_PORT = 0; #Scart max
BOARD_INPUT_22_PORT0 = 0;
BOARD_INPUT_22_PORT1 = 0;

BOARD_INPUT_23_ENABLE_PORT = 1; #HDMI 1
BOARD_INPUT_23_PORT0 = 80;       #INPUT_PORT_DVI0
BOARD_INPUT_23_PORT1 = 0;

BOARD_INPUT_24_ENABLE_PORT = 1; #HDMI 2
BOARD_INPUT_24_PORT0 = 81;       #INPUT_PORT_DVI1
BOARD_INPUT_24_PORT1 = 0;

BOARD_INPUT_25_ENABLE_PORT = 1; #HDMI 3
BOARD_INPUT_25_PORT0 = 82;       #INPUT_PORT_DVI2
BOARD_INPUT_25_PORT1 = 0;

BOARD_INPUT_26_ENABLE_PORT = 1; #HDMI 4
BOARD_INPUT_26_PORT0 = 83;
BOARD_INPUT_26_PORT1 = 0;

BOARD_INPUT_27_ENABLE_PORT = 0; #HDMI max
BOARD_INPUT_27_PORT0 = 0;
BOARD_INPUT_27_PORT1 = 0;

BOARD_INPUT_28_ENABLE_PORT = 1; #DTV
BOARD_INPUT_28_PORT0 = 100;       #INPUT_PORT_MVOP
BOARD_INPUT_28_PORT1 = 0;

BOARD_INPUT_29_ENABLE_PORT = 0; #DVI 1
BOARD_INPUT_29_PORT0 = 0;
BOARD_INPUT_29_PORT1 = 0;

BOARD_INPUT_30_ENABLE_PORT = 0; #DVI 2
BOARD_INPUT_30_PORT0 = 0;
BOARD_INPUT_30_PORT1 = 0;

BOARD_INPUT_31_ENABLE_PORT = 0; #DVI 3
BOARD_INPUT_31_PORT0 = 0;
BOARD_INPUT_31_PORT1 = 0;

BOARD_INPUT_32_ENABLE_PORT = 0; #DVI 4
BOARD_INPUT_32_PORT0 = 0;
BOARD_INPUT_32_PORT1 = 0;

BOARD_INPUT_33_ENABLE_PORT = 0; #DVI max
BOARD_INPUT_33_PORT0 = 0;
BOARD_INPUT_33_PORT1 = 0;

BOARD_INPUT_34_ENABLE_PORT = 1; #Storage
BOARD_INPUT_34_PORT0 = 100;       #INPUT_PORT_MVOP
BOARD_INPUT_34_PORT1 = 0;

BOARD_INPUT_35_ENABLE_PORT = 1; #KTV
BOARD_INPUT_35_PORT0 = 100;       #INPUT_PORT_MVOP
BOARD_INPUT_35_PORT1 = 0;

BOARD_INPUT_36_ENABLE_PORT = 1; #JPEG
BOARD_INPUT_36_PORT0 = 100;       #INPUT_PORT_MVOP
BOARD_INPUT_36_PORT1 = 0;

BOARD_INPUT_37_ENABLE_PORT = 1; #DTV 2 input
BOARD_INPUT_37_PORT0 = 101;       #INPUT_PORT_MVOP2
BOARD_INPUT_37_PORT1 = 0;

BOARD_INPUT_38_ENABLE_PORT = 1; #Storage 2
BOARD_INPUT_38_PORT0 = 101;       #INPUT_PORT_MVOP2
BOARD_INPUT_38_PORT1 = 0;

BOARD_INPUT_39_ENABLE_PORT = 1; #DTV 3 input
BOARD_INPUT_39_PORT0 = 102;       #INPUT_PORT_MVOP3
BOARD_INPUT_39_PORT1 = 0;

BOARD_INPUT_40_ENABLE_PORT = 1; #SCALER_OP
BOARD_INPUT_40_PORT0 = 110;       #INPUT_PORT_SCALER_OP
BOARD_INPUT_40_PORT1 = 0;

###############################################
# WatchDog
###############################################
[BOARD_WDT]
BOARD_WATCHDOG_ENABLE = 1;
BOARD_WATCHDOG_TIMER_REG = 0x00003008;
BOARD_WATCHDOG_TIMER = 10;

###############################################
# AudioInputSrcMux
###############################################
[BOARD_AUDIO_MUX]
BOARD_AUDIO_INPUT_SOURCE_TYPE_SIZE = 20;
BOARD_AUDIO_MUX_AUDIO_SOURCE_0 = 70; #AUDIO_SOURCE_HDMI, AUDIO_HDMI_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_1= 255; #AUDIO_SOURCE_Component, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_2 = 120; #AUDIO_SOURCE_ATV, AUDIO_DSP4_SIF_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_3 = 2; #AUDIO_SOURCE_VGA, AUDIO_AUIN1_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_4 = 255; #AUDIO_SOURCE_VGA2, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_5 = 2; #AUDIO_SOURCE_CVBS, AUDIO_AUIN0_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_6 = 255; #AUDIO_SOURCE_CVBS2, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_7 = 255; #AUDIO_SOURCE_SVIDEO, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_8 = 255; #AUDIO_SOURCE_SVIDEO2, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_9 = 34; #AUDIO_SOURCE_SCART, AUDIO_AUIN2_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_10 = 255; #AUDIO_SOURCE_SCART2, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_11 = 2; #AUDIO_SOURCE_YPbPr, AUDIO_DSP1_DVB_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_12 = 255; #AUDIO_SOURCE_YPbPr2, AUDIO_NULL_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_13 = 2; #AUDIO_SOURCE_DVI, AUDIO_AUIN0_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_14 = 2; #AUDIO_SOURCE_DVI2, AUDIO_AUIN0_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_15 = 2; #AUDIO_SOURCE_MIC, AUDIO_AUIN0_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_16 = 255; #AUDIO_SOURCE_MIC2, AUDIO_AUIN0_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_17 = 0; #AUDIO_SOURCE_DTV, AUDIO_DSP1_DVB_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_18 = 0; #AUDIO_SOURCE_DTV2, AUDIO_DSP1_DVB_INPUT

BOARD_AUDIO_MUX_AUDIO_SOURCE_19 = 255; #AUDIO_SOURCE_DTV3, AUDIO_NULL_INPUT

[BOARD_AUDIO_PATH]
BOARD_AUDIO_PATH_TYPE_SIZE = 9;
BOARD_AUDIO_PATH_0 = 255;   #E_MI_AOUT_PATH_ALL, AUDIO_PATH_NULL

BOARD_AUDIO_PATH_1 = 48;    #E_MI_AOUT_PATH_LR, AUDIO_T3_PATH_AUOUT0

BOARD_AUDIO_PATH_2 = 53;    #E_MI_AOUT_PATH_SPDIF, AUDIO_T3_PATH_SPDIF

BOARD_AUDIO_PATH_3 = 55;    #E_MI_AOUT_PATH_HDMI_TX, AUDIO_T3_PATH_HDMI

BOARD_AUDIO_PATH_4 = 52;    #E_MI_AOUT_PATH_MAIN_SPEAKER, AUDIO_T3_PATH_I2S

BOARD_AUDIO_PATH_5 = 49;   #E_MI_AOUT_PATH_HEADPHONE, AUDIO_T3_PATH_AUOUT1

BOARD_AUDIO_PATH_6 = 48;   #E_MI_AOUT_PATH_LINEOUT, AUDIO_PATH_NULL

BOARD_AUDIO_PATH_7 = 255;   #E_MI_AOUT_PATH_HDMI_ARC, AUDIO_PATH_NULL

BOARD_AUDIO_PATH_8 = 50;    #E_MI_AOUT_PATH_SCART, AUDIO_T3_PATH_AUOUT2

[BOARD_AUDIO_OUTPUT_TYPE]
BOARD_AUDIO_OUTPUT_TYPE_SIZE = 6;

BOARD_AUDIO_OUTPUT_0 = 5; #AUDIO_OUPUT_MAIN_SPEAKER, AUDIO_I2S_OUTPUT

BOARD_AUDIO_OUTPUT_1 = 1; #AUDIO_OUPUT_HP, AUDIO_AUOUT1_OUTPUT

BOARD_AUDIO_OUTPUT_2 = 2; #AUDIO_OUPUT_LINEOUT, AUDIO_AUOUT2_OUTPUT

BOARD_AUDIO_OUTPUT_3 = 2; #AUDIO_OUPUT_SIFOUT, AUDIO_AUOUT2_OUTPUT

BOARD_AUDIO_OUTPUT_4 = 2; #AUDIO_OUPUT_SCART1, AUDIO_AUOUT2_OUTPUT

BOARD_AUDIO_OUTPUT_5 = 2; #AUDIO_OUPUT_SCART2, AUDIO_AUOUT2_OUTPUT

[BOARD_AUDIO_AMP]
###############################################
# System-Amplifier device_id defined in apollo/linux_core/misdk/ddi_misc/cus_mstar/platform/driver/audio_amp/drv_audio_amp.h 
#  0: NONE
#  1: AMPLIFIER_I2S_RT9113B     -- RICHTEK RT9113B
#  2: AMPLIFIER_I2S_TI5707      -- Texas TAS5707
#  3: AMPLIFIER_I2S_TI5711      -- Texas TAS5711
#  4: AMPLIFIER_I2S_TI5719      -- Texas TAS5719PHPR
#  5: AMPLIFIER_I2S_TI5733      -- Texas TAS5733
#  6: AMPLIFIER_I2S_TI5751      -- Texas TAS5751MDCAR
#  7: AMPLIFIER_I2S_AD52060     -- ESMT AD52060-QG28NRR
#  8: AMPLIFIER_I2S_AD82587     -- ESMT AD82587
#  9: AMPLIFIER_I2S_AD82586     -- ESMT AD82586
#  10:AMPLIFIER_I2S_AD82010     -- ESMT AD82010
#  11:AMPLIFIER_I2S_TI5805      -- Texas TAS5805
#  12:AMPLIFIER_I2S_AD87088
#  13:AMPLIFIER_I2S_TI5806      -- Texas TAS5806
###############################################
BOARD_AUDIO_AMP_DEVICE_ID = 11

[BOARD_AUDIO_DEFAULT_INIT]
BOARD_AUDIO_DEFAULT_INIT_INPUT_SOURCE = 0; #Audio input source type, MAPI_AUDIO_SOURCE_DTV
BOARD_AUDIO_DEFAULT_INIT_PATH_TYPE = 3; #Audio path type, MAPI_AUDIO_PATH_SIFOUT
BOARD_AUDIO_DEFAULT_INIT_OUTPUT_TYPE = 3; #Audio output type, MAPI_AUDIO_OUTPUT_SIFOUT

[BOARD_AUDIO_MICROPHONE]
BOARD_AUDIO_MICROPHONE_PATH = 2; #AUDIO_AUIN0_INPUT

###############################################
# Tuner TS PAD Info
# ---------------------------------------------
#   DMX_FLOW_INPUT(enum value of mi_tuner_TsPad_e defined in mi_tuner_internal.h)
#   0: Internal demod 0
#   1: Internal demod 1
#   2: External frontend 2, TS Port 0
#   3: External frontend 3, TS Port 1
#   4: External frontend 4, TS Port 2
#   5: External frontend 5, TS Port 3
#   6: External frontend 6, TS Port 4
#   7: External frontend 7, TS Port 5
#   8: External frontend 8, TS Port 6
# ---------------------------------------------
#   SOURCE_PACKET_MODE(enum value of mi_tuner_SrcPktFmt_e defined in mi_tuner_internal.h)
#   0: 188 bytes
#   1: 192 bytes
#   0x100: MXL 192 bytes
#   0x101: MXL 196 bytes
#   0x102: MXL 200 bytes
###############################################
[BOARD_TUNER_TS_PAD_INFO]
BOARD_TUNER_TS_PAD_INFO_NUM = 2;

BOARD_TUNER_TS_PAD_INFO_0_DMX_FLOW_INPUT = 0;          # Input pad of TSP
BOARD_TUNER_TS_PAD_INFO_0_CLOCK_INVERSE = 0;           # Clock Inverse
BOARD_TUNER_TS_PAD_INFO_0_EXT_SYNC = 1;                # Check External Sync
BOARD_TUNER_TS_PAD_INFO_0_SERIAL_MODE = 0;             # 0: Parallel, 1: Serial, 2: 3-Wire serial mode
BOARD_TUNER_TS_PAD_INFO_0_BIT_SWAP = 0;                # Bit swap
BOARD_TUNER_TS_PAD_INFO_0_SOURCE_PACKET_MODE = 0;      # TS packet size and format
BOARD_TUNER_TS_PAD_INFO_0_FSC_DEMOD_NUM = 1;           # Number of demod in this FSC(Full Spectrum Capture)-based frontend
BOARD_TUNER_TS_PAD_INFO_0_FSC_START_SYNC_BYTE = 0x47;  # Start sync byte of FSC-based frontend, default sync bytes = 0x47

BOARD_TUNER_TS_PAD_INFO_1_DMX_FLOW_INPUT = 3;          # Input pad of TSP
BOARD_TUNER_TS_PAD_INFO_1_CLOCK_INVERSE = 0;           # Clock Inverse
BOARD_TUNER_TS_PAD_INFO_1_EXT_SYNC = 1;                # Check External Sync
BOARD_TUNER_TS_PAD_INFO_1_SERIAL_MODE = 0;             # 0: Parallel, 1: Serial, 2: 3-Wire serial mode
BOARD_TUNER_TS_PAD_INFO_1_BIT_SWAP = 0;                # Bit swap
BOARD_TUNER_TS_PAD_INFO_1_SOURCE_PACKET_MODE = 0x102;  # TS packet size and format
BOARD_TUNER_TS_PAD_INFO_1_FSC_DEMOD_NUM = 4;           # Number of demod in this FSC(Full Spectrum Capture)-based  frontend
BOARD_TUNER_TS_PAD_INFO_1_FSC_START_SYNC_BYTE = 0x47;  # Start sync byte of FSC-based frontend, default sync bytes = 0x47


[BOARD_DEMOD_AND_TUNER_SCAN_DEVICE]
BOARD_DEMOD_SCAN_DEVICE_NUM = 7;

BOARD_DEMOD_00TH_SCAN_DEVICE = 0xe9;                    #define DEMOD_MSINTERN_DVBC  //DEMOD_MXL254 233
BOARD_DEMOD_01TH_SCAN_DEVICE = 0xe8;                    #define DEMOD_MSINTERN_DVBT  //DEMOD_MXL582 232
BOARD_DEMOD_02TH_SCAN_DEVICE = 0xea;                    #define DEMOD_MSINTERN_DVBT2 234
BOARD_DEMOD_03TH_SCAN_DEVICE = 0x104;                   #define DEMOD_MSINTERN_ATSC  260
BOARD_DEMOD_04TH_SCAN_DEVICE = 0xeb;                    #define DEMOD_MSINTERN_ISDBT 235
BOARD_DEMOD_05TH_SCAN_DEVICE = 0xfb;                    #define DEMOD_MSINTERN_DVBS  251
BOARD_DEMOD_06TH_SCAN_DEVICE = 0x105;                   #define DEMOD_MSINTERN_DTMB  261

BOARD_TUNER_SCAN_DEVICE_NUM = 2;

BOARD_TUNER_00TH_SCAN_DEVICE = 0x9b;                    #define TUNER_MXL661 155    //DVBC/DVBT/ISDBTJ83B/ATSC/ATV
BOARD_TUNER_01TH_SCAN_DEVICE = 0x10;                    #define TUNER_AV2012  16    //DVBS
BOARD_TUNER_02TH_SCAN_DEVICE = 0xff;                    #define TUNER_NULL   255



[BOARD_TUNER_VIF_INFO]
BOARD_TUNER_VIF_VERSION = 0;                       # VIF version
BOARD_TUNER_VIF_TOP = 5;                           # [3:0], Take Over Point (TOP) adjustment (range 0~15) #berlin 20090918
BOARD_TUNER_VIF_VGA_MAXIMUM = 0x7000;              # [15:0], VGA Maximum value

BOARD_TUNER_VIF_VGA_MINIMUM = 0x8000;              # [15:0], VGA Minimum value

BOARD_TUNER_VIF_AGC_VGA_OFFS = 0x40;               # [7:0], AGC vga offset

BOARD_TUNER_VIF_AGC_REF_NEGATIVE_DUAL_SAW = 0x60;  # [7:0], AGC reference level for negative modulation
BOARD_TUNER_VIF_AGC_REF_NEGATIVE_EXTERNAL_SINGLE_SAW = 0x70;          # [7:0], AGC reference level for negative modulation
BOARD_TUNER_VIF_AGC_REF_NEGATIVE_SILICON_TUNER = 0x70;                # [7:0], AGC reference level for negative modulation
BOARD_TUNER_VIF_AGC_REF_NEGATIVE_INTERNAL_SINGLE_SAW_DIF = 0x70;      # [7:0], AGC reference level for negative modulation
BOARD_TUNER_VIF_AGC_REF_NEGATIVE_NO_SAW = 0x60;                       # [7:0], AGC reference level for negative modulation
BOARD_TUNER_VIF_AGC_REF_NEGATIVE_INTERNAL_SINGLE_SAW_VIF = 0x60;      # [7:0], AGC reference level for negative modulation

BOARD_TUNER_VIF_AGC_REF_POSITIVE_NO_SAW_AND_NO_SAW_DIF = 0x15;        # [7:0], AGC reference level for positive modulation
BOARD_TUNER_VIF_AGC_REF_POSITIVE = 0x19;                              # [7:0], AGC reference level for positive modulation

BOARD_TUNER_VIF_DAGC1_REF = 0x26;                                     # [5:0], DAGC1 reference level
BOARD_TUNER_VIF_DAGC2_REF = 0x26;                                     # [5:0], DAGC2 reference level

BOARD_TUNER_VIF_DAGC1_GAIN_OV_DUAL_SAW = 0x1000;                      # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_DUAL_SAW = 0x1000;                      # [13:0], DAGC2 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC1_GAIN_OV_EXTERNAL_SINGLE_SAW = 0x1800;           # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_EXTERNAL_SINGLE_SAW = 0x1800;           # [13:0], DAGC2 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC1_GAIN_OV_SILICON_TUNER = 0x1800;                 # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_SILICON_TUNER = 0x1800;                 # [13:0], DAGC2 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC1_GAIN_OV_INTERNAL_SINGLE_SAW_DIF = 0x1800;       # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_INTERNAL_SINGLE_SAW_DIF = 0x1800;       # [13:0], DAGC2 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC1_GAIN_OV_NO_SAW = 0x1000;                        # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_NO_SAW = 0x1000;                        # [13:0], DAGC2 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC1_GAIN_OV_INTERNAL_SINGLE_SAW_VIF = 0x1000;       # [13:0], DAGC1 gain for positive modulation  //marco 20090918
BOARD_TUNER_VIF_DAGC2_GAIN_OV_INTERNAL_SINGLE_SAW_VIF = 0x1000;       # [13:0], DAGC2 gain for positive modulation  //marco 20090918

BOARD_TUNER_VIF_CR_LOCK_THR = 0x020;               # [9:0], Lock threshold of CR
BOARD_TUNER_VIF_CR_THR = 0x0500;                   # [13:0], CR threshold
BOARD_TUNER_VIF_CR_LOCK_NUM = 0x08000;             # [19:0], lock number of CR
BOARD_TUNER_VIF_CR_UNLOCK_NUM = 0x04000;           # [19:0], Unlock number of CR
BOARD_TUNER_VIF_CR_PD_ERR_MAX = 0x3FFF;            # [13:0], Maximum phase error of CR
BOARD_TUNER_VIF_CR_LOCK_LEAKY_SEL = 1;             # 0: lock leaky factor (2^-16); 1: squared lock leaky factor
BOARD_TUNER_VIF_CR_PD_X2 = 1;                      # 0: lock 0 degree; 1: lock 0 or 180 degree
BOARD_TUNER_VIF_ASIA_SIGNAL_OPTION = 1;            # 0: other case; 1: ASIA_SIGNAL_OPTION
#//PARA for VIF_ASIA_SIGNAL_OPTION
BOARD_TUNER_VIF_CR_KF1_ASIA = 0x03;                # [3:0], Hardware frequency detection parameter 1 of CR
BOARD_TUNER_VIF_CR_KP1_ASIA = 0x03;                # [3:0], Hardware proportional loop filter parameter 1 of CR
BOARD_TUNER_VIF_CR_KI1_ASIA = 0x03;                # [3:0], Hardware integral loop filter parameter 1 of CR
BOARD_TUNER_VIF_CR_KP2_ASIA = 0x06;                # [3:0], Hardware proportional loop filter parameter 2 of CR
BOARD_TUNER_VIF_CR_KI2_ASIA = 0x05;                # [3:0], Hardware integral loop filter parameter 2 of CR
BOARD_TUNER_VIF_CR_KP_ASIA = 0x06;                 # [3:0], Software proportional loop filter parameter of CR
BOARD_TUNER_VIF_CR_KI_ASIA = 0x09;                 # [3:0], Software integral loop filter parameter of CR
BOARD_TUNER_VIF_CR_LPF_SEL_ASIA = 1;               # 0: LPF1; 1: LPF2
BOARD_TUNER_VIF_CR_PD_MODE_SEL_ASIA = 0;           # CR PD mode select
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_ASIA = 1;          # 0: CR Kp/Ki adjust OFF; 1: CR Kp/Ki adjust ON
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_GEAR_ASIA = 2;     # number of gears for auto adjust, only 1, 2 is valid
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR1_ASIA = 0x05;  # [7:0] CR Kp/Ki adjust threshold 1
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR2_ASIA = 0x10;  # [7:0] CR Kp/Ki adjust threshold 2
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR3_ASIA = 0x03;  # [7:0] CR Kp/Ki adjust threshold 3
#//PARA for other case
BOARD_TUNER_VIF_CR_KF1 = 0x08;                # [3:0], Hardware frequency detection parameter 1 of CR
BOARD_TUNER_VIF_CR_KP1 = 0x04;                # [3:0], Hardware proportional loop filter parameter 1 of CR
BOARD_TUNER_VIF_CR_KI1 = 0x05;                # [3:0], Hardware integral loop filter parameter 1 of CR
BOARD_TUNER_VIF_CR_KP2 = 0x05;                # [3:0], Hardware proportional loop filter parameter 2 of CR
BOARD_TUNER_VIF_CR_KI2 = 0x07;                # [3:0], Hardware integral loop filter parameter 2 of CR
BOARD_TUNER_VIF_CR_KP = 0x05;                 # [3:0], Software proportional loop filter parameter of CR
BOARD_TUNER_VIF_CR_KI = 0x08;                 # [3:0], Software integral loop filter parameter of CR
BOARD_TUNER_VIF_CR_LPF_SEL = 1;               # 0: LPF1; 1: LPF2
BOARD_TUNER_VIF_CR_PD_MODE_SEL = 1;           # CR PD mode select
BOARD_TUNER_VIF_CR_KP_KI_ADJUST = 1;          # 0: CR Kp/Ki adjust OFF; 1: CR Kp/Ki adjust ON
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_GEAR = 2;     # number of gears for auto adjust, only 1, 2 is valid
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR1 = 0x05;  # [7:0] CR Kp/Ki adjust threshold 1
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR2 = 0x10;  # [7:0] CR Kp/Ki adjust threshold 2
BOARD_TUNER_VIF_CR_KP_KI_ADJUST_THR3 = 0x03;  # [7:0] CR Kp/Ki adjust threshold 3

BOARD_TUNER_VIF_DYNAMIC_TOP_ADJUST = 0;             # 0: Dynamic TOP adjust OFF; 1: Dynamic TOP adjust ON
BOARD_TUNER_VIF_DYNAMIC_TOP_MIN = 0;                # [3:0], minimum TOP for Dynamic TOP adjust (range 0~10)
BOARD_TUNER_VIF_AM_HUM_DETECTION = 0;               # 0: not adjust AGC reference level; 1: adjust AGC reference level
BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_SEL = 1;            # 0: clamp select sync bottom; 1: clamp select porch
BOARD_TUNER_VIF_CLAMPGAIN_SYNCBOTT_REF = 0x78;      # [7:0], Porch or syncbottom reference level
BOARD_TUNER_VIF_CLAMPGAIN_SYNCHEIGHT_REF = 0x68;    # [7:0], Syncheight reference level
BOARD_TUNER_VIF_CLAMPGAIN_KC = 0x07;                # [2:0], Clamp loop filter parameter
BOARD_TUNER_VIF_CLAMPGAIN_KG = 0x07;                # [2:0], Gain loop filter parameter
BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_OREN = 1;           # 0: clamp overwrite disable; 1: clamp overwrite enable
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OREN = 1;            # 0: gain overwrite disable; 1: gain overwrite enable
BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_OV_NEGATIVE = 0x750;# [10:0], Clamp overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_OV_POSITIVE = 0x5F0;# [10:0], Clamp overwrite value for positive modulation

BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_DUAL_SAW = 0x5F0;                          # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_DUAL_SAW = 0x4F0;                          # [10:0], Gain overwrite value for positive modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_EXTERNAL_SINGLE_SAW = 0x5B0;               # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_EXTERNAL_SINGLE_SAW = 0x650;               # [10:0], Gain overwrite value for positive modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_SILICON_TUNER = 0x5B0;                     # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_SILICON_TUNER = 0x650;                     # [10:0], Gain overwrite value for positive modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_INTERNAL_SINGLE_SAW_DIF = 0x630;           # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_INTERNAL_SINGLE_SAW_DIF = 0x650;           # [10:0], Gain overwrite value for positive modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_NO_SAW = 0x5F0;                            # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_NO_SAW = 0x4F0;                            # [10:0], Gain overwrite value for positive modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_NEGATIVE_INTERNAL_SINGLE_SAW_VIF = 0x5F0;           # [10:0], Gain overwrite value for negative modulation
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_OV_POSITIVE_INTERNAL_SINGLE_SAW_VIF = 0x4F0;           # [10:0], Gain overwrite value for positive modulation

BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_MIN = 0x80;                  # [7:0], Clamp minimum value
BOARD_TUNER_VIF_CLAMPGAIN_CLAMP_MAX = 0x00;                  # [7:0], Clamp maximum value
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_MIN = 0x40;                   # [7:0], Gain minimum value
BOARD_TUNER_VIF_CLAMPGAIN_GAIN_MAX = 0xFF;                   # [7:0], Gain maximum value
BOARD_TUNER_VIF_CLAMPGAIN_PORCH_CNT = 0x0C8;                 # [8:0], Porch counter
BOARD_TUNER_VIF_PEAKING_FILTER_B_VHF_L = 0;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_B_VHF_L = 1;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_B_VHF_L = 2;              # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_GH_VHF_L = 0;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_GH_VHF_L = 1;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_GH_VHF_L = 2;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_DK_VHF_L = 5;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_DK_VHF_L = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_DK_VHF_L = 0;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_I_VHF_L = 5;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_I_VHF_L = 0;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_I_VHF_L = 0;              # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_L_VHF_L = 0;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_L_VHF_L = 0;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_L_VHF_L =  0;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_LL_VHF_L = 0;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_LL_VHF_L = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_LL_VHF_L = 0;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_MN_VHF_L = 3;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_MN_VHF_L = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_MN_VHF_L = 6;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_B_VHF_H = 0;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_B_VHF_H = 1;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_B_VHF_H = 2;              # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_GH_VHF_H = 0;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_GH_VHF_H = 1;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_GH_VHF_H = 2;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_DK_VHF_H = 5;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_DK_VHF_H = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_DK_VHF_H = 0;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_I_VHF_H = 5;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_I_VHF_H = 0;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_I_VHF_H = 0;              # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_L_VHF_H = 0;                  # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_L_VHF_H = 0;                 # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_L_VHF_H = 0;              # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_LL_VHF_H = 0;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_LL_VHF_H = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_LL_VHF_H = 0;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_MN_VHF_H = 3;                 # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_MN_VHF_H = 0;                # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_MN_VHF_H = 6;             # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_B_UHF = 6;                    # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_B_UHF = 1;                   # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_B_UHF = 2;                # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_GH_UHF = 6;                   # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_GH_UHF = 1;                  # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_GH_UHF = 2;               # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_DK_UHF = 5;                   # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_DK_UHF = 0;                  # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_DK_UHF = 0;               # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_I_UHF = 5;                    # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_I_UHF = 0;                   # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_I_UHF = 0;                # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_L_UHF = 0;                    # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_L_UHF = 0;                   # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_L_UHF = 0;                # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_LL_UHF = 0;                   # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_LL_UHF = 0;                  # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_LL_UHF = 0;               # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters
BOARD_TUNER_VIF_PEAKING_FILTER_MN_UHF = 3;                   # [7:0], 0: (null) peaking filter; 1: 1dB peaking filter; 2: 2dB peaking filter; 3: 3dB peaking filter; 4: 4dB peaking filter; 5: (VSB) 3dB peaking filter; 6: (VSB) 4dB peaking filter; 7: (VSB) 5dB peaking filter; 0x80: User define SOS21 filter
BOARD_TUNER_VIF_YC_DELAY_FILTER_MN_UHF = 0;                  # [7:0], 0: (null) Y/C delay filter; 1: (VSB) Y/C delay filter; 0x80: User define SOS22 filter
BOARD_TUNER_VIF_GROUP_DELAY_FILTER_MN_UHF = 6;               # [7:0], 0: (null) group delay filter; 1: (VSB) group delay filter (LG); 2: (VSB) group delay filter (Philips); 3: (Low_R) group delay filter; 4: (Low_L) group delay filter; 5: (High_R) group delay filter; 6: (High_L) group delay filter; 0x80: User define SOS31/SOS32 filters

BOARD_TUNER_VIF_CHINA_DESCRAMBLER_BOX = 0;                   # Use descrambler box in China; 0:not use; 1:IMAGE_IIR(0x99); 2:IMAGE_REJ1(0x8A); 3:ACI_REJ(0x89); 4:MIXER_OUT_I(0x86); 5:IMAGE_REJ2(0x8b)
BOARD_TUNER_VIF_CHINA_DESCRAMBLER_BOX_DELAY = 0;             # Set descrambler box delay in China;

BOARD_TUNER_VIF_DELAY_REDUCE = 0x00;               # [7:0], [0]: reduce filter delay; [1]: reduce DAGC1 delay; [2]: reduce DAGC2 delay;
BOARD_TUNER_VIF_OVER_MODULATION = 0;               # Support heavy 200% overmodulation when PD_mode = 1
BOARD_TUNER_VIF_OM_DETECTOR = 0;                   #  Switch PD_mode from 0 to 1 to support >100%
BOARD_TUNER_VIF_ACI_DETECTOR = 0;                  # (Not used) 0:Not detect ACI ; 1:detect ACI
BOARD_TUNER_VIF_ACI_AGC_REF = 0x30;                # (Not used) AGC reference level for ACI
BOARD_TUNER_VIF_ACIDET_THR1 = 0x16;                # (Not used) Upper threshold for N-1 ACI
BOARD_TUNER_VIF_ACIDET_THR2 = 0x0A;                # (Not used) Bottom threshold for N-1 ACI
BOARD_TUNER_VIF_ACIDET_THR3 = 0x08;                # (Not used) Upper threshold for N+1 ACI
BOARD_TUNER_VIF_ACIDET_THR4 = 0x03;                # (Not used) Bottom threshold for N+1 ACI
BOARD_TUNER_VIF_ADC_OVERFLOW_AGC_REF = 0x20;               # AGC reference level for serious ACI
BOARD_TUNER_VIF_SERIOUS_ACI_DETECTION = 0;                 # No SAW serious ACI detect enable
BOARD_TUNER_VIF_CHANEL_SCAN_AGC_REF = 0x20;                # No SAW AGC reference level for channel scan
BOARD_TUNER_VIF_SOS21_FILTER_C0 = 0x0000;              # [10:0], User define coefficient of SOS21 filter
BOARD_TUNER_VIF_SOS21_FILTER_C1 = 0x0000;              # [10:0], User define coefficient of SOS21 filter
BOARD_TUNER_VIF_SOS21_FILTER_C2 = 0x0000;              # [10:0], User define coefficient of SOS21 filter
BOARD_TUNER_VIF_SOS21_FILTER_C3 = 0x0000;              # [10:0], User define coefficient of SOS21 filter
BOARD_TUNER_VIF_SOS21_FILTER_C4 = 0x0200;              # [10:0], User define coefficient of SOS21 filter
BOARD_TUNER_VIF_SOS22_FILTER_C0 = 0x0000;              # [10:0], User define coefficient of SOS22 filter
BOARD_TUNER_VIF_SOS22_FILTER_C1 = 0x0000;              # [10:0], User define coefficient of SOS22 filter
BOARD_TUNER_VIF_SOS22_FILTER_C2 = 0x0000;              # [10:0], User define coefficient of SOS22 filter
BOARD_TUNER_VIF_SOS22_FILTER_C3 = 0x0000;              # [10:0], User define coefficient of SOS22 filter
BOARD_TUNER_VIF_SOS22_FILTER_C4 = 0x0200;              # [10:0], User define coefficient of SOS22 filter
BOARD_TUNER_VIF_SOS31_FILTER_C0 = 0x0000;              # [10:0], User define coefficient of SOS31 filter
BOARD_TUNER_VIF_SOS31_FILTER_C1 = 0x0000;              # [10:0], User define coefficient of SOS31 filter
BOARD_TUNER_VIF_SOS31_FILTER_C2 = 0x0000;              # [10:0], User define coefficient of SOS31 filter
BOARD_TUNER_VIF_SOS31_FILTER_C3 = 0x0000;              # [10:0], User define coefficient of SOS31 filter
BOARD_TUNER_VIF_SOS31_FILTER_C4 = 0x0200;              # [10:0], User define coefficient of SOS31 filter
BOARD_TUNER_VIF_SOS32_FILTER_C0 = 0x0000;              # [10:0], User define coefficient of SOS32 filter
BOARD_TUNER_VIF_SOS32_FILTER_C1 = 0x0000;              # [10:0], User define coefficient of SOS32 filter
BOARD_TUNER_VIF_SOS32_FILTER_C2 = 0x0000;              # [10:0], User define coefficient of SOS32 filter
BOARD_TUNER_VIF_SOS32_FILTER_C3 = 0x0000;              # [10:0], User define coefficient of SOS32 filter
BOARD_TUNER_VIF_SOS32_FILTER_C4 = 0x0200;              # [10:0], User define coefficient of SOS32 filter

###############################################
# PCMCIA TS PAD Info
###############################################
[BOARD_PCMCIA_TS_PAD_INFO]
BOARD_PCMCIA_TS_PAD_INFO_NUM = 0;

BOARD_PCMCIA_TS_PAD_INFO_0_DMX_FLOW_INPUT = 4;          # Input pad of TSP
BOARD_PCMCIA_TS_PAD_INFO_0_CLOCK_INVERSE = 0;           # Clock Inverse
BOARD_PCMCIA_TS_PAD_INFO_0_EXT_SYNC = 1;                # Check External Sync
BOARD_PCMCIA_TS_PAD_INFO_0_SERIAL_MODE = 0;             # 0: Parallel, 1: Serial, 2: 3-Wire serial mode
BOARD_PCMCIA_TS_PAD_INFO_0_BIT_SWAP = 0;                # Bit swap
BOARD_PCMCIA_TS_PAD_INFO_0_SOURCE_PACKET_MODE = 0;      # TS packet size and format
BOARD_PCMCIA_TS_PAD_INFO_0_FSC_DEMOD_NUM = 0;           # Number of demod in this FSC(Full Spectrum Capture)-based  frontend
BOARD_PCMCIA_TS_PAD_INFO_0_FSC_START_SYNC_BYTE = 0x47;  # Start sync byte of FSC-based frontend, default sync bytes = 0x47

###############################################
# EDID Info
###############################################
[BOARD_EDID_INFO]
BOARD_EDID_INFO_HDMI_COUNT = 4;
BOARD_EDID_INFO_HOT_PLUG_INVERSE = 0xFFF0;

###############################################
# HDMI Analog Type
##############################################
[BOARD_HDMITX_INFO]
BOARD_HDMITX_INFO_SIZE = 2;
BOARD_HDMITX_INFO_HDMI_ANALOG_CONFIG[0] = \
{\
0x01,0,0,0,0,0\
};

BOARD_HDMITX_INFO_HDMI_ANALOG_CONFIG[1] = \
{\
0,0,0,0,0,07\
};

###############################################
# HDMI CEC Setting
##############################################
[BOARD_HDMI_CEC_SETTING]
BOARD_HDMI_CEC_XTAL_CLK_HZ = 12000000;

###############################################
# keypad
###############################################
[BOARD_KEYPAD]
BOARD_KEYPAD_MAX_KEYPAD_CH = 4;
BOARD_KEYPAD_CH_0_DATA_SEPARATE_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_0_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_0_SAR_CH_ID = 1;
BOARD_KEYPAD_CH_0_UP_BOND = 0xFF;
BOARD_KEYPAD_CH_0_LOW_BOND = 0xF0;
BOARD_KEYPAD_CH_0_KEY_LEVEL_NUM = 0x8;
BOARD_KEYPAD_CH_0_KEY_THRESHOLD = {0x10,0x2F,0x4D,0x71,0x92,0xAB,0xC3,0xE7};
BOARD_KEYPAD_CH_0_KEY_CODE = {0x46,0xA1,0xA2,0xA4,0xA3,0xA6,0xA8,0xA5};

BOARD_KEYPAD_CH_1_DATA_SEPARATE_ENABLE = 1; # enable=1, disable=0
BOARD_KEYPAD_CH_1_ENABLE = 1; # enable=1, disable=0
BOARD_KEYPAD_CH_1_SAR_CH_ID = 1;
BOARD_KEYPAD_CH_1_UP_BOND = 0xFF;
BOARD_KEYPAD_CH_1_LOW_BOND = 0xF0;
BOARD_KEYPAD_CH_1_KEY_LEVEL_NUM = 5;
BOARD_KEYPAD_CH_1_KEY_THRESHOLD = {0x00,0x80,0xA0,0xC0,0xDF};
BOARD_KEYPAD_CH_1_KEY_CODE = {0x46,0xB1,0xB2,0xB3,0xB4};

BOARD_KEYPAD_CH_2_DATA_SEPARATE_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_2_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_2_SAR_CH_ID = 2;
BOARD_KEYPAD_CH_2_UP_BOND = 0xFF;
BOARD_KEYPAD_CH_2_LOW_BOND = 0x80;
BOARD_KEYPAD_CH_2_KEY_LEVEL_NUM = 0;
BOARD_KEYPAD_CH_2_KEY_THRESHOLD = {0,0,0,0,0,0,0,0};
BOARD_KEYPAD_CH_2_KEY_CODE = {0,0,0,0,0,0,0,0};

BOARD_KEYPAD_CH_3_DATA_SEPARATE_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_3_ENABLE = 0; # enable=1, disable=0
BOARD_KEYPAD_CH_3_SAR_CH_ID = 3;
BOARD_KEYPAD_CH_3_UP_BOND = 0xFF;
BOARD_KEYPAD_CH_3_LOW_BOND = 0xF0;
BOARD_KEYPAD_CH_3_KEY_LEVEL_NUM = 8;
BOARD_KEYPAD_CH_3_KEY_THRESHOLD = {0x10,0x2F,0x4D,0x71,0x92,0xAB,0xC3,0xE7};
BOARD_KEYPAD_CH_3_KEY_CODE = {0x46,0xA8,0xA4,0xA2,0,0,0,0};

###############################################
# MI FEATURE
###############################################
[CUSTOMER_FEATURE]
BOARD_CUSTOMER_FEATURE_NUM = 2;
BOARD_CUSTOMER_FEATURE_MTS_NICAM_UNSTABLE = 0;
BOARD_CUSTOMER_FEATURE_TV_FREQ_SHIFT_CLOCK = 0;

[BOARD_TEMP_FEATURE]
BOARD_TEMP_FEATURE_NUM = 2;
BOARD_TEMP_FEATURE_GOP_MIXER2OP = 0;
BOARD_TEMP_FEATURE_GOP_MIXER2VE = 0;

[PanelRelativeSetting]
m_u8BOARD_PWM_PORT                =  0;
m_u16BOARD_LVDS_CONNECT_TYPE      =  0x04;
m_u32BOARD_LVDS_OUTPUT_CFG        =  0x0000, 0x0000, 0x0000;   #To be used when CONNECT_TYPE is 0x04
m_bPANEL_PDP_10BIT                =  1;#MAPI_FALSE:0, MAPI_TRUE:1
m_bPANEL_SWAP_LVDS_POL            =  0;#MAPI_FALSE:0, MAPI_TRUE:1
m_bPANEL_SWAP_LVDS_CH             =  0;#MAPI_FALSE:0, MAPI_TRUE:1
m_bPANEL_CONNECTOR_SWAP_PORT      =  0;#MAPI_FALSE:0, MAPI_TRUE:1
m_u16LVDS_PN_SWAP_L               =  0x00;
m_u16LVDS_PN_SWAP_H               =  0x00;

[DispoutConfig]
m_u32SupportPanelCount  = 1;
m_u32SupportHdmiTxCount = 0;
m_u32SupportYpbprCount  = 0;
m_u32SupportCvbsCount   = 0;
m_u32SupportScartCount  = 0;
m_u32SupportCh34Count   = 0;
m_bSupportLdm           = 0;
m_u32SupportExtFrcType  = 0; //0:Disable, 14:Ursa_14, 20:Ursa_20
m_u32ExtFrcCtrlType     = 0;
m_u32ExtFrcCtrlPort     = 9;
m_bTconOutput           = 1; //Tcon Output
m_bODEnable             = 0; #0=false, 1=true

[PixelShiftInfo]
m_bPixelShiftStatus  = TRUE;
m_s16PixelShiftHRange = 5;
m_s16PixelShiftVRange  = 3;
m_s16PixelShiftHOffset  = 4;
m_s16PixelShiftVOffset  = 2;
m_u16PixelShiftDirection  = 1;#RIGHT:1, DOWN:2,LEFT:3,UP:4

[HDMITX_ANALOG_CONFIGURATION]
HDMITX_ANALOG_TUNING_SD_0 = 0
HDMITX_ANALOG_TUNING_SD_1 = 0
HDMITX_ANALOG_TUNING_SD_2 = 0
HDMITX_ANALOG_TUNING_SD_3 = 0
HDMITX_ANALOG_TUNING_SD_4 = 0
HDMITX_ANALOG_TUNING_SD_5 = 0

HDMITX_ANALOG_TUNING_HD_0 = 1
HDMITX_ANALOG_TUNING_HD_1 = 0
HDMITX_ANALOG_TUNING_HD_2 = 0
HDMITX_ANALOG_TUNING_HD_3 = 0
HDMITX_ANALOG_TUNING_HD_4 = 0
HDMITX_ANALOG_TUNING_HD_5 = 0

HDMITX_ANALOG_TUNING_DEEP_HD_0 = 0
HDMITX_ANALOG_TUNING_DEEP_HD_1 = 0
HDMITX_ANALOG_TUNING_DEEP_HD_2 = 0
HDMITX_ANALOG_TUNING_DEEP_HD_3 = 0
HDMITX_ANALOG_TUNING_DEEP_HD_4 = 0
HDMITX_ANALOG_TUNING_DEEP_HD_5 = 7

[HDMITX_HPD_pin]
HDMITX_HPD_PM_GPIO = 26
HDMIRX_RXBYPASS_PIN = 9999
SCART_PIN8_GPIO_NUM = 7

[EXTIN_SUPPORT_PORT_COUNT]
BOARD_INFO_HDMIRX_COUNT = 4;
BOARD_INFO_COMPONENT_COUNT = 1;
BOARD_INFO_VGA_COUNT = 1;
BOARD_INFO_CVBS_COUNT = 1;
BOARD_INFO_SVIDEO_COUNT = 0;
BOARD_INFO_SCART_COUNT = 0;
BOARD_INFO_ATV_COUNT = 1;

[PM_GPIO_WAKE_SETTING]
###############################################
# XX_GPIO_NUM           : 0xFF invalid, DATA = NUM + 1
# XX_GPIO_POLARITY      : 1 falling, 0 rising
# XX_PM_GPIO_NUM        : 0xFF invalid, TODO remove!!!
# XX_PM_GPIO_POLARITY   : 1 falling, 0 rising, TODO remove!!!
###############################################
[GPIO_WAKE_SETTING]
WOW_GPIO_NUM = 14;
WOW_GPIO_POLARITY = 1;
WOBT_GPIO_NUM = 13;
WOBT_GPIO_POLARITY = 1;
WOEWBS_GPIO_NUM = 0xFF;
WOEWBS_GPIO_POLARITY = 1;

[PM_GPIO_WAKE_SETTING]
WOW_PM_GPIO_NUM = 8;
WOW_PM_GPIO_POLARITY = 1;
WOBT_PM_GPIO_NUM = 7;
WOBT_PM_GPIO_POLARITY = 1;
WOEWBS_PM_GPIO_NUM = 0xFF;
WOEWBS_PM_GPIO_POLARITY = 1;

###############################################
# MI ONEBIN MODEL CONFIG
###############################################
[ModelConfig_0]
MMAP_PATH = "/vendor/tvconfig/config/onebin/model_0/MMAP_MI_m7332_1.5G_AN_KERNEL_MODE_IOMMU_UMA.h"; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_0

[ModelConfig_1]
MMAP_PATH = "/vendor/tvconfig/config/onebin/model_1/MMAP_MI_m7332_1G_AN_4K_KERNEL_MODE_IOMMU_UMA.h"; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_1

[ModelConfig_2]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_2

[ModelConfig_3]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_3

[ModelConfig_4]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_4

[ModelConfig_5]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_5

[ModelConfig_6]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_6

[ModelConfig_7]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_7

[ModelConfig_8]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_8

[ModelConfig_9]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_9

[ModelConfig_10]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_10

[ModelConfig_11]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_11

[ModelConfig_12]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_12

[ModelConfig_13]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_13

[ModelConfig_14]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_14

[ModelConfig_15]
MMAP_PATH = ""; #Mapping to misdk/mi/mi/platform/$(chip)/linux/mmap/onebin/model_15

