Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 10:18:16 2020
| Host         : DESKTOP-HA0SSCD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file STANDARD_TOPLEVEL_control_sets_placed.rpt
| Design       : STANDARD_TOPLEVEL
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           18 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              27 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------+--------------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------+--------------------------+--------------------------+------------------+----------------+
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[6]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[9]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[3]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[1]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[0]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[7]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[4]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[10]        |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[2]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[5]         |                          |                1 |              1 |
|  vauxp6_IBUF_BUFG | SPI_SL/p_0_in[8]         |                          |                1 |              1 |
| ~vauxp15_TRI_BUFG |                          |                          |                2 |              2 |
|  clk_IBUF_BUFG    |                          |                          |                4 |              4 |
|  clk_IBUF_BUFG    |                          | PWM_ControllerA/eqOp0_in |                1 |              4 |
|  clk_IBUF_BUFG    |                          | PWM_ControllerB/eqOp0_in |                1 |              4 |
|  vauxp6_IBUF_BUFG |                          | vauxp15_TRI_BUFG         |                1 |              4 |
|  clk_IBUF_BUFG    | PWM_ControllerA/eqOp0_in |                          |                3 |              8 |
|  clk_IBUF_BUFG    | PWM_ControllerB/eqOp0_in |                          |                3 |              8 |
|  SPI_SL/Q[10]     |                          |                          |                5 |             10 |
| ~SPI_SL/Q[10]     |                          |                          |                4 |             10 |
|  vauxp15_TRI_BUFG |                          |                          |                3 |             11 |
+-------------------+--------------------------+--------------------------+------------------+----------------+


