// Seed: 3370953361
module module_0 (
    output tri0 id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  assign id_0[1'b0] = 1;
endmodule
