[2025-09-15 17:50:10] START suite=spec trace=435.gromacs-134B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-134B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2091475 heartbeat IPC: 4.781 cumulative IPC: 4.781 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4175563 cumulative IPC: 4.79 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4175563 cumulative IPC: 4.79 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4175564 heartbeat IPC: 4.798 cumulative IPC: 5 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 8472936 heartbeat IPC: 2.327 cumulative IPC: 2.327 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 14186067 heartbeat IPC: 1.75 cumulative IPC: 1.998 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 17168355 heartbeat IPC: 3.353 cumulative IPC: 2.309 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 20339879 heartbeat IPC: 3.153 cumulative IPC: 2.475 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 22603734 heartbeat IPC: 4.417 cumulative IPC: 2.713 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 24787208 heartbeat IPC: 4.58 cumulative IPC: 2.911 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 26966139 heartbeat IPC: 4.589 cumulative IPC: 3.071 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 29130883 heartbeat IPC: 4.619 cumulative IPC: 3.206 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 31294675 heartbeat IPC: 4.622 cumulative IPC: 3.319 (Simulation time: 00 hr 07 min 21 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 29287554 cumulative IPC: 3.414 (Simulation time: 00 hr 07 min 57 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 29287554 cumulative IPC: 3.414 (Simulation time: 00 hr 07 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-134B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.414 instructions: 100000001 cycles: 29287554
CPU 0 Branch Prediction Accuracy: 90.5% MPKI: 1.669 Average ROB Occupancy at Mispredict: 48.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0.00012
BRANCH_CONDITIONAL: 1.659
BRANCH_DIRECT_CALL: 0.00013
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00941


====Backend Stall Breakdown====
ROB_STALL: 2661132
LQ_STALL: 1272
SQ_STALL: 173793


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 522.5896
REPLAY_LOAD: 95.75318
NON_REPLAY_LOAD: 20.721518

== Total ==
ADDR_TRANS: 201197
REPLAY_LOAD: 37631
NON_REPLAY_LOAD: 2422304

== Counts ==
ADDR_TRANS: 385
REPLAY_LOAD: 393
NON_REPLAY_LOAD: 116898

cpu0->cpu0_STLB TOTAL        ACCESS:     179913 HIT:     179305 MISS:        608 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     179913 HIT:     179305 MISS:        608 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 587.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     879835 HIT:     807065 MISS:      72770 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     633335 HIT:     567438 MISS:      65897 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      11890 HIT:       5827 MISS:       6063 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     233672 HIT:     233649 MISS:         23 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        938 HIT:        151 MISS:        787 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15096145 HIT:   15096039 MISS:        106 MSHR_MERGE:         20
cpu0->cpu0_L1I LOAD         ACCESS:   15096145 HIT:   15096039 MISS:        106 MSHR_MERGE:         20
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 140.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22337503 HIT:   21051167 MISS:    1286336 MSHR_MERGE:     640203
cpu0->cpu0_L1D LOAD         ACCESS:    9815143 HIT:    8617905 MISS:    1197238 MSHR_MERGE:     563935
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12521143 HIT:   12432985 MISS:      88158 MSHR_MERGE:      76266
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1217 HIT:        277 MISS:        940 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11151456 HIT:   11151444 MISS:         12 MSHR_MERGE:          7
cpu0->cpu0_ITLB LOAD         ACCESS:   11151456 HIT:   11151444 MISS:         12 MSHR_MERGE:          7
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 686.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19382097 HIT:   19069020 MISS:     313077 MSHR_MERGE:     133169
cpu0->cpu0_DTLB LOAD         ACCESS:   19382097 HIT:   19069020 MISS:     313077 MSHR_MERGE:     133169
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.972 cycles
cpu0->LLC TOTAL        ACCESS:      93626 HIT:      53843 MISS:      39783 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      65897 HIT:      32275 MISS:      33622 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6063 HIT:        710 MISS:       5353 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      20879 HIT:      20850 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        787 HIT:          8 MISS:        779 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.34 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1672
  ROW_BUFFER_MISS:      38079
  AVG DBUS CONGESTED CYCLE: 3.528
Channel 0 WQ ROW_BUFFER_HIT:         98
  ROW_BUFFER_MISS:       5904
  FULL:          0
Channel 0 REFRESHES ISSUED:       2441
[2025-09-15 17:58:08] END   suite=spec trace=435.gromacs-134B (rc=0)
