

================================================================
== Vitis HLS Report for 'sha512Top_512u_512u_s'
================================================================
* Date:           Thu Aug  3 15:02:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |preProcessing_U0          |preProcessing            |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |dup_strm_128u_U0          |dup_strm_128u_s          |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |generateMsgSchedule_U0    |generateMsgSchedule      |       91|       91|   0.364 us|   0.364 us|   91|   91|       no|
        |SHA512Digest_64u_512u_U0  |SHA512Digest_64u_512u_s  |      168|      168|   0.672 us|   0.672 us|  168|  168|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|     3637|     2052|    -|
|Instance             |        0|     -|     7192|     9726|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    10829|    11782|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |SHA512Digest_64u_512u_U0  |SHA512Digest_64u_512u_s  |        0|   0|  1755|  2501|    0|
    |dup_strm_128u_U0          |dup_strm_128u_s          |        0|   0|    12|   201|    0|
    |generateMsgSchedule_U0    |generateMsgSchedule      |        0|   0|  3229|   905|    0|
    |preProcessing_U0          |preProcessing            |        0|   0|  2196|  6119|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |Total                     |                         |        0|   0|  7192|  9726|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+------+----+-----+------+------+---------+
    |       Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +------------------+---------+------+----+-----+------+------+---------+
    |blk_strm_U        |        0|  3097|   0|    -|    32|  1024|    32768|
    |end_nblk_strm1_U  |        0|    25|   0|    -|    32|     1|       32|
    |end_nblk_strm2_U  |        0|    25|   0|    -|    32|     1|       32|
    |end_nblk_strm_U   |        0|    25|   0|    -|    32|     1|       32|
    |tid_strm_U        |        0|    43|   0|    -|    32|     6|      192|
    |tkeep_strm_U      |        0|   211|   0|    -|    32|    64|     2048|
    |w_strm_U          |        0|   211|   0|    -|    32|    64|     2048|
    +------------------+---------+------+----+-----+------+------+---------+
    |Total             |        0|  3637|   0|    0|   224|  1161|    37152|
    +------------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |preProcessing_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|   4|           2|           2|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|input_r_TDATA    |   in|  584|        axis|                input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|                input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|                input_r|       pointer|
|output_r_TDATA   |  out|  584|        axis|               output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|               output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|               output_r|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
+-----------------+-----+-----+------------+-----------------------+--------------+

