/******************************************************************************
 * Copyright (C) 2017 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *****************************************************************************/

/*
The following file is not completely auto-generated but manually edited also.
Offsets such as 0x00C23000 for some chips and 0x00823000 for some other chips were there.
For chips 7145 and 7344, these offsets were very different and automated versions wouldn't work rightaway with a simple #if #else
So I manually edited to have the right offset to accomodate all chips.
The offset can be arrived at based on the one of the members of the bchp_raaga_dsp_fw_cfg.h which is BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_BASE
*/

#include "bchp_raaga_dsp_fw_cfg.h"
#ifndef BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR

#define RAAGA_REG_BASE_OFFSET (BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_BASE & 0xFFF00000)

/***************************************************************************
 *RAAGA_DSP_FW_CFG - Raaga DSP FW Configuration Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR (0x00023000 + RAAGA_REG_BASE_OFFSET) /* [RW] FIFO 0 BASEADDRESS */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID (0x00023004 + RAAGA_REG_BASE_OFFSET) /* [RW] FIFO ID Containing HOST2DSP Command */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1         (0x00023008 + RAAGA_REG_BASE_OFFSET) /* [RW] UNUSED REGISTER SPACE */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2         (0x0002300c + RAAGA_REG_BASE_OFFSET) /* [RW] UNUSED REGISTER SPACE */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR   (0x00023010 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR    (0x00023014 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR  (0x00023018 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR   (0x0002301c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR   (0x00023020 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR    (0x00023024 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR  (0x00023028 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR   (0x0002302c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR   (0x00023030 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR    (0x00023034 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR  (0x00023038 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR   (0x0002303c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR   (0x00023040 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR    (0x00023044 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR  (0x00023048 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR   (0x0002304c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR   (0x00023050 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR    (0x00023054 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR  (0x00023058 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR   (0x0002305c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR   (0x00023060 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR    (0x00023064 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR  (0x00023068 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR   (0x0002306c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR   (0x00023070 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR    (0x00023074 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR  (0x00023078 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR   (0x0002307c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR   (0x00023080 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR    (0x00023084 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR  (0x00023088 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR   (0x0002308c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR   (0x00023090 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR    (0x00023094 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR  (0x00023098 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR   (0x0002309c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR   (0x000230a0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR    (0x000230a4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR  (0x000230a8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR   (0x000230ac + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR  (0x000230b0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR   (0x000230b4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR (0x000230b8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR  (0x000230bc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR  (0x000230c0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR   (0x000230c4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR (0x000230c8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR  (0x000230cc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR  (0x000230d0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR   (0x000230d4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR (0x000230d8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR  (0x000230dc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR  (0x000230e0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR   (0x000230e4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR (0x000230e8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR  (0x000230ec + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR  (0x000230f0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR   (0x000230f4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR (0x000230f8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR  (0x000230fc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR  (0x00023100 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR   (0x00023104 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR (0x00023108 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR  (0x0002310c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR  (0x00023110 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR   (0x00023114 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR (0x00023118 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR  (0x0002311c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR  (0x00023120 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR   (0x00023124 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR (0x00023128 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR  (0x0002312c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR  (0x00023130 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR   (0x00023134 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR (0x00023138 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR  (0x0002313c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR  (0x00023140 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR   (0x00023144 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR (0x00023148 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR  (0x0002314c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR  (0x00023150 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR   (0x00023154 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR (0x00023158 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR  (0x0002315c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR  (0x00023160 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR   (0x00023164 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR (0x00023168 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR  (0x0002316c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR  (0x00023170 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR   (0x00023174 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR (0x00023178 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR  (0x0002317c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR  (0x00023180 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR   (0x00023184 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR (0x00023188 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR  (0x0002318c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR  (0x00023190 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR   (0x00023194 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR (0x00023198 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR  (0x0002319c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR  (0x000231a0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR   (0x000231a4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR (0x000231a8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR  (0x000231ac + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR  (0x000231b0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR   (0x000231b4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR (0x000231b8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR  (0x000231bc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR  (0x000231c0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR   (0x000231c4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR (0x000231c8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR  (0x000231cc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR  (0x000231d0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR   (0x000231d4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR (0x000231d8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR  (0x000231dc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR  (0x000231e0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR   (0x000231e4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR (0x000231e8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR  (0x000231ec + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR  (0x000231f0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR   (0x000231f4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR (0x000231f8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR  (0x000231fc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR  (0x00023200 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR   (0x00023204 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR (0x00023208 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR  (0x0002320c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR  (0x00023210 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR   (0x00023214 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR (0x00023218 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR  (0x0002321c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR  (0x00023220 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR   (0x00023224 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR (0x00023228 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR  (0x0002322c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR  (0x00023230 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR   (0x00023234 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR (0x00023238 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR  (0x0002323c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR  (0x00023240 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR   (0x00023244 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR (0x00023248 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR  (0x0002324c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR  (0x00023250 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR   (0x00023254 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR (0x00023258 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR  (0x0002325c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR  (0x00023260 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR   (0x00023264 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR (0x00023268 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR  (0x0002326c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR  (0x00023270 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR   (0x00023274 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR (0x00023278 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR  (0x0002327c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR  (0x00023280 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR   (0x00023284 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR (0x00023288 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR  (0x0002328c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR  (0x00023290 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR   (0x00023294 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR (0x00023298 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR  (0x0002329c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR  (0x000232a0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR   (0x000232a4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR (0x000232a8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR  (0x000232ac + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR  (0x000232b0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR   (0x000232b4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR (0x000232b8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR  (0x000232bc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR  (0x000232c0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR   (0x000232c4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR (0x000232c8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR  (0x000232cc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR  (0x000232d0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR   (0x000232d4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR (0x000232d8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR  (0x000232dc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR  (0x000232e0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR   (0x000232e4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR (0x000232e8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR  (0x000232ec + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR  (0x000232f0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR   (0x000232f4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR (0x000232f8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR  (0x000232fc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR  (0x00023300 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR   (0x00023304 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR (0x00023308 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR  (0x0002330c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR  (0x00023310 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR   (0x00023314 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR (0x00023318 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR  (0x0002331c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR  (0x00023320 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR   (0x00023324 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR (0x00023328 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR  (0x0002332c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR  (0x00023330 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR   (0x00023334 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR (0x00023338 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR  (0x0002333c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR  (0x00023340 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR   (0x00023344 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR (0x00023348 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR  (0x0002334c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR  (0x00023350 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR   (0x00023354 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR (0x00023358 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR  (0x0002335c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR  (0x00023360 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR   (0x00023364 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR (0x00023368 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR  (0x0002336c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR  (0x00023370 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR   (0x00023374 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR (0x00023378 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR  (0x0002337c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR  (0x00023380 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR   (0x00023384 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR (0x00023388 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR  (0x0002338c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR  (0x00023390 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR   (0x00023394 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR (0x00023398 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR  (0x0002339c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR  (0x000233a0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR   (0x000233a4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR (0x000233a8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR  (0x000233ac + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR  (0x000233b0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR   (0x000233b4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR (0x000233b8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR  (0x000233bc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR (0x000233c0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR (0x000233c4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR (0x000233c8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR (0x000233cc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR (0x000233d0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR (0x000233d4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR (0x000233d8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR (0x000233dc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR (0x000233e0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR (0x000233e4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR (0x000233e8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR (0x000233ec + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR (0x000233f0 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR (0x000233f4 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR (0x000233f8 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR (0x000233fc + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG (0x00023400 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG (0x00023404 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG (0x00023408 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG (0x0002340c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG (0x00023410 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG (0x00023414 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG (0x00023418 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG (0x0002341c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG (0x00023420 + RAAGA_REG_BASE_OFFSET) /* [RW] Base Address for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG (0x00023424 + RAAGA_REG_BASE_OFFSET) /* [RW] End Address for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG (0x00023428 + RAAGA_REG_BASE_OFFSET) /* [RW] Write Pointer for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG (0x0002342c + RAAGA_REG_BASE_OFFSET) /* [RW] Read Pointer for FIFO 2 DEBUG */

/***************************************************************************
 *HOST2DSPCMD_FIFO0_BASEADDR - FIFO 0 BASEADDRESS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: HOST2DSPCMD_FIFO0_BASEADDR :: HOST2DSP_COMMAND_FIFO_0_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR_HOST2DSP_COMMAND_FIFO_0_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR_HOST2DSP_COMMAND_FIFO_0_ADDR_SHIFT 0

/***************************************************************************
 *HOST2DSPCMD_FIFO_ID - FIFO ID Containing HOST2DSP Command
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: HOST2DSPCMD_FIFO_ID :: HOST2DSP_COMMAND_FIFO_INDEX [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID_HOST2DSP_COMMAND_FIFO_INDEX_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID_HOST2DSP_COMMAND_FIFO_INDEX_SHIFT 0

/***************************************************************************
 *SW_UNUSED1 - UNUSED REGISTER SPACE
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNUSED1 :: SW_UNUSED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1_SW_UNUSED_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1_SW_UNUSED_SHIFT           0

/***************************************************************************
 *SW_UNUSED2 - UNUSED REGISTER SPACE
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNUSED2 :: SW_UNUSED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2_SW_UNUSED_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2_SW_UNUSED_SHIFT           0

/***************************************************************************
 *FIFO_0_BASE_ADDR - Base Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_0_END_ADDR - End Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_0_WRITE_ADDR - Write Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_0_READ_ADDR - Read Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_1_BASE_ADDR - Base Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_1_END_ADDR - End Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_1_WRITE_ADDR - Write Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_1_READ_ADDR - Read Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_2_BASE_ADDR - Base Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_2_END_ADDR - End Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_2_WRITE_ADDR - Write Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_2_READ_ADDR - Read Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_3_BASE_ADDR - Base Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_3_END_ADDR - End Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_3_WRITE_ADDR - Write Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_3_READ_ADDR - Read Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_4_BASE_ADDR - Base Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_4_END_ADDR - End Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_4_WRITE_ADDR - Write Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_4_READ_ADDR - Read Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_5_BASE_ADDR - Base Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_5_END_ADDR - End Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_5_WRITE_ADDR - Write Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_5_READ_ADDR - Read Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_6_BASE_ADDR - Base Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_6_END_ADDR - End Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_6_WRITE_ADDR - Write Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_6_READ_ADDR - Read Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_7_BASE_ADDR - Base Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_7_END_ADDR - End Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_7_WRITE_ADDR - Write Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_7_READ_ADDR - Read Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_8_BASE_ADDR - Base Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_8_END_ADDR - End Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_8_WRITE_ADDR - Write Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_8_READ_ADDR - Read Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_9_BASE_ADDR - Base Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_9_END_ADDR - End Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_9_WRITE_ADDR - Write Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_9_READ_ADDR - Read Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_10_BASE_ADDR - Base Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_10_END_ADDR - End Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_10_WRITE_ADDR - Write Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_10_READ_ADDR - Read Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_11_BASE_ADDR - Base Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_11_END_ADDR - End Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_11_WRITE_ADDR - Write Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_11_READ_ADDR - Read Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_12_BASE_ADDR - Base Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_12_END_ADDR - End Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_12_WRITE_ADDR - Write Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_12_READ_ADDR - Read Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_13_BASE_ADDR - Base Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_13_END_ADDR - End Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_13_WRITE_ADDR - Write Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_13_READ_ADDR - Read Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_14_BASE_ADDR - Base Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_14_END_ADDR - End Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_14_WRITE_ADDR - Write Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_14_READ_ADDR - Read Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_15_BASE_ADDR - Base Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_15_END_ADDR - End Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_15_WRITE_ADDR - Write Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_15_READ_ADDR - Read Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_16_BASE_ADDR - Base Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_16_END_ADDR - End Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_16_WRITE_ADDR - Write Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_16_READ_ADDR - Read Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_17_BASE_ADDR - Base Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_17_END_ADDR - End Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_17_WRITE_ADDR - Write Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_17_READ_ADDR - Read Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_18_BASE_ADDR - Base Address for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_18_END_ADDR - End Address for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_18_WRITE_ADDR - Write Pointer for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_18_READ_ADDR - Read Pointer for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_19_BASE_ADDR - Base Address for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_19_END_ADDR - End Address for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_19_WRITE_ADDR - Write Pointer for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_19_READ_ADDR - Read Pointer for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_20_BASE_ADDR - Base Address for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_20_END_ADDR - End Address for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_20_WRITE_ADDR - Write Pointer for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_20_READ_ADDR - Read Pointer for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_21_BASE_ADDR - Base Address for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_21_END_ADDR - End Address for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_21_WRITE_ADDR - Write Pointer for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_21_READ_ADDR - Read Pointer for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_22_BASE_ADDR - Base Address for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_22_END_ADDR - End Address for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_22_WRITE_ADDR - Write Pointer for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_22_READ_ADDR - Read Pointer for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_23_BASE_ADDR - Base Address for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_23_END_ADDR - End Address for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_23_WRITE_ADDR - Write Pointer for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_23_READ_ADDR - Read Pointer for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_24_BASE_ADDR - Base Address for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_24_END_ADDR - End Address for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_24_WRITE_ADDR - Write Pointer for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_24_READ_ADDR - Read Pointer for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_25_BASE_ADDR - Base Address for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_25_END_ADDR - End Address for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_25_WRITE_ADDR - Write Pointer for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_25_READ_ADDR - Read Pointer for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_26_BASE_ADDR - Base Address for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_26_END_ADDR - End Address for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_26_WRITE_ADDR - Write Pointer for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_26_READ_ADDR - Read Pointer for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_27_BASE_ADDR - Base Address for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_27_END_ADDR - End Address for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_27_WRITE_ADDR - Write Pointer for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_27_READ_ADDR - Read Pointer for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_28_BASE_ADDR - Base Address for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_28_END_ADDR - End Address for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_28_WRITE_ADDR - Write Pointer for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_28_READ_ADDR - Read Pointer for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_29_BASE_ADDR - Base Address for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_29_END_ADDR - End Address for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_29_WRITE_ADDR - Write Pointer for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_29_READ_ADDR - Read Pointer for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_30_BASE_ADDR - Base Address for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_30_END_ADDR - End Address for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_30_WRITE_ADDR - Write Pointer for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_30_READ_ADDR - Read Pointer for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_31_BASE_ADDR - Base Address for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_31_END_ADDR - End Address for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_31_WRITE_ADDR - Write Pointer for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_31_READ_ADDR - Read Pointer for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_32_BASE_ADDR - Base Address for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_32_END_ADDR - End Address for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_32_WRITE_ADDR - Write Pointer for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_32_READ_ADDR - Read Pointer for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_33_BASE_ADDR - Base Address for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_33_END_ADDR - End Address for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_33_WRITE_ADDR - Write Pointer for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_33_READ_ADDR - Read Pointer for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_34_BASE_ADDR - Base Address for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_34_END_ADDR - End Address for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_34_WRITE_ADDR - Write Pointer for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_34_READ_ADDR - Read Pointer for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_35_BASE_ADDR - Base Address for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_35_END_ADDR - End Address for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_35_WRITE_ADDR - Write Pointer for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_35_READ_ADDR - Read Pointer for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_36_BASE_ADDR - Base Address for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_36_END_ADDR - End Address for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_36_WRITE_ADDR - Write Pointer for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_36_READ_ADDR - Read Pointer for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_37_BASE_ADDR - Base Address for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_37_END_ADDR - End Address for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_37_WRITE_ADDR - Write Pointer for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_37_READ_ADDR - Read Pointer for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_38_BASE_ADDR - Base Address for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_38_END_ADDR - End Address for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_38_WRITE_ADDR - Write Pointer for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_38_READ_ADDR - Read Pointer for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_39_BASE_ADDR - Base Address for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_39_END_ADDR - End Address for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_39_WRITE_ADDR - Write Pointer for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_39_READ_ADDR - Read Pointer for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_40_BASE_ADDR - Base Address for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_40_END_ADDR - End Address for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_40_WRITE_ADDR - Write Pointer for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_40_READ_ADDR - Read Pointer for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_41_BASE_ADDR - Base Address for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_41_END_ADDR - End Address for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_41_WRITE_ADDR - Write Pointer for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_41_READ_ADDR - Read Pointer for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_42_BASE_ADDR - Base Address for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_42_END_ADDR - End Address for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_42_WRITE_ADDR - Write Pointer for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_42_READ_ADDR - Read Pointer for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_43_BASE_ADDR - Base Address for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_43_END_ADDR - End Address for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_43_WRITE_ADDR - Write Pointer for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_43_READ_ADDR - Read Pointer for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_44_BASE_ADDR - Base Address for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_44_END_ADDR - End Address for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_44_WRITE_ADDR - Write Pointer for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_44_READ_ADDR - Read Pointer for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_45_BASE_ADDR - Base Address for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_45_END_ADDR - End Address for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_45_WRITE_ADDR - Write Pointer for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_45_READ_ADDR - Read Pointer for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_46_BASE_ADDR - Base Address for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_46_END_ADDR - End Address for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_46_WRITE_ADDR - Write Pointer for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_46_READ_ADDR - Read Pointer for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_47_BASE_ADDR - Base Address for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_47_END_ADDR - End Address for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_47_WRITE_ADDR - Write Pointer for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_47_READ_ADDR - Read Pointer for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_48_BASE_ADDR - Base Address for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_48_END_ADDR - End Address for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_48_WRITE_ADDR - Write Pointer for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_48_READ_ADDR - Read Pointer for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_49_BASE_ADDR - Base Address for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_49_END_ADDR - End Address for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_49_WRITE_ADDR - Write Pointer for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_49_READ_ADDR - Read Pointer for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_50_BASE_ADDR - Base Address for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_50_END_ADDR - End Address for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_50_WRITE_ADDR - Write Pointer for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_50_READ_ADDR - Read Pointer for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_51_BASE_ADDR - Base Address for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_51_END_ADDR - End Address for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_51_WRITE_ADDR - Write Pointer for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_51_READ_ADDR - Read Pointer for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_52_BASE_ADDR - Base Address for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_52_END_ADDR - End Address for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_52_WRITE_ADDR - Write Pointer for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_52_READ_ADDR - Read Pointer for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_53_BASE_ADDR - Base Address for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_53_END_ADDR - End Address for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_53_WRITE_ADDR - Write Pointer for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_53_READ_ADDR - Read Pointer for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_54_BASE_ADDR - Base Address for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_54_END_ADDR - End Address for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_54_WRITE_ADDR - Write Pointer for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_54_READ_ADDR - Read Pointer for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_55_BASE_ADDR - Base Address for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_55_END_ADDR - End Address for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_55_WRITE_ADDR - Write Pointer for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_55_READ_ADDR - Read Pointer for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_56_BASE_ADDR - Base Address for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_56_END_ADDR - End Address for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_56_WRITE_ADDR - Write Pointer for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_56_READ_ADDR - Read Pointer for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_57_BASE_ADDR - Base Address for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_57_END_ADDR - End Address for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_57_WRITE_ADDR - Write Pointer for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_57_READ_ADDR - Read Pointer for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_58_BASE_ADDR - Base Address for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_58_END_ADDR - End Address for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_58_WRITE_ADDR - Write Pointer for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_58_READ_ADDR - Read Pointer for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_DRAMLOGS_BASE_ADDR - Base Address for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_DRAMLOGS_END_ADDR - End Address for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR_ADDR_SHIFT    0

/***************************************************************************
 *FIFO_DRAMLOGS_WRITE_ADDR - Write Pointer for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR_ADDR_MASK   0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR_ADDR_SHIFT  0

/***************************************************************************
 *FIFO_DRAMLOGS_READ_ADDR - Read Pointer for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_UART_BASE_ADDR - Base Address for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR_ADDR_SHIFT       0

/***************************************************************************
 *FIFO_UART_END_ADDR - End Address for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_UART_WRITE_ADDR - Write Pointer for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR_ADDR_MASK       0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR_ADDR_SHIFT      0

/***************************************************************************
 *FIFO_UART_READ_ADDR - Read Pointer for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR_ADDR_SHIFT       0

/***************************************************************************
 *FIFO_COREDUMP_BASE_ADDR - Base Address for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_COREDUMP_END_ADDR - End Address for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR_ADDR_SHIFT    0

/***************************************************************************
 *FIFO_COREDUMP_WRITE_ADDR - Write Pointer for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR_ADDR_MASK   0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR_ADDR_SHIFT  0

/***************************************************************************
 *FIFO_COREDUMP_READ_ADDR - Read Pointer for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_TARGETPRINT_BASE_ADDR - Base Address for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_END_ADDR - End Address for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR_ADDR_MASK  0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_WRITE_ADDR - Write Pointer for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_READ_ADDR - Read Pointer for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *BASE_ADDR_FIFO_0_DEBUG - Base Address for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_0_DEBUG - End Address for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_0_DEBUG - Write Pointer for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_0_DEBUG - Read Pointer for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *BASE_ADDR_FIFO_1_DEBUG - Base Address for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_1_DEBUG - End Address for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_1_DEBUG - Write Pointer for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_1_DEBUG - Read Pointer for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *BASE_ADDR_FIFO_2_DEBUG - Base Address for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_2_DEBUG - End Address for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_2_DEBUG - Write Pointer for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_2_DEBUG - Read Pointer for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *SW_VIDEO_RAW_PIC_DESC%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_BASE    (0x00023430 + RAAGA_REG_BASE_OFFSET)
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_START   0
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_END     31
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_VIDEO_RAW_PIC_DESC%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_VIDEO_RAW_PIC_DESCi :: SW_VIDEO_REGISTER [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_SW_VIDEO_REGISTER_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_SW_VIDEO_REGISTER_SHIFT 0


/***************************************************************************
 *SW_SDK_DEBUG_REGISTERS%i - Reserved Register 0..19
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_BASE   (0x000234b0 + RAAGA_REG_BASE_OFFSET)
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_END    19
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_SDK_DEBUG_REGISTERS%i - Reserved Register 0..19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_SDK_DEBUG_REGISTERSi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *SW_DEBUG_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_BASE           (0x00023500 + RAAGA_REG_BASE_OFFSET)
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_START          0
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_END            31
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *SW_DEBUG_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_DEBUG_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_SW_UNDEFINED_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_SW_UNDEFINED_SHIFT   0
/* #endif */ /* #ifndef BCHP_RAAGA_DSP_FW_CFG_H__ */
#endif /* #ifndef BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR */

/* End of File */
