Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_rpoco8_testbench_v11.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "rpoco8_testbench_v11_cw.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : rpoco8_testbench_v11_cw
Top Module Name                    : rpoco8_testbench_v11_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" in Library work.
Entity <addsb_11_0_99837fc802519273> compiled.
Entity <addsb_11_0_99837fc802519273> (Architecture <addsb_11_0_99837fc802519273_a>) compiled.
Entity <bmg_33_5855b709c81b1172> compiled.
Entity <bmg_33_5855b709c81b1172> (Architecture <bmg_33_5855b709c81b1172_a>) compiled.
Entity <cntr_11_0_87d335e994d59139> compiled.
Entity <cntr_11_0_87d335e994d59139> (Architecture <cntr_11_0_87d335e994d59139_a>) compiled.
Entity <mlt_11_2_22d57f485ffd805c> compiled.
Entity <mlt_11_2_22d57f485ffd805c> (Architecture <mlt_11_2_22d57f485ffd805c_a>) compiled.
Entity <cntr_11_0_05e2750227d8d748> compiled.
Entity <cntr_11_0_05e2750227d8d748> (Architecture <cntr_11_0_05e2750227d8d748_a>) compiled.
Entity <bmg_33_e4cac21e8ed012aa> compiled.
Entity <bmg_33_e4cac21e8ed012aa> (Architecture <bmg_33_e4cac21e8ed012aa_a>) compiled.
Entity <cntr_11_0_29076546cca80226> compiled.
Entity <cntr_11_0_29076546cca80226> (Architecture <cntr_11_0_29076546cca80226_a>) compiled.
Entity <cntr_11_0_86f7251946088efb> compiled.
Entity <cntr_11_0_86f7251946088efb> (Architecture <cntr_11_0_86f7251946088efb_a>) compiled.
Entity <mlt_11_2_4ed06302eba93f8e> compiled.
Entity <mlt_11_2_4ed06302eba93f8e> (Architecture <mlt_11_2_4ed06302eba93f8e_a>) compiled.
Entity <bmg_33_0bdc6c125e0742ca> compiled.
Entity <bmg_33_0bdc6c125e0742ca> (Architecture <bmg_33_0bdc6c125e0742ca_a>) compiled.
Entity <bmg_33_ea3aeec639126d38> compiled.
Entity <bmg_33_ea3aeec639126d38> (Architecture <bmg_33_ea3aeec639126d38_a>) compiled.
Entity <dmg_43_02dd3a157d80ae94> compiled.
Entity <dmg_43_02dd3a157d80ae94> (Architecture <dmg_43_02dd3a157d80ae94_a>) compiled.
Entity <asr_11_0_372caaa934b22d95> compiled.
Entity <asr_11_0_372caaa934b22d95> (Architecture <asr_11_0_372caaa934b22d95_a>) compiled.
Entity <cntr_11_0_4bb0cbb813922871> compiled.
Entity <cntr_11_0_4bb0cbb813922871> (Architecture <cntr_11_0_4bb0cbb813922871_a>) compiled.
Entity <mlt_11_2_0af49143406018f5> compiled.
Entity <mlt_11_2_0af49143406018f5> (Architecture <mlt_11_2_0af49143406018f5_a>) compiled.
Entity <bmg_33_d9b3e13a04ce0977> compiled.
Entity <bmg_33_d9b3e13a04ce0977> (Architecture <bmg_33_d9b3e13a04ce0977_a>) compiled.
Entity <cntr_11_0_14a789a49ff66b1b> compiled.
Entity <cntr_11_0_14a789a49ff66b1b> (Architecture <cntr_11_0_14a789a49ff66b1b_a>) compiled.
Entity <cntr_11_0_ae406e50e98e0e45> compiled.
Entity <cntr_11_0_ae406e50e98e0e45> (Architecture <cntr_11_0_ae406e50e98e0e45_a>) compiled.
Entity <bmg_33_4c2b84f72036519d> compiled.
Entity <bmg_33_4c2b84f72036519d> (Architecture <bmg_33_4c2b84f72036519d_a>) compiled.
Entity <cntr_11_0_f233f255cb1ca263> compiled.
Entity <cntr_11_0_f233f255cb1ca263> (Architecture <cntr_11_0_f233f255cb1ca263_a>) compiled.
Entity <bmg_33_7de9efda5baafcf4> compiled.
Entity <bmg_33_7de9efda5baafcf4> (Architecture <bmg_33_7de9efda5baafcf4_a>) compiled.
Entity <mlt_11_2_fb712a1e6f4360e8> compiled.
Entity <mlt_11_2_fb712a1e6f4360e8> (Architecture <mlt_11_2_fb712a1e6f4360e8_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_e8aae5d3bb> compiled.
Entity <constant_e8aae5d3bb> (Architecture <behavior>) compiled.
Entity <constant_240f289783> compiled.
Entity <constant_240f289783> (Architecture <behavior>) compiled.
Entity <mux_387191112d> compiled.
Entity <mux_387191112d> (Architecture <behavior>) compiled.
Entity <relational_50d6ab372f> compiled.
Entity <relational_50d6ab372f> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <constant_c50603e098> compiled.
Entity <constant_c50603e098> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <relational_8759749125> compiled.
Entity <relational_8759749125> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <concat_66f3e02bd3> compiled.
Entity <concat_66f3e02bd3> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <reinterpret_573890e1c0> compiled.
Entity <reinterpret_573890e1c0> (Architecture <behavior>) compiled.
Entity <addsub_542df25df6> compiled.
Entity <addsub_542df25df6> (Architecture <behavior>) compiled.
Entity <constant_f5d769813d> compiled.
Entity <constant_f5d769813d> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <reinterpret_6b1adb5d55> compiled.
Entity <reinterpret_6b1adb5d55> (Architecture <behavior>) compiled.
Entity <logical_9d76333483> compiled.
Entity <logical_9d76333483> (Architecture <behavior>) compiled.
Entity <logical_1e8142cab4> compiled.
Entity <logical_1e8142cab4> (Architecture <behavior>) compiled.
Entity <logical_0fa52c7c40> compiled.
Entity <logical_0fa52c7c40> (Architecture <behavior>) compiled.
Entity <constant_f8d41441cb> compiled.
Entity <constant_f8d41441cb> (Architecture <behavior>) compiled.
Entity <constant_7a5a41eeb1> compiled.
Entity <constant_7a5a41eeb1> (Architecture <behavior>) compiled.
Entity <shift_a3d6e8e72f> compiled.
Entity <shift_a3d6e8e72f> (Architecture <behavior>) compiled.
Entity <shift_9c14cd27bd> compiled.
Entity <shift_9c14cd27bd> (Architecture <behavior>) compiled.
Entity <constant_37567836aa> compiled.
Entity <constant_37567836aa> (Architecture <behavior>) compiled.
Entity <logical_f1acd27428> compiled.
Entity <logical_f1acd27428> (Architecture <behavior>) compiled.
Entity <mux_52ae77d946> compiled.
Entity <mux_52ae77d946> (Architecture <behavior>) compiled.
Entity <mux_86a34309e7> compiled.
Entity <mux_86a34309e7> (Architecture <behavior>) compiled.
Entity <constant_79cd191324> compiled.
Entity <constant_79cd191324> (Architecture <behavior>) compiled.
Entity <shift_82822b2849> compiled.
Entity <shift_82822b2849> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <expr_c255d1cf74> compiled.
Entity <expr_c255d1cf74> (Architecture <behavior>) compiled.
Entity <expr_52ec6336d5> compiled.
Entity <expr_52ec6336d5> (Architecture <behavior>) compiled.
Entity <lfsr_49df07576f> compiled.
Entity <lfsr_49df07576f> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <xlmult> compiled.
Entity <xlmult> (Architecture <behavior>) compiled.
Entity <reinterpret_d9988e3d87> compiled.
Entity <reinterpret_d9988e3d87> (Architecture <behavior>) compiled.
Entity <scale_b42effccbc> compiled.
Entity <scale_b42effccbc> (Architecture <behavior>) compiled.
Entity <addsub_4ded11ba54> compiled.
Entity <addsub_4ded11ba54> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <constant_e054d850c5> compiled.
Entity <constant_e054d850c5> (Architecture <behavior>) compiled.
Entity <relational_acb3c05dd0> compiled.
Entity <relational_acb3c05dd0> (Architecture <behavior>) compiled.
Entity <addsub_41967782b8> compiled.
Entity <addsub_41967782b8> (Architecture <behavior>) compiled.
Entity <mux_286b77e019> compiled.
Entity <mux_286b77e019> (Architecture <behavior>) compiled.
Entity <mux_2aa09bfea3> compiled.
Entity <mux_2aa09bfea3> (Architecture <behavior>) compiled.
Entity <bitbasher_a85d9bdfd2> compiled.
Entity <bitbasher_a85d9bdfd2> (Architecture <behavior>) compiled.
Entity <bitbasher_1f3692b5e0> compiled.
Entity <bitbasher_1f3692b5e0> (Architecture <behavior>) compiled.
Entity <logical_e77c53f8bd> compiled.
Entity <logical_e77c53f8bd> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <concat_32afb77cd2> compiled.
Entity <concat_32afb77cd2> (Architecture <behavior>) compiled.
Entity <constant_e3cd42f5d3> compiled.
Entity <constant_e3cd42f5d3> (Architecture <behavior>) compiled.
Entity <constant_571125472d> compiled.
Entity <constant_571125472d> (Architecture <behavior>) compiled.
Entity <mux_acc4af9f66> compiled.
Entity <mux_acc4af9f66> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <relational_c6e139f236> compiled.
Entity <relational_c6e139f236> (Architecture <behavior>) compiled.
Entity <relational_dc801cb463> compiled.
Entity <relational_dc801cb463> (Architecture <behavior>) compiled.
Entity <constant_a803a2dbbb> compiled.
Entity <constant_a803a2dbbb> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <xldpram> compiled.
Entity <xldpram> (Architecture <behavior>) compiled.
Entity <reinterpret_d109c65ff6> compiled.
Entity <reinterpret_d109c65ff6> (Architecture <behavior>) compiled.
Entity <xladdrsr> compiled.
Entity <xladdrsr> (Architecture <behavior>) compiled.
Entity <constant_91ef1678ca> compiled.
Entity <constant_91ef1678ca> (Architecture <behavior>) compiled.
Entity <mux_81f00cece7> compiled.
Entity <mux_81f00cece7> (Architecture <behavior>) compiled.
Entity <bitbasher_0b7a692256> compiled.
Entity <bitbasher_0b7a692256> (Architecture <behavior>) compiled.
Entity <bitbasher_980b18e5c5> compiled.
Entity <bitbasher_980b18e5c5> (Architecture <behavior>) compiled.
Entity <addsub_5a49cc39ae> compiled.
Entity <addsub_5a49cc39ae> (Architecture <behavior>) compiled.
Entity <counter_f58b46c4b5> compiled.
Entity <counter_f58b46c4b5> (Architecture <behavior>) compiled.
Entity <mux_2af8d8c05a> compiled.
Entity <mux_2af8d8c05a> (Architecture <behavior>) compiled.
Entity <negate_c4f0d4a411> compiled.
Entity <negate_c4f0d4a411> (Architecture <behavior>) compiled.
Entity <constant_c93990e9d7> compiled.
Entity <constant_c93990e9d7> (Architecture <behavior>) compiled.
Entity <relational_b293ef57c5> compiled.
Entity <relational_b293ef57c5> (Architecture <behavior>) compiled.
Entity <constant_7c91b1b314> compiled.
Entity <constant_7c91b1b314> (Architecture <behavior>) compiled.
Entity <constant_fd28b32bf8> compiled.
Entity <constant_fd28b32bf8> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <relational_d36fe12c1c> compiled.
Entity <relational_d36fe12c1c> (Architecture <behavior>) compiled.
Entity <mux_9447359c10> compiled.
Entity <mux_9447359c10> (Architecture <behavior>) compiled.
Entity <delay_895cbeca91> compiled.
Entity <delay_895cbeca91> (Architecture <behavior>) compiled.
Entity <delay_76b1f8d588> compiled.
Entity <delay_76b1f8d588> (Architecture <behavior>) compiled.
Entity <delay_0341f7be44> compiled.
Entity <delay_0341f7be44> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <concat_bbc53d9757> compiled.
Entity <concat_bbc53d9757> (Architecture <behavior>) compiled.
Entity <concat_364e99894a> compiled.
Entity <concat_364e99894a> (Architecture <behavior>) compiled.
Entity <counter_9b03e3d644> compiled.
Entity <counter_9b03e3d644> (Architecture <behavior>) compiled.
Entity <delay_479574aa10> compiled.
Entity <delay_479574aa10> (Architecture <behavior>) compiled.
Entity <delay_dc6e12a537> compiled.
Entity <delay_dc6e12a537> (Architecture <behavior>) compiled.
Entity <delay_c53de546ea> compiled.
Entity <delay_c53de546ea> (Architecture <behavior>) compiled.
Entity <mux_340b095e64> compiled.
Entity <mux_340b095e64> (Architecture <behavior>) compiled.
Entity <concat_8e53793314> compiled.
Entity <concat_8e53793314> (Architecture <behavior>) compiled.
Entity <reinterpret_d51df7ac30> compiled.
Entity <reinterpret_d51df7ac30> (Architecture <behavior>) compiled.
Entity <logical_dfe2dded7f> compiled.
Entity <logical_dfe2dded7f> (Architecture <behavior>) compiled.
Entity <bitbasher_5b1e76c782> compiled.
Entity <bitbasher_5b1e76c782> (Architecture <behavior>) compiled.
Entity <mux_bfab03038f> compiled.
Entity <mux_bfab03038f> (Architecture <behavior>) compiled.
Entity <addsub_ae6966ed1c> compiled.
Entity <addsub_ae6966ed1c> (Architecture <behavior>) compiled.
Entity <addsub_b6f2d3b6eb> compiled.
Entity <addsub_b6f2d3b6eb> (Architecture <behavior>) compiled.
Entity <addsub_8ebe8fc34c> compiled.
Entity <addsub_8ebe8fc34c> (Architecture <behavior>) compiled.
Entity <xladdsub> compiled.
Entity <xladdsub> (Architecture <behavior>) compiled.
Entity <concat_a1e126f11c> compiled.
Entity <concat_a1e126f11c> (Architecture <behavior>) compiled.
Entity <constant_b895d092a0> compiled.
Entity <constant_b895d092a0> (Architecture <behavior>) compiled.
Entity <constant_ebdfb0074f> compiled.
Entity <constant_ebdfb0074f> (Architecture <behavior>) compiled.
Entity <mux_d99e59b6d4> compiled.
Entity <mux_d99e59b6d4> (Architecture <behavior>) compiled.
Entity <mux_9729608ba4> compiled.
Entity <mux_9729608ba4> (Architecture <behavior>) compiled.
Entity <mux_472286caed> compiled.
Entity <mux_472286caed> (Architecture <behavior>) compiled.
Entity <relational_dac42e2d5f> compiled.
Entity <relational_dac42e2d5f> (Architecture <behavior>) compiled.
Entity <relational_97c9d52516> compiled.
Entity <relational_97c9d52516> (Architecture <behavior>) compiled.
Entity <pfb_core> compiled.
Entity <fft_1024ch_core> compiled.
Entity <sat_entity_8369f531c7> compiled.
Entity <sat_entity_8369f531c7> (Architecture <structural>) compiled.
Entity <adc_s_entity_e3597423e7> compiled.
Entity <adc_s_entity_e3597423e7> (Architecture <structural>) compiled.
Entity <posedge_entity_7ef8015cc7> compiled.
Entity <posedge_entity_7ef8015cc7> (Architecture <structural>) compiled.
Entity <pulse_ext1_entity_adac66eb3d> compiled.
Entity <pulse_ext1_entity_adac66eb3d> (Architecture <structural>) compiled.
Entity <sync_entity_ac6883115c> compiled.
Entity <sync_entity_ac6883115c> (Architecture <structural>) compiled.
Entity <convert_entity_e0e37c2708> compiled.
Entity <convert_entity_e0e37c2708> (Architecture <structural>) compiled.
Entity <output_entity_3c5ce915bc> compiled.
Entity <output_entity_3c5ce915bc> (Architecture <structural>) compiled.
Entity <tt800_engine_entity_8eab8aba54> compiled.
Entity <tt800_engine_entity_8eab8aba54> (Architecture <structural>) compiled.
Entity <bootstrap_entity_ec94e2f673> compiled.
Entity <bootstrap_entity_ec94e2f673> (Architecture <structural>) compiled.
Entity <p24_extender_entity_d881a7e573> compiled.
Entity <p24_extender_entity_d881a7e573> (Architecture <structural>) compiled.
Entity <r_edge_detect_entity_d2d38b3264> compiled.
Entity <r_edge_detect_entity_d2d38b3264> (Architecture <structural>) compiled.
Entity <tt800_seed_gen_entity_9e38b6b8ee> compiled.
Entity <tt800_seed_gen_entity_9e38b6b8ee> (Architecture <structural>) compiled.
Entity <tt800_uprng_entity_5ddb2422ae> compiled.
Entity <tt800_uprng_entity_5ddb2422ae> (Architecture <structural>) compiled.
Entity <sincos_entity_b4f4e7b6b8> compiled.
Entity <sincos_entity_b4f4e7b6b8> (Architecture <structural>) compiled.
Entity <u2n_entity_7a3f6ed825> compiled.
Entity <u2n_entity_7a3f6ed825> (Architecture <structural>) compiled.
Entity <wgn_entity_61d53da098> compiled.
Entity <wgn_entity_61d53da098> (Architecture <structural>) compiled.
Entity <noise0_entity_eafca60d7f> compiled.
Entity <noise0_entity_eafca60d7f> (Architecture <structural>) compiled.
Entity <wgns_entity_1ab29848d8> compiled.
Entity <wgns_entity_1ab29848d8> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_73baf3c539> compiled.
Entity <c_to_ri_entity_73baf3c539> (Architecture <structural>) compiled.
Entity <cmult_4bit_em_entity_8559f8a73e> compiled.
Entity <cmult_4bit_em_entity_8559f8a73e> (Architecture <structural>) compiled.
Entity <real_entity_bff11737b3> compiled.
Entity <real_entity_bff11737b3> (Architecture <structural>) compiled.
Entity <delay_bram_entity_e0877c919e> compiled.
Entity <delay_bram_entity_e0877c919e> (Architecture <structural>) compiled.
Entity <pulse_ext_entity_6bd1940d33> compiled.
Entity <pulse_ext_entity_6bd1940d33> (Architecture <structural>) compiled.
Entity <simple_bram_vacc_entity_4ba107ba2e> compiled.
Entity <simple_bram_vacc_entity_4ba107ba2e> (Architecture <structural>) compiled.
Entity <aa_entity_1973c2cd86> compiled.
Entity <aa_entity_1973c2cd86> (Architecture <structural>) compiled.
Entity <acc_num_entity_fa3a1745e9> compiled.
Entity <acc_num_entity_fa3a1745e9> (Architecture <structural>) compiled.
Entity <adc0_3_entity_7e8f06c2ce> compiled.
Entity <adc0_3_entity_7e8f06c2ce> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_8e86ad8b2b> compiled.
Entity <barrel_switcher_entity_8e86ad8b2b> (Architecture <structural>) compiled.
Entity <delay_entity_676f70a8c2> compiled.
Entity <delay_entity_676f70a8c2> (Architecture <structural>) compiled.
Entity <edge_entity_c43d5671fa> compiled.
Entity <edge_entity_c43d5671fa> (Architecture <structural>) compiled.
Entity <round1_entity_d9ee8b94b2> compiled.
Entity <round1_entity_d9ee8b94b2> (Architecture <structural>) compiled.
Entity <eq_fft0_entity_a3cb66ad46> compiled.
Entity <eq_fft0_entity_a3cb66ad46> (Architecture <structural>) compiled.
Entity <eq_fft1_entity_2fb49e7f53> compiled.
Entity <eq_fft1_entity_2fb49e7f53> (Architecture <structural>) compiled.
Entity <fft_pol02_imag_entity_ad530b1eb1> compiled.
Entity <fft_pol02_imag_entity_ad530b1eb1> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_2f60b4c116> compiled.
Entity <freeze_cntr_entity_2f60b4c116> (Architecture <structural>) compiled.
Entity <muxin0_entity_4d9ac5c75c> compiled.
Entity <muxin0_entity_4d9ac5c75c> (Architecture <structural>) compiled.
Entity <input_mux_entity_19565016bf> compiled.
Entity <input_mux_entity_19565016bf> (Architecture <structural>) compiled.
Entity <insel_entity_817c09d0fc> compiled.
Entity <insel_entity_817c09d0fc> (Architecture <structural>) compiled.
Entity <led_entity_e51bf9b3ac> compiled.
Entity <led_entity_e51bf9b3ac> (Architecture <structural>) compiled.
Entity <delay_bram_prog_dp1_entity_19442d33d6> compiled.
Entity <delay_bram_prog_dp1_entity_19442d33d6> (Architecture <structural>) compiled.
Entity <not_or_not_entity_8c5e725a77> compiled.
Entity <not_or_not_entity_8c5e725a77> (Architecture <structural>) compiled.
Entity <pulse_ext_entity_96c76881de> compiled.
Entity <pulse_ext_entity_96c76881de> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_a5116b47ef> compiled.
Entity <sync_delay_en_entity_a5116b47ef> (Architecture <structural>) compiled.
Entity <reorder_entity_f8fbd5db9c> compiled.
Entity <reorder_entity_f8fbd5db9c> (Architecture <structural>) compiled.
Entity <reordering_entity_6e66868728> compiled.
Entity <reordering_entity_6e66868728> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_2ec260a7f5> compiled.
Entity <ri_to_c_entity_2ec260a7f5> (Architecture <structural>) compiled.
Entity <edge_detect_entity_6821065629> compiled.
Entity <edge_detect_entity_6821065629> (Architecture <structural>) compiled.
Entity <armed_trigger_entity_1fb1ab39b9> compiled.
Entity <armed_trigger_entity_1fb1ab39b9> (Architecture <structural>) compiled.
Entity <seed_entity_e693ee19e1> compiled.
Entity <seed_entity_e693ee19e1> (Architecture <structural>) compiled.
Entity <codes_entity_9fb2d05802> compiled.
Entity <codes_entity_9fb2d05802> (Architecture <structural>) compiled.
Entity <walsh1_entity_32c05d9875> compiled.
Entity <walsh1_entity_32c05d9875> (Architecture <structural>) compiled.
Entity <walsh_entity_6332507c5f> compiled.
Entity <walsh_entity_6332507c5f> (Architecture <structural>) compiled.
Entity <cmult_4bit_em_entity_a9772c0a44> compiled.
Entity <cmult_4bit_em_entity_a9772c0a44> (Architecture <structural>) compiled.
Entity <real_entity_1be9511e3a> compiled.
Entity <real_entity_1be9511e3a> (Architecture <structural>) compiled.
Entity <delay_bram_entity_8b007fed00> compiled.
Entity <delay_bram_entity_8b007fed00> (Architecture <structural>) compiled.
Entity <simple_bram_vacc_entity_a571cb392d> compiled.
Entity <simple_bram_vacc_entity_a571cb392d> (Architecture <structural>) compiled.
Entity <aa_entity_83d96afb65> compiled.
Entity <aa_entity_83d96afb65> (Architecture <structural>) compiled.
Entity <cmult_4bit_em_entity_c19d33fb0f> compiled.
Entity <cmult_4bit_em_entity_c19d33fb0f> (Architecture <structural>) compiled.
Entity <ab_entity_0c1a63c33c> compiled.
Entity <ab_entity_0c1a63c33c> (Architecture <structural>) compiled.
Entity <xengine8_muxed_entity_cac8d4c9c9> compiled.
Entity <xengine8_muxed_entity_cac8d4c9c9> (Architecture <structural>) compiled.
Entity <rpoco8_testbench_v11> compiled.
Entity <rpoco8_testbench_v11> (Architecture <structural>) compiled.
Compiling vhdl file "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <rpoco8_testbench_v11_cw> compiled.
Entity <rpoco8_testbench_v11_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rpoco8_testbench_v11_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <default_clock_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <rpoco8_testbench_v11> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <aa_entity_1973c2cd86> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <acc_num_entity_fa3a1745e9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc0_3_entity_7e8f06c2ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_s_entity_e3597423e7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xladdsub> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 32
	b_arith = 1
	b_bin_pt = 0
	b_width = 32
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 33
	core_name0 = "addsb_11_0_99837fc802519273"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 33
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 33

Analyzing hierarchy for entity <barrel_switcher_entity_8e86ad8b2b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_73baf3c539> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b895d092a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ebdfb0074f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_f233f255cb1ca263"
	op_arith = 1
	op_width = 27

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_87d335e994d59139"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <delay_c53de546ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_entity_676f70a8c2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <edge_entity_c43d5671fa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_fft0_entity_a3cb66ad46> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq_fft1_entity_2fb49e7f53> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_pol02_imag_entity_ad530b1eb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <freeze_cntr_entity_2f60b4c116> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <input_mux_entity_19565016bf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <insel_entity_817c09d0fc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <led_entity_e51bf9b3ac> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_d99e59b6d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_9729608ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_472286caed> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <not_or_not_entity_8c5e725a77> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext_entity_96c76881de> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dac42e2d5f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_97c9d52516> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reordering_entity_6e66868728> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_2ec260a7f5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <seed_entity_e693ee19e1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 16
	x_width = 32
	y_width = 17

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 30
	new_msb = 31
	x_width = 32
	y_width = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 25
	x_width = 32
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 31
	new_msb = 31
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 1
	x_width = 32
	y_width = 2

Analyzing hierarchy for entity <sync_entity_ac6883115c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <walsh_entity_6332507c5f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <wgns_entity_1ab29848d8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xengine8_muxed_entity_cac8d4c9c9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <cmult_4bit_em_entity_8559f8a73e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <real_entity_bff11737b3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <simple_bram_vacc_entity_4ba107ba2e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <sat_entity_8369f531c7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 2

Analyzing hierarchy for entity <mux_2aa09bfea3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <bitbasher_a85d9bdfd2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_1f3692b5e0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <logical_e77c53f8bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a803a2dbbb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldpram> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 17
	c_width_b = 17
	core_name0 = "bmg_33_0bdc6c125e0742ca"
	latency = 2

Analyzing hierarchy for entity <reinterpret_d109c65ff6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <round1_entity_d9ee8b94b2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 10
	x_width = 11
	y_width = 6

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_29076546cca80226"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 12
	y_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 11
	x_width = 12
	y_width = 1

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <muxin0_entity_4d9ac5c75c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bitbasher_0b7a692256> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_980b18e5c5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <delay_bram_prog_dp1_entity_19442d33d6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_2af8d8c05a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_c4f0d4a411> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_c93990e9d7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_86f7251946088efb"
	op_arith = 1
	op_width = 23

Analyzing hierarchy for entity <posedge_entity_7ef8015cc7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_b293ef57c5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_bbc53d9757> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_364e99894a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <counter_9b03e3d644> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_479574aa10> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_dc6e12a537> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_c53de546ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_340b095e64> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_entity_f8fbd5db9c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 36
	new_msb = 71
	x_width = 144
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 35
	x_width = 144
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 108
	new_msb = 143
	x_width = 144
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 72
	new_msb = 107
	x_width = 144
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 72
	new_msb = 143
	x_width = 144
	y_width = 72

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 71
	x_width = 144
	y_width = 72

Analyzing hierarchy for entity <concat_8e53793314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <armed_trigger_entity_1fb1ab39b9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bitbasher_5b1e76c782> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext1_entity_adac66eb3d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <codes_entity_9fb2d05802> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_05e2750227d8d748"
	op_arith = 1
	op_width = 28

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <mux_bfab03038f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 27
	x_width = 28
	y_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 2
	x_width = 32
	y_width = 3

Analyzing hierarchy for entity <walsh1_entity_32c05d9875> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <noise0_entity_eafca60d7f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <aa_entity_83d96afb65> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ab_entity_0c1a63c33c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <xlmult> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_22d57f485ffd805c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 34
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_4ded11ba54> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 31
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 31
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_41967782b8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_bram_entity_e0877c919e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_286b77e019> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext_entity_6bd1940d33> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <constant_e8aae5d3bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_240f289783> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_387191112d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_50d6ab372f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_32afb77cd2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_571125472d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e3cd42f5d3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 24
	din_width = 35
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xlmult> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 1
	b_bin_pt = 7
	b_width = 17
	c_a_type = 0
	c_a_width = 18
	c_b_type = 1
	c_b_width = 17
	c_baat = 18
	c_output_width = 35
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_4ed06302eba93f8e"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 24
	p_width = 35
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <mux_acc4af9f66> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_c6e139f236> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc801cb463> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <xladdrsr> in library <work> (architecture <behavior>) with generics.
	addr_arith = 1
	addr_bin_pt = 0
	addr_width = 4
	core_addr_width = 4
	core_name0 = "asr_11_0_372caaa934b22d95"
	d_arith = 2
	d_bin_pt = 7
	d_width = 8
	en_arith = 1
	en_bin_pt = 2
	en_width = 5
	q_arith = 2
	q_bin_pt = 7
	q_width = 8

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_81f00cece7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_5a49cc39ae> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldpram> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 1
	c_width_b = 1
	core_name0 = "bmg_33_5855b709c81b1172"
	latency = 4

Analyzing hierarchy for entity <counter_f58b46c4b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 144
	core_name0 = "bmg_33_ea3aeec639126d38"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 22527
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_4bb0cbb813922871"
	count_limited = 1
	op_arith = 1
	op_width = 15

Analyzing hierarchy for entity <delay_895cbeca91> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 144

Analyzing hierarchy for entity <delay_76b1f8d588> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0341f7be44> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 11
	c_address_width = 11
	c_width = 11
	core_name0 = "dmg_43_02dd3a157d80ae94"
	latency = 0

Analyzing hierarchy for entity <mux_9447359c10> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 14
	x_width = 15
	y_width = 4

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 15
	y_width = 11

Analyzing hierarchy for entity <sync_delay_en_entity_a5116b47ef> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "1"

Analyzing hierarchy for entity <edge_detect_entity_6821065629> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_c50603e098> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <posedge_entity_7ef8015cc7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_8759749125> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <convert_entity_e0e37c2708> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_d9988e3d87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_b42effccbc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <wgn_entity_61d53da098> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_73baf3c539> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmult_4bit_em_entity_a9772c0a44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 16
	latency = 0
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <real_entity_1be9511e3a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <simple_bram_vacc_entity_a571cb392d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmult_4bit_em_entity_c19d33fb0f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 31
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 31
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2043
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	count_limited = 1
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 32
	core_name0 = "bmg_33_d9b3e13a04ce0977"
	latency = 1

Analyzing hierarchy for entity <constant_e054d850c5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_29076546cca80226"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <relational_acb3c05dd0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 24
	din_width = 35
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 144

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <constant_fd28b32bf8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7c91b1b314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_14a789a49ff66b1b"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d36fe12c1c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <logical_dfe2dded7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <addsub_542df25df6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_f5d769813d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 16
	x_width = 17
	y_width = 1

Analyzing hierarchy for entity <concat_66f3e02bd3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_6b1adb5d55> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_573890e1c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_9d76333483> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <tt800_uprng_entity_5ddb2422ae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <u2n_entity_7a3f6ed825> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlmult> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 15
	a_width = 16
	b_arith = 2
	b_bin_pt = 15
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_0af49143406018f5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 30
	p_width = 32
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_ae6966ed1c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 16
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 30
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_b6f2d3b6eb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_bram_entity_8b007fed00> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_286b77e019> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext_entity_6bd1940d33> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_8ebe8fc34c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 144

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <tt800_engine_entity_8eab8aba54> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <tt800_seed_gen_entity_9e38b6b8ee> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 32
	y_width = 11

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 9
	core_name0 = "bmg_33_4c2b84f72036519d"
	latency = 1

Analyzing hierarchy for entity <xlmult> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 7
	a_width = 9
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 1
	c_a_width = 9
	c_b_type = 0
	c_b_width = 8
	c_baat = 9
	c_output_width = 17
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_fb712a1e6f4360e8"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <sincos_entity_b4f4e7b6b8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 31
	x_width = 32
	y_width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 30
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 2043
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	count_limited = 1
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 32
	core_name0 = "bmg_33_d9b3e13a04ce0977"
	latency = 1

Analyzing hierarchy for entity <constant_e054d850c5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_29076546cca80226"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <posedge_entity_7ef8015cc7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_acb3c05dd0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <constant_79cd191324> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <logical_f1acd27428> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <mux_52ae77d946> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_86a34309e7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <output_entity_3c5ce915bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <shift_82822b2849> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 15
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <bootstrap_entity_ec94e2f673> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <expr_52ec6336d5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <lfsr_49df07576f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <p24_extender_entity_d881a7e573> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r_edge_detect_entity_d2d38b3264> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_33_e4cac21e8ed012aa"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_33_7de9efda5baafcf4"
	latency = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <constant_f8d41441cb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7a5a41eeb1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 32

Analyzing hierarchy for entity <logical_1e8142cab4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_0fa52c7c40> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_a3d6e8e72f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_9c14cd27bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 15
	width = 32

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 25
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 24
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <expr_c255d1cf74> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 15
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 25
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 24
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rpoco8_testbench_v11_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x268>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <rpoco8_testbench_v11_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <rpoco8_testbench_v11_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <rpoco8_testbench_v11_cw>.
Entity <rpoco8_testbench_v11_cw> analyzed. Unit <rpoco8_testbench_v11_cw> generated.

Analyzing Entity <default_clock_driver> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11_cw.vhd" line 340: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <default_clock_driver> analyzed. Unit <default_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4127: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <rpoco8_testbench_v11> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19647: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19647: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19647: Unconnected output port 'c_out' of component 'xladdsub'.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19807: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19807: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19807: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19822: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19822: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19822: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19837: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19837: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19837: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19974: Instantiating black box module <fft_1024ch_core>.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 19990: Instantiating black box module <fft_1024ch_core>.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 20206: Instantiating black box module <pfb_core>.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 20216: Instantiating black box module <pfb_core>.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 20226: Instantiating black box module <pfb_core>.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 20236: Instantiating black box module <pfb_core>.
Entity <rpoco8_testbench_v11> analyzed. Unit <rpoco8_testbench_v11> generated.

Analyzing Entity <aa_entity_1973c2cd86> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12888: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12888: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12888: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <aa_entity_1973c2cd86> analyzed. Unit <aa_entity_1973c2cd86> generated.

Analyzing Entity <cmult_4bit_em_entity_8559f8a73e> in library <work> (Architecture <structural>).
Entity <cmult_4bit_em_entity_8559f8a73e> analyzed. Unit <cmult_4bit_em_entity_8559f8a73e> generated.

Analyzing generic Entity <xlmult.1> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 2
	b_bin_pt = 17
	b_width = 18
	c_a_type = 0
	c_a_width = 18
	c_b_type = 0
	c_b_width = 18
	c_baat = 18
	c_output_width = 36
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_22d57f485ffd805c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 34
	p_width = 36
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlmult.1>.
Entity <xlmult.1> analyzed. Unit <xlmult.1> generated.

Analyzing Entity <addsub_4ded11ba54> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_4ded11ba54> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_4ded11ba54> analyzed. Unit <addsub_4ded11ba54> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4127: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4137: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4127: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <real_entity_bff11737b3> in library <work> (Architecture <structural>).
Entity <real_entity_bff11737b3> analyzed. Unit <real_entity_bff11737b3> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 31
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 31
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 31
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 31
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing Entity <simple_bram_vacc_entity_4ba107ba2e> in library <work> (Architecture <structural>).
Entity <simple_bram_vacc_entity_4ba107ba2e> analyzed. Unit <simple_bram_vacc_entity_4ba107ba2e> generated.

Analyzing Entity <addsub_41967782b8> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_41967782b8> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_41967782b8> analyzed. Unit <addsub_41967782b8> generated.

Analyzing Entity <constant_37567836aa> in library <work> (Architecture <behavior>).
Entity <constant_37567836aa> analyzed. Unit <constant_37567836aa> generated.

Analyzing Entity <delay_bram_entity_e0877c919e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12625: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_e0877c919e> analyzed. Unit <delay_bram_entity_e0877c919e> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 2043
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_ae406e50e98e0e45"
	count_limited = 1
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 32
	core_name0 = "bmg_33_d9b3e13a04ce0977"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing Entity <mux_286b77e019> in library <work> (Architecture <behavior>).
Entity <mux_286b77e019> analyzed. Unit <mux_286b77e019> generated.

Analyzing Entity <pulse_ext_entity_6bd1940d33> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12702: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12702: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 12702: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext_entity_6bd1940d33> analyzed. Unit <pulse_ext_entity_6bd1940d33> generated.

Analyzing Entity <constant_e054d850c5> in library <work> (Architecture <behavior>).
Entity <constant_e054d850c5> analyzed. Unit <constant_e054d850c5> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_29076546cca80226"
	op_arith = 1
	op_width = 12
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing Entity <posedge_entity_7ef8015cc7> in library <work> (Architecture <structural>).
Entity <posedge_entity_7ef8015cc7> analyzed. Unit <posedge_entity_7ef8015cc7> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <relational_acb3c05dd0> in library <work> (Architecture <behavior>).
Entity <relational_acb3c05dd0> analyzed. Unit <relational_acb3c05dd0> generated.

Analyzing Entity <acc_num_entity_fa3a1745e9> in library <work> (Architecture <structural>).
Entity <acc_num_entity_fa3a1745e9> analyzed. Unit <acc_num_entity_fa3a1745e9> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing Entity <adc0_3_entity_7e8f06c2ce> in library <work> (Architecture <structural>).
Entity <adc0_3_entity_7e8f06c2ce> analyzed. Unit <adc0_3_entity_7e8f06c2ce> generated.

Analyzing Entity <adc_s_entity_e3597423e7> in library <work> (Architecture <structural>).
Entity <adc_s_entity_e3597423e7> analyzed. Unit <adc_s_entity_e3597423e7> generated.

Analyzing Entity <sat_entity_8369f531c7> in library <work> (Architecture <structural>).
Entity <sat_entity_8369f531c7> analyzed. Unit <sat_entity_8369f531c7> generated.

Analyzing Entity <constant_e8aae5d3bb> in library <work> (Architecture <behavior>).
Entity <constant_e8aae5d3bb> analyzed. Unit <constant_e8aae5d3bb> generated.

Analyzing Entity <constant_240f289783> in library <work> (Architecture <behavior>).
Entity <constant_240f289783> analyzed. Unit <constant_240f289783> generated.

Analyzing Entity <mux_387191112d> in library <work> (Architecture <behavior>).
Entity <mux_387191112d> analyzed. Unit <mux_387191112d> generated.

Analyzing Entity <relational_50d6ab372f> in library <work> (Architecture <behavior>).
Entity <relational_50d6ab372f> analyzed. Unit <relational_50d6ab372f> generated.

Analyzing generic Entity <xladdsub> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 32
	b_arith = 1
	b_bin_pt = 0
	b_width = 32
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 33
	core_name0 = "addsb_11_0_99837fc802519273"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 33
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 33
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xladdsub>.
Entity <xladdsub> analyzed. Unit <xladdsub> generated.

Analyzing Entity <barrel_switcher_entity_8e86ad8b2b> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_8e86ad8b2b> analyzed. Unit <barrel_switcher_entity_8e86ad8b2b> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 2
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing Entity <mux_2aa09bfea3> in library <work> (Architecture <behavior>).
Entity <mux_2aa09bfea3> analyzed. Unit <mux_2aa09bfea3> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing Entity <c_to_ri_entity_73baf3c539> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_73baf3c539> analyzed. Unit <c_to_ri_entity_73baf3c539> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing Entity <concat_a1e126f11c> in library <work> (Architecture <behavior>).
Entity <concat_a1e126f11c> analyzed. Unit <concat_a1e126f11c> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <constant_b895d092a0> in library <work> (Architecture <behavior>).
Entity <constant_b895d092a0> analyzed. Unit <constant_b895d092a0> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <constant_ebdfb0074f> in library <work> (Architecture <behavior>).
Entity <constant_ebdfb0074f> analyzed. Unit <constant_ebdfb0074f> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_f233f255cb1ca263"
	op_arith = 1
	op_width = 27
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_87d335e994d59139"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 32
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 32
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 32
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <delay_c53de546ea> in library <work> (Architecture <behavior>).
Entity <delay_c53de546ea> analyzed. Unit <delay_c53de546ea> generated.

Analyzing Entity <delay_entity_676f70a8c2> in library <work> (Architecture <structural>).
Entity <delay_entity_676f70a8c2> analyzed. Unit <delay_entity_676f70a8c2> generated.

Analyzing Entity <bitbasher_a85d9bdfd2> in library <work> (Architecture <behavior>).
Entity <bitbasher_a85d9bdfd2> analyzed. Unit <bitbasher_a85d9bdfd2> generated.

Analyzing Entity <bitbasher_1f3692b5e0> in library <work> (Architecture <behavior>).
Entity <bitbasher_1f3692b5e0> analyzed. Unit <bitbasher_1f3692b5e0> generated.

Analyzing Entity <edge_entity_c43d5671fa> in library <work> (Architecture <structural>).
Entity <edge_entity_c43d5671fa> analyzed. Unit <edge_entity_c43d5671fa> generated.

Analyzing Entity <logical_e77c53f8bd> in library <work> (Architecture <behavior>).
Entity <logical_e77c53f8bd> analyzed. Unit <logical_e77c53f8bd> generated.

Analyzing Entity <eq_fft0_entity_a3cb66ad46> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13832: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13832: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13832: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13875: Unconnected output port 'doutb' of component 'xldpram'.
Entity <eq_fft0_entity_a3cb66ad46> analyzed. Unit <eq_fft0_entity_a3cb66ad46> generated.

Analyzing Entity <constant_a803a2dbbb> in library <work> (Architecture <behavior>).
Entity <constant_a803a2dbbb> analyzed. Unit <constant_a803a2dbbb> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 36
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	width = 1
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldpram.1> in library <work> (Architecture <behavior>).
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 17
	c_width_b = 17
	core_name0 = "bmg_33_0bdc6c125e0742ca"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xldpram.1>.
Entity <xldpram.1> analyzed. Unit <xldpram.1> generated.

Analyzing Entity <reinterpret_d109c65ff6> in library <work> (Architecture <behavior>).
Entity <reinterpret_d109c65ff6> analyzed. Unit <reinterpret_d109c65ff6> generated.

Analyzing Entity <round1_entity_d9ee8b94b2> in library <work> (Architecture <structural>).
Entity <round1_entity_d9ee8b94b2> analyzed. Unit <round1_entity_d9ee8b94b2> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <concat_32afb77cd2> in library <work> (Architecture <behavior>).
Entity <concat_32afb77cd2> analyzed. Unit <concat_32afb77cd2> generated.

Analyzing Entity <constant_571125472d> in library <work> (Architecture <behavior>).
Entity <constant_571125472d> analyzed. Unit <constant_571125472d> generated.

Analyzing Entity <constant_e3cd42f5d3> in library <work> (Architecture <behavior>).
Entity <constant_e3cd42f5d3> analyzed. Unit <constant_e3cd42f5d3> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 24
	din_width = 35
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 24
	din_width = 35
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	overflow = 1
	quantization = 3
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing generic Entity <xlmult.2> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 17
	a_width = 18
	b_arith = 1
	b_bin_pt = 7
	b_width = 17
	c_a_type = 0
	c_a_width = 18
	c_b_type = 1
	c_b_width = 17
	c_baat = 18
	c_output_width = 35
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_4ed06302eba93f8e"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 24
	p_width = 35
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlmult.2>.
Entity <xlmult.2> analyzed. Unit <xlmult.2> generated.

Analyzing Entity <mux_acc4af9f66> in library <work> (Architecture <behavior>).
Entity <mux_acc4af9f66> analyzed. Unit <mux_acc4af9f66> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing Entity <relational_c6e139f236> in library <work> (Architecture <behavior>).
Entity <relational_c6e139f236> analyzed. Unit <relational_c6e139f236> generated.

Analyzing Entity <relational_dc801cb463> in library <work> (Architecture <behavior>).
Entity <relational_dc801cb463> analyzed. Unit <relational_dc801cb463> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 10
	x_width = 11
	y_width = 6
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing Entity <eq_fft1_entity_2fb49e7f53> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13995: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13995: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 13995: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 14024: Unconnected output port 'doutb' of component 'xldpram'.
Entity <eq_fft1_entity_2fb49e7f53> analyzed. Unit <eq_fft1_entity_2fb49e7f53> generated.

Analyzing Entity <fft_pol02_imag_entity_ad530b1eb1> in library <work> (Architecture <structural>).
Entity <fft_pol02_imag_entity_ad530b1eb1> analyzed. Unit <fft_pol02_imag_entity_ad530b1eb1> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <freeze_cntr_entity_2f60b4c116> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 14217: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 14217: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 14217: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <freeze_cntr_entity_2f60b4c116> analyzed. Unit <freeze_cntr_entity_2f60b4c116> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 12
	y_width = 11
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 11
	x_width = 12
	y_width = 1
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing Entity <input_mux_entity_19565016bf> in library <work> (Architecture <structural>).
Entity <input_mux_entity_19565016bf> analyzed. Unit <input_mux_entity_19565016bf> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 1
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing Entity <muxin0_entity_4d9ac5c75c> in library <work> (Architecture <structural>).
Entity <muxin0_entity_4d9ac5c75c> analyzed. Unit <muxin0_entity_4d9ac5c75c> generated.

Analyzing generic Entity <xladdrsr> in library <work> (Architecture <behavior>).
	addr_arith = 1
	addr_bin_pt = 0
	addr_width = 4
	core_addr_width = 4
	core_name0 = "asr_11_0_372caaa934b22d95"
	d_arith = 2
	d_bin_pt = 7
	d_width = 8
	en_arith = 1
	en_bin_pt = 2
	en_width = 5
	q_arith = 2
	q_bin_pt = 7
	q_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xladdrsr>.
Entity <xladdrsr> analyzed. Unit <xladdrsr> generated.

Analyzing Entity <constant_91ef1678ca> in library <work> (Architecture <behavior>).
Entity <constant_91ef1678ca> analyzed. Unit <constant_91ef1678ca> generated.

Analyzing Entity <mux_81f00cece7> in library <work> (Architecture <behavior>).
Entity <mux_81f00cece7> analyzed. Unit <mux_81f00cece7> generated.

Analyzing Entity <insel_entity_817c09d0fc> in library <work> (Architecture <structural>).
Entity <insel_entity_817c09d0fc> analyzed. Unit <insel_entity_817c09d0fc> generated.

Analyzing Entity <bitbasher_0b7a692256> in library <work> (Architecture <behavior>).
Entity <bitbasher_0b7a692256> analyzed. Unit <bitbasher_0b7a692256> generated.

Analyzing Entity <bitbasher_980b18e5c5> in library <work> (Architecture <behavior>).
Entity <bitbasher_980b18e5c5> analyzed. Unit <bitbasher_980b18e5c5> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <led_entity_e51bf9b3ac> in library <work> (Architecture <structural>).
Entity <led_entity_e51bf9b3ac> analyzed. Unit <led_entity_e51bf9b3ac> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing Entity <mux_d99e59b6d4> in library <work> (Architecture <behavior>).
Entity <mux_d99e59b6d4> analyzed. Unit <mux_d99e59b6d4> generated.

Analyzing Entity <mux_9729608ba4> in library <work> (Architecture <behavior>).
Entity <mux_9729608ba4> analyzed. Unit <mux_9729608ba4> generated.

Analyzing Entity <mux_472286caed> in library <work> (Architecture <behavior>).
Entity <mux_472286caed> analyzed. Unit <mux_472286caed> generated.

Analyzing Entity <not_or_not_entity_8c5e725a77> in library <work> (Architecture <structural>).
Entity <not_or_not_entity_8c5e725a77> analyzed. Unit <not_or_not_entity_8c5e725a77> generated.

Analyzing Entity <delay_bram_prog_dp1_entity_19442d33d6> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 14810: Unconnected output port 'douta' of component 'xldpram'.
Entity <delay_bram_prog_dp1_entity_19442d33d6> analyzed. Unit <delay_bram_prog_dp1_entity_19442d33d6> generated.

Analyzing Entity <addsub_5a49cc39ae> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_5a49cc39ae> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_5a49cc39ae> analyzed. Unit <addsub_5a49cc39ae> generated.

Analyzing generic Entity <xldpram.2> in library <work> (Architecture <behavior>).
	c_address_width_a = 6
	c_address_width_b = 6
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 1
	c_width_b = 1
	core_name0 = "bmg_33_5855b709c81b1172"
	latency = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xldpram.2>.
Entity <xldpram.2> analyzed. Unit <xldpram.2> generated.

Analyzing Entity <counter_f58b46c4b5> in library <work> (Architecture <behavior>).
Entity <counter_f58b46c4b5> analyzed. Unit <counter_f58b46c4b5> generated.

Analyzing Entity <mux_2af8d8c05a> in library <work> (Architecture <behavior>).
Entity <mux_2af8d8c05a> analyzed. Unit <mux_2af8d8c05a> generated.

Analyzing Entity <negate_c4f0d4a411> in library <work> (Architecture <behavior>).
Entity <negate_c4f0d4a411> analyzed. Unit <negate_c4f0d4a411> generated.

Analyzing Entity <pulse_ext_entity_96c76881de> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 15250: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 15250: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 15250: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext_entity_96c76881de> analyzed. Unit <pulse_ext_entity_96c76881de> generated.

Analyzing Entity <constant_c93990e9d7> in library <work> (Architecture <behavior>).
Entity <constant_c93990e9d7> analyzed. Unit <constant_c93990e9d7> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_86f7251946088efb"
	op_arith = 1
	op_width = 23
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing Entity <relational_b293ef57c5> in library <work> (Architecture <behavior>).
Entity <relational_b293ef57c5> analyzed. Unit <relational_b293ef57c5> generated.

Analyzing Entity <reinterpret_d51df7ac30> in library <work> (Architecture <behavior>).
Entity <reinterpret_d51df7ac30> analyzed. Unit <reinterpret_d51df7ac30> generated.

Analyzing Entity <relational_dac42e2d5f> in library <work> (Architecture <behavior>).
Entity <relational_dac42e2d5f> analyzed. Unit <relational_dac42e2d5f> generated.

Analyzing Entity <relational_97c9d52516> in library <work> (Architecture <behavior>).
Entity <relational_97c9d52516> analyzed. Unit <relational_97c9d52516> generated.

Analyzing Entity <reordering_entity_6e66868728> in library <work> (Architecture <structural>).
Entity <reordering_entity_6e66868728> analyzed. Unit <reordering_entity_6e66868728> generated.

Analyzing Entity <concat_bbc53d9757> in library <work> (Architecture <behavior>).
Entity <concat_bbc53d9757> analyzed. Unit <concat_bbc53d9757> generated.

Analyzing Entity <concat_364e99894a> in library <work> (Architecture <behavior>).
Entity <concat_364e99894a> analyzed. Unit <concat_364e99894a> generated.

Analyzing Entity <counter_9b03e3d644> in library <work> (Architecture <behavior>).
Entity <counter_9b03e3d644> analyzed. Unit <counter_9b03e3d644> generated.

Analyzing Entity <delay_479574aa10> in library <work> (Architecture <behavior>).
Entity <delay_479574aa10> analyzed. Unit <delay_479574aa10> generated.

Analyzing Entity <delay_dc6e12a537> in library <work> (Architecture <behavior>).
Entity <delay_dc6e12a537> analyzed. Unit <delay_dc6e12a537> generated.

Analyzing Entity <mux_340b095e64> in library <work> (Architecture <behavior>).
Entity <mux_340b095e64> analyzed. Unit <mux_340b095e64> generated.

Analyzing Entity <reorder_entity_f8fbd5db9c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 15508: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_entity_f8fbd5db9c> analyzed. Unit <reorder_entity_f8fbd5db9c> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 144
	core_name0 = "bmg_33_ea3aeec639126d38"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 22527
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_4bb0cbb813922871"
	count_limited = 1
	op_arith = 1
	op_width = 15
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing Entity <delay_895cbeca91> in library <work> (Architecture <behavior>).
Entity <delay_895cbeca91> analyzed. Unit <delay_895cbeca91> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 144
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 1
	width = 144
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 1
	width = 144
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing Entity <delay_76b1f8d588> in library <work> (Architecture <behavior>).
Entity <delay_76b1f8d588> analyzed. Unit <delay_76b1f8d588> generated.

Analyzing Entity <delay_0341f7be44> in library <work> (Architecture <behavior>).
Entity <delay_0341f7be44> analyzed. Unit <delay_0341f7be44> generated.

Analyzing generic Entity <xlsprom_dist> in library <work> (Architecture <behavior>).
	addr_width = 11
	c_address_width = 11
	c_width = 11
	core_name0 = "dmg_43_02dd3a157d80ae94"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist>.
Entity <xlsprom_dist> analyzed. Unit <xlsprom_dist> generated.

Analyzing Entity <mux_9447359c10> in library <work> (Architecture <behavior>).
Entity <mux_9447359c10> analyzed. Unit <mux_9447359c10> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 1
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 14
	x_width = 15
	y_width = 4
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 15
	y_width = 11
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing Entity <sync_delay_en_entity_a5116b47ef> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 15355: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_a5116b47ef> analyzed. Unit <sync_delay_en_entity_a5116b47ef> generated.

Analyzing Entity <constant_fd28b32bf8> in library <work> (Architecture <behavior>).
Entity <constant_fd28b32bf8> analyzed. Unit <constant_fd28b32bf8> generated.

Analyzing Entity <constant_7c91b1b314> in library <work> (Architecture <behavior>).
Entity <constant_7c91b1b314> analyzed. Unit <constant_7c91b1b314> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_14a789a49ff66b1b"
	op_arith = 1
	op_width = 12
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_d36fe12c1c> in library <work> (Architecture <behavior>).
Entity <relational_d36fe12c1c> analyzed. Unit <relational_d36fe12c1c> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 36
	new_msb = 71
	x_width = 144
	y_width = 36
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 35
	x_width = 144
	y_width = 36
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 108
	new_msb = 143
	x_width = 144
	y_width = 36
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 72
	new_msb = 107
	x_width = 144
	y_width = 36
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 72
	new_msb = 143
	x_width = 144
	y_width = 72
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 71
	x_width = 144
	y_width = 72
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing Entity <ri_to_c_entity_2ec260a7f5> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_2ec260a7f5> analyzed. Unit <ri_to_c_entity_2ec260a7f5> generated.

Analyzing Entity <concat_8e53793314> in library <work> (Architecture <behavior>).
Entity <concat_8e53793314> analyzed. Unit <concat_8e53793314> generated.

Analyzing Entity <seed_entity_e693ee19e1> in library <work> (Architecture <structural>).
Entity <seed_entity_e693ee19e1> analyzed. Unit <seed_entity_e693ee19e1> generated.

Analyzing Entity <armed_trigger_entity_1fb1ab39b9> in library <work> (Architecture <structural>).
Entity <armed_trigger_entity_1fb1ab39b9> analyzed. Unit <armed_trigger_entity_1fb1ab39b9> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "1"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "1"
	latency = 1
	width = 1
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "1"
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4137: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <edge_detect_entity_6821065629> in library <work> (Architecture <structural>).
Entity <edge_detect_entity_6821065629> analyzed. Unit <edge_detect_entity_6821065629> generated.

Analyzing Entity <logical_dfe2dded7f> in library <work> (Architecture <behavior>).
Entity <logical_dfe2dded7f> analyzed. Unit <logical_dfe2dded7f> generated.

Analyzing Entity <bitbasher_5b1e76c782> in library <work> (Architecture <behavior>).
Entity <bitbasher_5b1e76c782> analyzed. Unit <bitbasher_5b1e76c782> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 16
	x_width = 32
	y_width = 17
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 30
	new_msb = 31
	x_width = 32
	y_width = 2
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 25
	x_width = 32
	y_width = 6
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 31
	new_msb = 31
	x_width = 32
	y_width = 1
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 1
	x_width = 32
	y_width = 2
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing Entity <sync_entity_ac6883115c> in library <work> (Architecture <structural>).
Entity <sync_entity_ac6883115c> analyzed. Unit <sync_entity_ac6883115c> generated.

Analyzing Entity <pulse_ext1_entity_adac66eb3d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 10922: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 10922: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 10922: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext1_entity_adac66eb3d> analyzed. Unit <pulse_ext1_entity_adac66eb3d> generated.

Analyzing Entity <constant_c50603e098> in library <work> (Architecture <behavior>).
Entity <constant_c50603e098> analyzed. Unit <constant_c50603e098> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_05e2750227d8d748"
	op_arith = 1
	op_width = 28
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing Entity <relational_8759749125> in library <work> (Architecture <behavior>).
Entity <relational_8759749125> analyzed. Unit <relational_8759749125> generated.

Analyzing Entity <walsh_entity_6332507c5f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 16723: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 16723: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 16723: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <walsh_entity_6332507c5f> analyzed. Unit <walsh_entity_6332507c5f> generated.

Analyzing Entity <codes_entity_9fb2d05802> in library <work> (Architecture <structural>).
Entity <codes_entity_9fb2d05802> analyzed. Unit <codes_entity_9fb2d05802> generated.

Analyzing generic Entity <xlconvert.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.8> analyzed. Unit <xlconvert.8> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing Entity <mux_bfab03038f> in library <work> (Architecture <behavior>).
Entity <mux_bfab03038f> analyzed. Unit <mux_bfab03038f> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 27
	x_width = 28
	y_width = 11
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 32
	y_width = 1
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 32
	y_width = 1
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 32
	y_width = 1
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 32
	y_width = 1
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 32
	y_width = 1
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 2
	x_width = 32
	y_width = 3
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing Entity <walsh1_entity_32c05d9875> in library <work> (Architecture <structural>).
Entity <walsh1_entity_32c05d9875> analyzed. Unit <walsh1_entity_32c05d9875> generated.

Analyzing Entity <wgns_entity_1ab29848d8> in library <work> (Architecture <structural>).
Entity <wgns_entity_1ab29848d8> analyzed. Unit <wgns_entity_1ab29848d8> generated.

Analyzing Entity <noise0_entity_eafca60d7f> in library <work> (Architecture <structural>).
Entity <noise0_entity_eafca60d7f> analyzed. Unit <noise0_entity_eafca60d7f> generated.

Analyzing Entity <convert_entity_e0e37c2708> in library <work> (Architecture <structural>).
Entity <convert_entity_e0e37c2708> analyzed. Unit <convert_entity_e0e37c2708> generated.

Analyzing Entity <addsub_542df25df6> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_542df25df6> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_542df25df6> analyzed. Unit <addsub_542df25df6> generated.

Analyzing Entity <constant_f5d769813d> in library <work> (Architecture <behavior>).
Entity <constant_f5d769813d> analyzed. Unit <constant_f5d769813d> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 16
	x_width = 17
	y_width = 1
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing Entity <concat_66f3e02bd3> in library <work> (Architecture <behavior>).
Entity <concat_66f3e02bd3> analyzed. Unit <concat_66f3e02bd3> generated.

Analyzing Entity <reinterpret_6b1adb5d55> in library <work> (Architecture <behavior>).
Entity <reinterpret_6b1adb5d55> analyzed. Unit <reinterpret_6b1adb5d55> generated.

Analyzing Entity <reinterpret_573890e1c0> in library <work> (Architecture <behavior>).
Entity <reinterpret_573890e1c0> analyzed. Unit <reinterpret_573890e1c0> generated.

Analyzing Entity <logical_9d76333483> in library <work> (Architecture <behavior>).
Entity <logical_9d76333483> analyzed. Unit <logical_9d76333483> generated.

Analyzing Entity <reinterpret_d9988e3d87> in library <work> (Architecture <behavior>).
Entity <reinterpret_d9988e3d87> analyzed. Unit <reinterpret_d9988e3d87> generated.

Analyzing Entity <scale_b42effccbc> in library <work> (Architecture <behavior>).
Entity <scale_b42effccbc> analyzed. Unit <scale_b42effccbc> generated.

Analyzing Entity <wgn_entity_61d53da098> in library <work> (Architecture <structural>).
Entity <wgn_entity_61d53da098> analyzed. Unit <wgn_entity_61d53da098> generated.

Analyzing Entity <tt800_uprng_entity_5ddb2422ae> in library <work> (Architecture <structural>).
Entity <tt800_uprng_entity_5ddb2422ae> analyzed. Unit <tt800_uprng_entity_5ddb2422ae> generated.

Analyzing Entity <tt800_engine_entity_8eab8aba54> in library <work> (Architecture <structural>).
Entity <tt800_engine_entity_8eab8aba54> analyzed. Unit <tt800_engine_entity_8eab8aba54> generated.

Analyzing Entity <constant_79cd191324> in library <work> (Architecture <behavior>).
Entity <constant_79cd191324> analyzed. Unit <constant_79cd191324> generated.

Analyzing Entity <logical_f1acd27428> in library <work> (Architecture <behavior>).
Entity <logical_f1acd27428> analyzed. Unit <logical_f1acd27428> generated.

Analyzing Entity <mux_52ae77d946> in library <work> (Architecture <behavior>).
Entity <mux_52ae77d946> analyzed. Unit <mux_52ae77d946> generated.

Analyzing Entity <mux_86a34309e7> in library <work> (Architecture <behavior>).
Entity <mux_86a34309e7> analyzed. Unit <mux_86a34309e7> generated.

Analyzing Entity <output_entity_3c5ce915bc> in library <work> (Architecture <structural>).
Entity <output_entity_3c5ce915bc> analyzed. Unit <output_entity_3c5ce915bc> generated.

Analyzing Entity <constant_f8d41441cb> in library <work> (Architecture <behavior>).
Entity <constant_f8d41441cb> analyzed. Unit <constant_f8d41441cb> generated.

Analyzing Entity <constant_7a5a41eeb1> in library <work> (Architecture <behavior>).
Entity <constant_7a5a41eeb1> analyzed. Unit <constant_7a5a41eeb1> generated.

Analyzing Entity <logical_1e8142cab4> in library <work> (Architecture <behavior>).
Entity <logical_1e8142cab4> analyzed. Unit <logical_1e8142cab4> generated.

Analyzing Entity <logical_0fa52c7c40> in library <work> (Architecture <behavior>).
Entity <logical_0fa52c7c40> analyzed. Unit <logical_0fa52c7c40> generated.

Analyzing Entity <shift_a3d6e8e72f> in library <work> (Architecture <behavior>).
Entity <shift_a3d6e8e72f> analyzed. Unit <shift_a3d6e8e72f> generated.

Analyzing Entity <shift_9c14cd27bd> in library <work> (Architecture <behavior>).
Entity <shift_9c14cd27bd> analyzed. Unit <shift_9c14cd27bd> generated.

Analyzing Entity <shift_82822b2849> in library <work> (Architecture <behavior>).
Entity <shift_82822b2849> analyzed. Unit <shift_82822b2849> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	width = 32
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 7
	width = 32
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 7
	width = 32
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 15
	reg_retiming = 0
	width = 32
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 15
	width = 32
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 15
	width = 32
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing Entity <tt800_seed_gen_entity_9e38b6b8ee> in library <work> (Architecture <structural>).
Entity <tt800_seed_gen_entity_9e38b6b8ee> analyzed. Unit <tt800_seed_gen_entity_9e38b6b8ee> generated.

Analyzing Entity <bootstrap_entity_ec94e2f673> in library <work> (Architecture <structural>).
Entity <bootstrap_entity_ec94e2f673> analyzed. Unit <bootstrap_entity_ec94e2f673> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 25
	reg_retiming = 0
	width = 1
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 25
	width = 1
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 17
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 8
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3894: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 3907: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.5> analyzed. Unit <synth_reg_w_init.5> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 4127: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing Entity <expr_52ec6336d5> in library <work> (Architecture <behavior>).
Entity <expr_52ec6336d5> analyzed. Unit <expr_52ec6336d5> generated.

Analyzing Entity <lfsr_49df07576f> in library <work> (Architecture <behavior>).
Entity <lfsr_49df07576f> analyzed. Unit <lfsr_49df07576f> generated.

Analyzing Entity <p24_extender_entity_d881a7e573> in library <work> (Architecture <structural>).
Entity <p24_extender_entity_d881a7e573> analyzed. Unit <p24_extender_entity_d881a7e573> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 24
	reg_retiming = 0
	width = 1
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 24
	width = 1
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing Entity <r_edge_detect_entity_d2d38b3264> in library <work> (Architecture <structural>).
Entity <r_edge_detect_entity_d2d38b3264> analyzed. Unit <r_edge_detect_entity_d2d38b3264> generated.

Analyzing Entity <expr_c255d1cf74> in library <work> (Architecture <behavior>).
Entity <expr_c255d1cf74> analyzed. Unit <expr_c255d1cf74> generated.

Analyzing Entity <u2n_entity_7a3f6ed825> in library <work> (Architecture <structural>).
Entity <u2n_entity_7a3f6ed825> analyzed. Unit <u2n_entity_7a3f6ed825> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 32
	y_width = 11
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 9
	core_name0 = "bmg_33_4c2b84f72036519d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <xlmult.4> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 7
	a_width = 9
	b_arith = 2
	b_bin_pt = 7
	b_width = 8
	c_a_type = 1
	c_a_width = 9
	c_b_type = 0
	c_b_width = 8
	c_baat = 9
	c_output_width = 17
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_fb712a1e6f4360e8"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 14
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlmult.4>.
Entity <xlmult.4> analyzed. Unit <xlmult.4> generated.

Analyzing Entity <sincos_entity_b4f4e7b6b8> in library <work> (Architecture <structural>).
Entity <sincos_entity_b4f4e7b6b8> analyzed. Unit <sincos_entity_b4f4e7b6b8> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_33_e4cac21e8ed012aa"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_33_7de9efda5baafcf4"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 31
	x_width = 32
	y_width = 11
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing Entity <xengine8_muxed_entity_cac8d4c9c9> in library <work> (Architecture <structural>).
Entity <xengine8_muxed_entity_cac8d4c9c9> analyzed. Unit <xengine8_muxed_entity_cac8d4c9c9> generated.

Analyzing Entity <aa_entity_83d96afb65> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 17684: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 17684: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 17684: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <aa_entity_83d96afb65> analyzed. Unit <aa_entity_83d96afb65> generated.

Analyzing Entity <cmult_4bit_em_entity_a9772c0a44> in library <work> (Architecture <structural>).
Entity <cmult_4bit_em_entity_a9772c0a44> analyzed. Unit <cmult_4bit_em_entity_a9772c0a44> generated.

Analyzing generic Entity <xlmult.3> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 15
	a_width = 16
	b_arith = 2
	b_bin_pt = 15
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mlt_11_2_0af49143406018f5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 30
	p_width = 32
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlmult.3>.
Entity <xlmult.3> analyzed. Unit <xlmult.3> generated.

Analyzing Entity <addsub_ae6966ed1c> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_ae6966ed1c> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_ae6966ed1c> analyzed. Unit <addsub_ae6966ed1c> generated.

Analyzing generic Entity <xlconvert.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 16
	latency = 0
	overflow = 1
	quantization = 3
Entity <xlconvert.9> analyzed. Unit <xlconvert.9> generated.

Analyzing generic Entity <convert_func_call.8> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 15
	dout_width = 16
	overflow = 1
	quantization = 3
Entity <convert_func_call.8> analyzed. Unit <convert_func_call.8> generated.

Analyzing Entity <real_entity_1be9511e3a> in library <work> (Architecture <structural>).
Entity <real_entity_1be9511e3a> analyzed. Unit <real_entity_1be9511e3a> generated.

Analyzing generic Entity <xlconvert.10> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 30
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.10> analyzed. Unit <xlconvert.10> generated.

Analyzing generic Entity <convert_func_call.9> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 30
	din_width = 32
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.9> analyzed. Unit <convert_func_call.9> generated.

Analyzing Entity <simple_bram_vacc_entity_a571cb392d> in library <work> (Architecture <structural>).
Entity <simple_bram_vacc_entity_a571cb392d> analyzed. Unit <simple_bram_vacc_entity_a571cb392d> generated.

Analyzing Entity <addsub_b6f2d3b6eb> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_b6f2d3b6eb> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_b6f2d3b6eb> analyzed. Unit <addsub_b6f2d3b6eb> generated.

Analyzing Entity <delay_bram_entity_8b007fed00> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 17405: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_8b007fed00> analyzed. Unit <delay_bram_entity_8b007fed00> generated.

Analyzing Entity <ab_entity_0c1a63c33c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 18124: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 18124: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd" line 18124: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <ab_entity_0c1a63c33c> analyzed. Unit <ab_entity_0c1a63c33c> generated.

Analyzing Entity <cmult_4bit_em_entity_c19d33fb0f> in library <work> (Architecture <structural>).
Entity <cmult_4bit_em_entity_c19d33fb0f> analyzed. Unit <cmult_4bit_em_entity_c19d33fb0f> generated.

Analyzing Entity <addsub_8ebe8fc34c> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_8ebe8fc34c> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_8ebe8fc34c> analyzed. Unit <addsub_8ebe8fc34c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_4ded11ba54> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_41967782b8> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_42_20(0)> in unit <negate_c4f0d4a411> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_a3d6e8e72f> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_9c14cd27bd> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_ae6966ed1c> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_b6f2d3b6eb> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_8ebe8fc34c> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <concat_a1e126f11c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a1e126f11c> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <constant_b895d092a0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b895d092a0> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <constant_ebdfb0074f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ebdfb0074f> synthesized.


Synthesizing Unit <delay_c53de546ea>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_c53de546ea> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_d99e59b6d4> synthesized.


Synthesizing Unit <mux_9729608ba4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_9729608ba4> synthesized.


Synthesizing Unit <mux_472286caed>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_472286caed> synthesized.


Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d51df7ac30> synthesized.


Synthesizing Unit <relational_dac42e2d5f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dac42e2d5f> synthesized.


Synthesizing Unit <relational_97c9d52516>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 33-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_97c9d52516> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <constant_37567836aa>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_37567836aa> synthesized.


Synthesizing Unit <mux_286b77e019>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_286b77e019> synthesized.


Synthesizing Unit <constant_e054d850c5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e054d850c5> synthesized.


Synthesizing Unit <relational_acb3c05dd0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_acb3c05dd0> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8aae5d3bb> synthesized.


Synthesizing Unit <constant_240f289783>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_240f289783> synthesized.


Synthesizing Unit <mux_387191112d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_387191112d> synthesized.


Synthesizing Unit <relational_50d6ab372f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_50d6ab372f> synthesized.


Synthesizing Unit <mux_2aa09bfea3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mux_2aa09bfea3> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <bitbasher_a85d9bdfd2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <delay_1_52<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_a85d9bdfd2> synthesized.


Synthesizing Unit <bitbasher_1f3692b5e0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <delay_1_52<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_1f3692b5e0> synthesized.


Synthesizing Unit <logical_e77c53f8bd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <fully_2_1_bit>.
Unit <logical_e77c53f8bd> synthesized.


Synthesizing Unit <constant_a803a2dbbb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a803a2dbbb> synthesized.


Synthesizing Unit <reinterpret_d109c65ff6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d109c65ff6> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <concat_32afb77cd2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_32afb77cd2> synthesized.


Synthesizing Unit <constant_571125472d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_571125472d> synthesized.


Synthesizing Unit <constant_e3cd42f5d3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e3cd42f5d3> synthesized.


Synthesizing Unit <mux_acc4af9f66>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_acc4af9f66> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <relational_c6e139f236>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 35-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_c6e139f236> synthesized.


Synthesizing Unit <relational_dc801cb463>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 35-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_dc801cb463> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
    Found 30-bit adder for signal <result4$add0000> created at line 3157.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_91ef1678ca> synthesized.


Synthesizing Unit <mux_81f00cece7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_20_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_81f00cece7> synthesized.


Synthesizing Unit <bitbasher_0b7a692256>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <insel_1_52<31:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_0b7a692256> synthesized.


Synthesizing Unit <bitbasher_980b18e5c5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <insel_1_52<31:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<27:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<23:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <insel_1_52<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_980b18e5c5> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <mux_2af8d8c05a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2af8d8c05a> synthesized.


Synthesizing Unit <negate_c4f0d4a411>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_42_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_42_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ip_30_1_neg<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit adder for signal <internal_ip_30_1_neg>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <negate_c4f0d4a411> synthesized.


Synthesizing Unit <counter_f58b46c4b5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_f58b46c4b5> synthesized.


Synthesizing Unit <constant_c93990e9d7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_c93990e9d7> synthesized.


Synthesizing Unit <relational_b293ef57c5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 23-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b293ef57c5> synthesized.


Synthesizing Unit <concat_bbc53d9757>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_bbc53d9757> synthesized.


Synthesizing Unit <concat_364e99894a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_364e99894a> synthesized.


Synthesizing Unit <counter_9b03e3d644>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_9b03e3d644> synthesized.


Synthesizing Unit <delay_479574aa10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 288-bit register for signal <op_mem_20_24>.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <op_mem_20_24>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <delay_479574aa10> synthesized.


Synthesizing Unit <delay_dc6e12a537>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 144-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <delay_dc6e12a537> synthesized.


Synthesizing Unit <mux_340b095e64>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 288-bit register for signal <pipe_16_22>.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <pipe_16_22>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <mux_340b095e64> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<143:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<143:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<107:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<143:108>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<143:72>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <delay_895cbeca91>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_895cbeca91> synthesized.


Synthesizing Unit <delay_76b1f8d588>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_76b1f8d588> synthesized.


Synthesizing Unit <delay_0341f7be44>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0341f7be44> synthesized.


Synthesizing Unit <mux_9447359c10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <pipe_34_22<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <mux_9447359c10> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<14:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <constant_fd28b32bf8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd28b32bf8> synthesized.


Synthesizing Unit <constant_7c91b1b314>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7c91b1b314> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_d36fe12c1c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d36fe12c1c> synthesized.


Synthesizing Unit <concat_8e53793314>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8e53793314> synthesized.


Synthesizing Unit <bitbasher_5b1e76c782>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_5b1e76c782> synthesized.


Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_dfe2dded7f> synthesized.


Synthesizing Unit <constant_c50603e098>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_c50603e098> synthesized.


Synthesizing Unit <relational_8759749125>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8759749125> synthesized.


Synthesizing Unit <mux_bfab03038f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 8-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_bfab03038f> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <reinterpret_d9988e3d87>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d9988e3d87> synthesized.


Synthesizing Unit <scale_b42effccbc>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_b42effccbc> synthesized.


Synthesizing Unit <constant_f5d769813d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f5d769813d> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <concat_66f3e02bd3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_66f3e02bd3> synthesized.


Synthesizing Unit <reinterpret_6b1adb5d55>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_6b1adb5d55> synthesized.


Synthesizing Unit <reinterpret_573890e1c0>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_573890e1c0> synthesized.


Synthesizing Unit <logical_9d76333483>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <fully_2_1_bit<0>>.
Unit <logical_9d76333483> synthesized.


Synthesizing Unit <constant_79cd191324>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_79cd191324> synthesized.


Synthesizing Unit <logical_f1acd27428>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit xor3 for signal <fully_2_1_bit>.
    Found 32-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Xor(s).
Unit <logical_f1acd27428> synthesized.


Synthesizing Unit <mux_52ae77d946>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mux_52ae77d946> synthesized.


Synthesizing Unit <mux_86a34309e7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mux_86a34309e7> synthesized.


Synthesizing Unit <shift_82822b2849>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ip_1_23<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <op_mem_46_20<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <shift_82822b2849> synthesized.


Synthesizing Unit <constant_f8d41441cb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f8d41441cb> synthesized.


Synthesizing Unit <constant_7a5a41eeb1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7a5a41eeb1> synthesized.


Synthesizing Unit <logical_1e8142cab4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit xor2 for signal <fully_2_1_bit>.
    Found 32-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <logical_1e8142cab4> synthesized.


Synthesizing Unit <logical_0fa52c7c40>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <logical_0fa52c7c40> synthesized.


Synthesizing Unit <shift_a3d6e8e72f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_25_3_lsh<38:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_a3d6e8e72f> synthesized.


Synthesizing Unit <shift_9c14cd27bd>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_25_3_lsh<46:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_9c14cd27bd> synthesized.


Synthesizing Unit <expr_52ec6336d5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pipe_12_18<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <expr_52ec6336d5> synthesized.


Synthesizing Unit <expr_c255d1cf74>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <expr_c255d1cf74> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <convert_func_call_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
    Found 18-bit adder for signal <result4$add0000> created at line 3157.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_func_call_8> synthesized.


Synthesizing Unit <convert_func_call_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_func_call_9> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <xladdsub>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub> synthesized.


Synthesizing Unit <c_to_ri_entity_73baf3c539>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <c_to_ri_entity_73baf3c539> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <delay_entity_676f70a8c2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <delay_entity_676f70a8c2> synthesized.


Synthesizing Unit <insel_entity_817c09d0fc>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <insel_entity_817c09d0fc> synthesized.


Synthesizing Unit <led_entity_e51bf9b3ac>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <led_entity_e51bf9b3ac> synthesized.


Synthesizing Unit <ri_to_c_entity_2ec260a7f5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <ri_to_c_entity_2ec260a7f5> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <xlmult_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7219.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <sat_entity_8369f531c7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <sat_entity_8369f531c7> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xldpram_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_1> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <xlmult_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_2> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <xladdrsr>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xladdrsr> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7219.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlsprom_dist>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlconvert_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_8> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <xlmult_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_4> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlconvert_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_9> synthesized.


Synthesizing Unit <xlmult_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_3> synthesized.


Synthesizing Unit <xlconvert_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_10> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <acc_num_entity_fa3a1745e9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <acc_num_entity_fa3a1745e9> synthesized.


Synthesizing Unit <adc0_3_entity_7e8f06c2ce>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <adc0_3_entity_7e8f06c2ce> synthesized.


Synthesizing Unit <adc_s_entity_e3597423e7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <adc_s_entity_e3597423e7> synthesized.


Synthesizing Unit <fft_pol02_imag_entity_ad530b1eb1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <fft_pol02_imag_entity_ad530b1eb1> synthesized.


Synthesizing Unit <freeze_cntr_entity_2f60b4c116>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <freeze_cntr_entity_2f60b4c116> synthesized.


Synthesizing Unit <real_entity_bff11737b3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <real_entity_bff11737b3> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <delay_bram_entity_e0877c919e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <delay_bram_entity_e0877c919e> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <muxin0_entity_4d9ac5c75c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <muxin0_entity_4d9ac5c75c> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <sync_delay_en_entity_a5116b47ef>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <sync_delay_en_entity_a5116b47ef> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <codes_entity_9fb2d05802>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <codes_entity_9fb2d05802> synthesized.


Synthesizing Unit <walsh1_entity_32c05d9875>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <walsh1_entity_32c05d9875> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <synth_reg_w_init_5> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <sincos_entity_b4f4e7b6b8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <sincos_entity_b4f4e7b6b8> synthesized.


Synthesizing Unit <real_entity_1be9511e3a>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <real_entity_1be9511e3a> synthesized.


Synthesizing Unit <delay_bram_entity_8b007fed00>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <delay_bram_entity_8b007fed00> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_2> synthesized.


Synthesizing Unit <addsub_4ded11ba54>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit adder for signal <internal_s_69_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4ded11ba54> synthesized.


Synthesizing Unit <addsub_41967782b8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<37:35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 38-bit adder for signal <internal_s_69_5_addsub>.
    Found 64-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_41967782b8> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_6> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xlconvert_7> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_7> synthesized.


Synthesizing Unit <addsub_5a49cc39ae>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<33:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 34-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 6-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_5a49cc39ae> synthesized.


Synthesizing Unit <xldpram_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_2> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_8> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_9> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <addsub_542df25df6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 8-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_542df25df6> synthesized.


Synthesizing Unit <u2n_entity_7a3f6ed825>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <u2n_entity_7a3f6ed825> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_10> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_11> synthesized.


Synthesizing Unit <lfsr_49df07576f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
    Found 1-bit xor2 for signal <bit_71_28<0>>.
    Found 1-bit xor2 for signal <bit_71_41<0>>.
    Found 1-bit register for signal <lfsr0_2_19<0>>.
    Found 1-bit register for signal <lfsr11_13_20<0>>.
    Found 1-bit register for signal <lfsr13_15_20<0>>.
    Found 1-bit register for signal <lfsr15_17_20<0>>.
    Found 1-bit register for signal <lfsr16_18_20<0>>.
    Found 1-bit register for signal <lfsr17_19_20<0>>.
    Found 1-bit register for signal <lfsr19_21_20<0>>.
    Found 1-bit register for signal <lfsr1_3_19<0>>.
    Found 1-bit register for signal <lfsr22_24_20<0>>.
    Found 1-bit register for signal <lfsr23_25_20<0>>.
    Found 1-bit register for signal <lfsr24_26_20<0>>.
    Found 1-bit register for signal <lfsr26_28_20<0>>.
    Found 1-bit register for signal <lfsr27_29_20<0>>.
    Found 1-bit register for signal <lfsr29_31_20<0>>.
    Found 1-bit register for signal <lfsr2_4_19<0>>.
    Found 1-bit register for signal <lfsr30_32_20<0>>.
    Found 1-bit register for signal <lfsr31_33_20<0>>.
    Found 1-bit register for signal <lfsr7_9_19<0>>.
    Found 1-bit register for signal <lfsr8_10_19<0>>.
    Found 1-bit xor2 for signal <temp_71_1_bit<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <lfsr_49df07576f> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_12> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xldelay_13> synthesized.


Synthesizing Unit <addsub_ae6966ed1c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit adder for signal <internal_s_69_5_addsub>.
    Found 66-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_ae6966ed1c> synthesized.


Synthesizing Unit <addsub_b6f2d3b6eb>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 34-bit adder for signal <internal_s_69_5_addsub>.
    Found 64-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_b6f2d3b6eb> synthesized.


Synthesizing Unit <addsub_8ebe8fc34c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 66-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_8ebe8fc34c> synthesized.


Synthesizing Unit <default_clock_driver>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11_cw.vhd".
Unit <default_clock_driver> synthesized.


Synthesizing Unit <barrel_switcher_entity_8e86ad8b2b>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <barrel_switcher_entity_8e86ad8b2b> synthesized.


Synthesizing Unit <edge_entity_c43d5671fa>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <edge_entity_c43d5671fa> synthesized.


Synthesizing Unit <input_mux_entity_19565016bf>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <input_mux_entity_19565016bf> synthesized.


Synthesizing Unit <walsh_entity_6332507c5f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <walsh_entity_6332507c5f> synthesized.


Synthesizing Unit <cmult_4bit_em_entity_8559f8a73e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <cmult_4bit_em_entity_8559f8a73e> synthesized.


Synthesizing Unit <posedge_entity_7ef8015cc7>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <posedge_entity_7ef8015cc7> synthesized.


Synthesizing Unit <round1_entity_d9ee8b94b2>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <round1_entity_d9ee8b94b2> synthesized.


Synthesizing Unit <delay_bram_prog_dp1_entity_19442d33d6>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <delay_bram_prog_dp1_entity_19442d33d6> synthesized.


Synthesizing Unit <reorder_entity_f8fbd5db9c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <reorder_entity_f8fbd5db9c> synthesized.


Synthesizing Unit <edge_detect_entity_6821065629>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <edge_detect_entity_6821065629> synthesized.


Synthesizing Unit <convert_entity_e0e37c2708>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <convert_entity_e0e37c2708> synthesized.


Synthesizing Unit <output_entity_3c5ce915bc>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <output_entity_3c5ce915bc> synthesized.


Synthesizing Unit <bootstrap_entity_ec94e2f673>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <bootstrap_entity_ec94e2f673> synthesized.


Synthesizing Unit <p24_extender_entity_d881a7e573>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <p24_extender_entity_d881a7e573> synthesized.


Synthesizing Unit <r_edge_detect_entity_d2d38b3264>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <r_edge_detect_entity_d2d38b3264> synthesized.


Synthesizing Unit <cmult_4bit_em_entity_a9772c0a44>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <cmult_4bit_em_entity_a9772c0a44> synthesized.


Synthesizing Unit <cmult_4bit_em_entity_c19d33fb0f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <cmult_4bit_em_entity_c19d33fb0f> synthesized.


Synthesizing Unit <eq_fft0_entity_a3cb66ad46>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <eq_fft0_entity_a3cb66ad46> synthesized.


Synthesizing Unit <eq_fft1_entity_2fb49e7f53>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <eq_fft1_entity_2fb49e7f53> synthesized.


Synthesizing Unit <not_or_not_entity_8c5e725a77>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <not_or_not_entity_8c5e725a77> synthesized.


Synthesizing Unit <pulse_ext_entity_96c76881de>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <pulse_ext_entity_96c76881de> synthesized.


Synthesizing Unit <reordering_entity_6e66868728>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <reordering_entity_6e66868728> synthesized.


Synthesizing Unit <pulse_ext_entity_6bd1940d33>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <pulse_ext_entity_6bd1940d33> synthesized.


Synthesizing Unit <armed_trigger_entity_1fb1ab39b9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <armed_trigger_entity_1fb1ab39b9> synthesized.


Synthesizing Unit <pulse_ext1_entity_adac66eb3d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <pulse_ext1_entity_adac66eb3d> synthesized.


Synthesizing Unit <tt800_engine_entity_8eab8aba54>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <tt800_engine_entity_8eab8aba54> synthesized.


Synthesizing Unit <tt800_seed_gen_entity_9e38b6b8ee>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <tt800_seed_gen_entity_9e38b6b8ee> synthesized.


Synthesizing Unit <seed_entity_e693ee19e1>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <seed_entity_e693ee19e1> synthesized.


Synthesizing Unit <sync_entity_ac6883115c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <sync_entity_ac6883115c> synthesized.


Synthesizing Unit <simple_bram_vacc_entity_4ba107ba2e>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <simple_bram_vacc_entity_4ba107ba2e> synthesized.


Synthesizing Unit <tt800_uprng_entity_5ddb2422ae>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <tt800_uprng_entity_5ddb2422ae> synthesized.


Synthesizing Unit <simple_bram_vacc_entity_a571cb392d>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <simple_bram_vacc_entity_a571cb392d> synthesized.


Synthesizing Unit <aa_entity_1973c2cd86>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <aa_entity_1973c2cd86> synthesized.


Synthesizing Unit <wgn_entity_61d53da098>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <wgn_entity_61d53da098> synthesized.


Synthesizing Unit <aa_entity_83d96afb65>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <aa_entity_83d96afb65> synthesized.


Synthesizing Unit <ab_entity_0c1a63c33c>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <ab_entity_0c1a63c33c> synthesized.


Synthesizing Unit <xengine8_muxed_entity_cac8d4c9c9>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <xengine8_muxed_entity_cac8d4c9c9> synthesized.


Synthesizing Unit <noise0_entity_eafca60d7f>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <noise0_entity_eafca60d7f> synthesized.


Synthesizing Unit <wgns_entity_1ab29848d8>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
Unit <wgns_entity_1ab29848d8> synthesized.


Synthesizing Unit <rpoco8_testbench_v11>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11.vhd".
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_dh_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_dg_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_dd_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ch_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_cg_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_cd_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_cc_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bf_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_be_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_be_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bd_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bc_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_bb_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_af_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_af_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ae_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ad_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ac_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ab_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_xengine8_muxed_aa_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_iadc4_7_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_iadc0_3_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_fft_pol02_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_fft_pol02_imag_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_adc_s_quadc1_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_adc_s_quadc1_sync_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_adc_s_quadc0_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_adc4_7_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_adc0_3_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rpoco8_testbench_v11_aa_real_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pfb_fir3_bb_4_tap_add_lat_1_sync_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pfb_fir2_bb_4_tap_add_lat_1_sync_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pfb_fir1_bb_4_tap_add_lat_1_sync_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fft_real_biplex_1024chout_oflow_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fft_real_biplex_1024chout1_sync_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fft_real_biplex_1024chout1_oflow_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rpoco8_testbench_v11> synthesized.


Synthesizing Unit <rpoco8_testbench_v11_cw>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/sysgen/synth_model/rpoco8_testbench_v11_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <rpoco8_testbench_v11_cw> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 170
 18-bit adder                                          : 72
 19-bit adder                                          : 8
 30-bit adder                                          : 8
 33-bit adder                                          : 18
 33-bit subtractor                                     : 14
 34-bit adder                                          : 32
 34-bit subtractor                                     : 8
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 9-bit adder                                           : 8
# Counters                                             : 8
 6-bit up counter                                      : 8
# Registers                                            : 328
 1-bit register                                        : 132
 11-bit register                                       : 1
 144-bit register                                      : 7
 32-bit register                                       : 98
 33-bit register                                       : 64
 37-bit register                                       : 2
 6-bit register                                        : 8
 8-bit register                                        : 16
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 97
 11-bit comparator equal                               : 33
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 34
 15-bit comparator equal                               : 1
 23-bit comparator not equal                           : 1
 27-bit comparator equal                               : 1
 28-bit comparator not equal                           : 1
 33-bit comparator equal                               : 1
 35-bit comparator greater                             : 8
 35-bit comparator less                                : 8
 8-bit comparator equal                                : 8
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 21
 32-bit xor2                                           : 8
 32-bit xor3                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <addsb_11_0_99837fc802519273.ngc>.
Reading core <cntr_11_0_f233f255cb1ca263.ngc>.
Reading core <cntr_11_0_87d335e994d59139.ngc>.
Reading core <cntr_11_0_ae406e50e98e0e45.ngc>.
Reading core <mlt_11_2_22d57f485ffd805c.ngc>.
Reading core <bmg_33_d9b3e13a04ce0977.ngc>.
Reading core <cntr_11_0_29076546cca80226.ngc>.
Reading core <bmg_33_0bdc6c125e0742ca.ngc>.
Reading core <mlt_11_2_4ed06302eba93f8e.ngc>.
Reading core <asr_11_0_372caaa934b22d95.ngc>.
Reading core <cntr_11_0_86f7251946088efb.ngc>.
Reading core <bmg_33_ea3aeec639126d38.ngc>.
Reading core <cntr_11_0_4bb0cbb813922871.ngc>.
Reading core <dmg_43_02dd3a157d80ae94.ngc>.
Reading core <cntr_11_0_14a789a49ff66b1b.ngc>.
Reading core <cntr_11_0_05e2750227d8d748.ngc>.
Reading core <bmg_33_4c2b84f72036519d.ngc>.
Reading core <mlt_11_2_fb712a1e6f4360e8.ngc>.
Reading core <bmg_33_e4cac21e8ed012aa.ngc>.
Reading core <bmg_33_7de9efda5baafcf4.ngc>.
Reading core <mlt_11_2_0af49143406018f5.ngc>.
Reading core <bmg_33_5855b709c81b1172.ngc>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <addsb_11_0_99837fc802519273> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_f233f255cb1ca263> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_87d335e994d59139> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_ae406e50e98e0e45> for timing and area information for instance <comp2.core_instance2>.
Loading core <mlt_11_2_22d57f485ffd805c> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_ae406e50e98e0e45> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_d9b3e13a04ce0977> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_29076546cca80226> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_33_0bdc6c125e0742ca> for timing and area information for instance <comp0.core_instance0>.
Loading core <mlt_11_2_4ed06302eba93f8e> for timing and area information for instance <comp2.core_instance2>.
Loading core <asr_11_0_372caaa934b22d95> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_86f7251946088efb> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_ea3aeec639126d38> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_4bb0cbb813922871> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_43_02dd3a157d80ae94> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_14a789a49ff66b1b> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_05e2750227d8d748> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_4c2b84f72036519d> for timing and area information for instance <comp2.core_instance2>.
Loading core <mlt_11_2_fb712a1e6f4360e8> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_e4cac21e8ed012aa> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_33_7de9efda5baafcf4> for timing and area information for instance <comp1.core_instance1>.
Loading core <mlt_11_2_0af49143406018f5> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_33_5855b709c81b1172> for timing and area information for instance <comp1.core_instance1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 170
 16-bit adder                                          : 72
 18-bit adder                                          : 8
 19-bit adder                                          : 8
 32-bit adder                                          : 32
 33-bit adder                                          : 18
 33-bit subtractor                                     : 14
 35-bit adder                                          : 1
 37-bit adder                                          : 1
 6-bit subtractor                                      : 8
 8-bit adder                                           : 8
# Counters                                             : 8
 6-bit up counter                                      : 8
# Registers                                            : 8449
 Flip-Flops                                            : 8449
# Comparators                                          : 97
 11-bit comparator equal                               : 33
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 34
 15-bit comparator equal                               : 1
 23-bit comparator not equal                           : 1
 27-bit comparator equal                               : 1
 28-bit comparator not equal                           : 1
 33-bit comparator equal                               : 1
 35-bit comparator greater                             : 8
 35-bit comparator less                                : 8
 8-bit comparator equal                                : 8
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 21
 32-bit xor2                                           : 8
 32-bit xor3                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <barrel_switcher_entity_8e86ad8b2b>: instances <mux21>, <mux41> of unit <mux_2aa09bfea3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <walsh_entity_6332507c5f>: instances <constant1>, <constant_x0> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant1>, <constant3> of unit <constant_571125472d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant1>, <constant5> of unit <constant_571125472d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant1>, <constant7> of unit <constant_571125472d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant2>, <constant4> of unit <constant_e3cd42f5d3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant2>, <constant6> of unit <constant_e3cd42f5d3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <round1_entity_d9ee8b94b2>: instances <constant2>, <constant_x0> of unit <constant_e3cd42f5d3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <aa_entity_1973c2cd86>: instances <c_to_ri1_5ab08df9ae>, <c_to_ri_73baf3c539> of unit <c_to_ri_entity_73baf3c539> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <aa_entity_83d96afb65>: instances <c_to_ri1_ed9df0cd88>, <c_to_ri_e23e4dc89f> of unit <c_to_ri_entity_73baf3c539> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_31> has a constant value of 0 in block <shift_82822b2849>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pipe_16_22_0_3> in Unit <mux_52ae77d946> is equivalent to the following 15 FFs/Latches, which will be removed : <pipe_16_22_0_5> <pipe_16_22_0_12> <pipe_16_22_0_14> <pipe_16_22_0_15> <pipe_16_22_0_16> <pipe_16_22_0_17> <pipe_16_22_0_18> <pipe_16_22_0_19> <pipe_16_22_0_20> <pipe_16_22_0_21> <pipe_16_22_0_23> <pipe_16_22_0_25> <pipe_16_22_0_26> <pipe_16_22_0_27> <pipe_16_22_0_31> 
INFO:Xst:2261 - The FF/Latch <pipe_16_22_0_0> in Unit <mux_52ae77d946> is equivalent to the following 15 FFs/Latches, which will be removed : <pipe_16_22_0_1> <pipe_16_22_0_2> <pipe_16_22_0_4> <pipe_16_22_0_6> <pipe_16_22_0_7> <pipe_16_22_0_8> <pipe_16_22_0_9> <pipe_16_22_0_10> <pipe_16_22_0_11> <pipe_16_22_0_13> <pipe_16_22_0_22> <pipe_16_22_0_24> <pipe_16_22_0_28> <pipe_16_22_0_29> <pipe_16_22_0_30> 
WARNING:Xst:1293 - FF/Latch <pipe_16_22_0_0> has a constant value of 0 in block <mux_52ae77d946>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mux21/pipe_16_22_0> has a constant value of 0 in block <barrel_switcher_entity_8e86ad8b2b>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <not_or_not_entity_8c5e725a77>, Counter <delay_bram_prog_dp8_b3c4c81a92/wr_addr/count_reg_20_23> <delay_bram_prog_dp7_74dd199184/wr_addr/count_reg_20_23> <delay_bram_prog_dp6_d84ca6839f/wr_addr/count_reg_20_23> <delay_bram_prog_dp5_28fcda6f2b/wr_addr/count_reg_20_23> <delay_bram_prog_dp4_d058a4e49d/wr_addr/count_reg_20_23> <delay_bram_prog_dp3_8ee827bc45/wr_addr/count_reg_20_23> <delay_bram_prog_dp2_9393ecab03/wr_addr/count_reg_20_23> <delay_bram_prog_dp1_19442d33d6/wr_addr/count_reg_20_23> are equivalent, XST will keep only <delay_bram_prog_dp8_b3c4c81a92/wr_addr/count_reg_20_23>.

Optimizing unit <rpoco8_testbench_v11_cw> ...

Optimizing unit <mux_81f00cece7> ...

Optimizing unit <delay_479574aa10> ...

Optimizing unit <delay_dc6e12a537> ...

Optimizing unit <mux_340b095e64> ...

Optimizing unit <mux_9447359c10> ...

Optimizing unit <logical_f1acd27428> ...

Optimizing unit <mux_86a34309e7> ...

Optimizing unit <shift_82822b2849> ...

Optimizing unit <logical_1e8142cab4> ...

Optimizing unit <logical_0fa52c7c40> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <addsub_4ded11ba54> ...

Optimizing unit <addsub_41967782b8> ...

Optimizing unit <addsub_5a49cc39ae> ...

Optimizing unit <addsub_542df25df6> ...

Optimizing unit <lfsr_49df07576f> ...

Optimizing unit <addsub_b6f2d3b6eb> ...

Optimizing unit <addsub_8ebe8fc34c> ...

Optimizing unit <barrel_switcher_entity_8e86ad8b2b> ...

Optimizing unit <input_mux_entity_19565016bf> ...

Optimizing unit <walsh_entity_6332507c5f> ...

Optimizing unit <reorder_entity_f8fbd5db9c> ...

Optimizing unit <eq_fft0_entity_a3cb66ad46> ...

Optimizing unit <eq_fft1_entity_2fb49e7f53> ...

Optimizing unit <not_or_not_entity_8c5e725a77> ...

Optimizing unit <reordering_entity_6e66868728> ...

Optimizing unit <tt800_engine_entity_8eab8aba54> ...

Optimizing unit <sync_entity_ac6883115c> ...

Optimizing unit <aa_entity_83d96afb65> ...

Optimizing unit <ab_entity_0c1a63c33c> ...

Optimizing unit <xengine8_muxed_entity_cac8d4c9c9> ...

Optimizing unit <rpoco8_testbench_v11> ...
WARNING:Xst:1293 - FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_23> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_18> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_15> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_14> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_12> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_11> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_29> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_22> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_10> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_8> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_31> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_30> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_28> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_23> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_18> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_15> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_14> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_12> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_11> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_29> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_22> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_10> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_8> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_31> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_30> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_28> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_23> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_18> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_15> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_14> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_12> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_11> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_29> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_22> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_10> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_8> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_31> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_30> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_28> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_23> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_18> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_15> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_14> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_12> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_11> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_29> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_26> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_22> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_21> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_10> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_9> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_8> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_0> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_31> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_30> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_28> has a constant value of 0 in block <rpoco8_testbench_v11_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_0_32> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical2/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_20> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_19> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_18> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_17> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_16> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_15> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_14> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_13> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_12> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_11> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_0_0> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_0_1> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_0_2> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_0_35> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_0_36> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_0> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_1> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_2> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_35> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.
WARNING:Xst:2677 - Node <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_36> of sequential type is unconnected in block <rpoco8_testbench_v11_cw>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_10> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_13> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_20> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_16> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_17> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_22> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_24> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_19> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_25> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_27> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_29> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_10> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_13> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_20> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_16> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_22> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_17> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_19> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_24> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_25> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_27> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_29> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_10> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_13> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_20> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_16> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_22> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_17> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_24> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_19> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_25> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_27> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_29> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_8> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_10> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_13> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_20> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_16> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_17> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_22> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_24> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_19> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_25> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_27> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_29> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_8> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_8> 
INFO:Xst:2261 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch, which will be removed : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical3/latency_pipe_5_26_0_8> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following 3 FFs/Latches : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_cw> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 

Final Macro Processing ...

Processing Unit <rpoco8_testbench_v11_cw> :
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/cmult_4bit_em_a9772c0a44/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/cmult_4bit_em_c19d33fb0f/real_sum/op_mem_91_20_1_0>.
	Found 4-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay4/op_mem_20_24_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_143>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_142>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_141>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_140>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_139>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_138>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_137>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_136>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_135>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_134>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_133>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_132>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_131>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_130>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_129>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_128>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_127>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_126>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_125>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_124>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_123>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_122>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_121>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_120>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_119>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_118>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_117>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_116>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_115>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_114>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_113>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_112>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_111>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_110>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_109>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_108>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_107>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_106>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_105>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_104>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_103>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_102>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_101>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_100>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_99>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_98>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_97>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_96>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_95>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_94>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_93>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_92>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_91>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_90>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_89>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_88>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_87>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_86>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_85>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_84>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_83>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_82>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_81>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_80>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_79>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_78>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_77>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_76>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_75>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_74>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_73>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_71>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_70>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_69>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_68>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_67>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_66>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_65>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_64>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_63>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_62>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_61>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_60>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_59>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_58>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_57>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_56>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_55>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_54>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_53>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_52>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_51>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_50>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_49>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_48>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_47>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_46>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_45>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_44>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_43>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_42>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_41>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_40>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_39>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_38>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_37>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_36>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay5/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_143>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_142>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_141>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_140>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_139>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_138>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_137>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_136>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_135>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_134>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_133>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_132>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_131>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_130>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_129>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_128>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_127>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_126>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_125>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_124>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_123>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_122>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_121>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_120>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_119>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_118>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_117>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_116>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_115>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_114>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_113>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_112>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_111>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_110>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_109>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_108>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_107>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_106>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_105>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_104>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_103>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_102>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_101>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_100>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_99>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_98>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_97>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_96>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_95>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_94>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_93>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_92>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_91>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_90>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_89>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_88>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_87>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_86>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_85>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_84>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_83>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_82>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_81>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_80>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_79>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_78>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_77>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_76>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_75>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_74>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_73>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_72>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_71>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_70>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_69>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_68>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_67>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_66>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_65>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_64>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_63>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_62>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_61>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_60>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_59>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_58>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_57>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_56>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_55>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_54>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_53>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_52>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_51>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_50>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_49>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_48>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_47>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_46>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_45>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_44>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_43>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_42>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_41>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_40>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_39>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_38>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_37>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_36>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_35>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_34>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_33>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay1/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_143>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_142>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_141>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_140>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_139>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_138>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_137>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_136>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_135>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_134>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_133>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_132>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_131>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_130>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_129>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_128>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_127>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_126>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_125>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_124>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_123>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_122>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_121>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_120>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_119>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_118>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_117>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_116>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_115>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_114>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_113>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_112>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_111>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_110>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_109>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_108>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_107>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_106>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_105>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_104>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_103>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_102>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_101>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_100>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_99>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_98>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_97>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_96>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_95>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_94>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_93>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_92>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_91>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_90>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_89>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_88>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_87>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_86>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_85>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_84>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_83>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_82>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_81>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_80>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_79>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_78>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_77>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_76>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_75>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_74>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_73>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_72>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_71>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_70>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_69>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_68>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_67>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_66>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_65>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_64>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/reordering_6e66868728/delay2/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_32>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_33>.
	Found 2-bit shift register for signal <rpoco8_testbench_v11_x0/aa_1973c2cd86/cmult_4bit_em_8559f8a73e/real_sum/op_mem_91_20_1_34>.
	Found 4-bit shift register for signal <rpoco8_testbench_v11_x0/delay2/op_mem_20_24_3>.
	Found 4-bit shift register for signal <rpoco8_testbench_v11_x0/delay3/op_mem_20_24_3>.
Unit <rpoco8_testbench_v11_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4929
 Flip-Flops                                            : 4929
# Shift Registers                                      : 1524
 2-bit shift register                                  : 1521
 4-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : rpoco8_testbench_v11_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 3866

Cell Usage :
# BELS                             : 16543
#      GND                         : 268
#      INV                         : 189
#      LUT1                        : 2329
#      LUT2                        : 1432
#      LUT3                        : 762
#      LUT4                        : 89
#      LUT5                        : 486
#      LUT6                        : 1252
#      MUXCY                       : 4740
#      MUXF7                       : 17
#      VCC                         : 193
#      XORCY                       : 4786
# FlipFlops/Latches                : 7720
#      FD                          : 1
#      FDE                         : 6177
#      FDRE                        : 1407
#      FDSE                        : 135
# RAMS                             : 98
#      RAMB18                      : 16
#      RAMB36_EXP                  : 82
# Shift Registers                  : 2186
#      SRL16E                      : 598
#      SRLC16E                     : 1524
#      SRLC32E                     : 64
# DSPs                             : 82
#      DSP48E                      : 82
# Others                           : 6
#      fft_1024ch_core             : 2
#      pfb_core                    : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7720  out of  58880    13%  
 Number of Slice LUTs:                 8725  out of  58880    14%  
    Number used as Logic:              6539  out of  58880    11%  
    Number used as Memory:             2186  out of  24320     8%  
       Number used as SRL:             2186

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10994
   Number with an unused Flip Flop:    3274  out of  10994    29%  
   Number with an unused LUT:          2269  out of  10994    20%  
   Number of fully used LUT-FF pairs:  5451  out of  10994    49%  
   Number of unique control sets:       113

IO Utilization: 
 Number of IOs:                        3866
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               90  out of    244    36%  
    Number using Block RAM only:         90
 Number of DSP48Es:                      82  out of    640    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                       | Clock buffer(FF name)                                                                                                                                                                                                                             | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                                                                                                | NONE(persistentdff_inst/q)                                                                                                                                                                                                                        | 10086 |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/dbiterr                                                            | NONE(rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                            | 8     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/dbiterr                           | NONE(rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                           | 2     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/XST_GND:G)                                                                                                                        | NONE(rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                            | 64    |
rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)                                                      | NONE(rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                           | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.213ns (Maximum Frequency: 237.344MHz)
   Minimum input arrival time before clock: 2.269ns
   Maximum output required time after clock: 3.221ns
   Maximum combinational path delay: 1.660ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.213ns (frequency: 237.344MHz)
  Total number of paths / destination ports: 395126 / 17474
-------------------------------------------------------------------------
Delay:               4.213ns (Levels of Logic = 15)
  Source:            rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:       rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (q(0))
     end scope: 'BU2'
     end scope: 'rpoco8_testbench_v11_x0/counter2/comp6.core_instance6'
     LUT6:I0->O            1   0.094   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_lut(0) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_lut(0))
     MUXCY:S->O            1   0.372   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(0) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(1) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(2) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(3) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(3))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(4) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(4))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(5) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(5))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(6) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(6))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(7) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(7))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(8) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(8))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(9) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(9))
     MUXCY:CI->O          20   0.254   0.584  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(10) (rpoco8_testbench_v11_x0/relational1_op_net_x18)
     LUT2:I1->O           32   0.094   0.463  rpoco8_testbench_v11_x0/mux1/unregy_join_6_11 (rpoco8_testbench_v11_x0/counter2/core_sinit)
     begin scope: 'rpoco8_testbench_v11_x0/counter2/comp6.core_instance6'
     begin scope: 'BU2'
     FDRE:R                    0.573          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      4.213ns (2.092ns logic, 2.121ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3158 / 1333
-------------------------------------------------------------------------
Offset:              2.269ns (Levels of Logic = 4)
  Source:            rpoco8_testbench_v11_walsh_trig_sel_user_data_out(1) (PAD)
  Destination:       rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/counter3/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination Clock: clk rising

  Data Path: rpoco8_testbench_v11_walsh_trig_sel_user_data_out(1) to rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/counter3/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.000  rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_3 (rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_3)
     MUXF7:I1->O           2   0.254   0.485  rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_2_f7 (rpoco8_testbench_v11_x0/mux_y_net_x4)
     LUT4:I3->O           12   0.094   0.396  rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/logical5/fully_2_1_bit1 (rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/counter3/core_ce)
     begin scope: 'rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/counter3/comp1.core_instance1'
     begin scope: 'BU2'
     FDRE:CE                   0.213          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      2.269ns (1.388ns logic, 0.881ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3022 / 1879
-------------------------------------------------------------------------
Offset:              3.221ns (Levels of Logic = 4)
  Source:            rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin7_be6e0c9369/addressable_shift_register/comp0.core_instance0/BU2/U0/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg (FF)
  Destination:       rpoco8_testbench_v11_iadc4_7_data_in(31) (PAD)
  Source Clock:      clk rising

  Data Path: rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin7_be6e0c9369/addressable_shift_register/comp0.core_instance0/BU2/U0/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg to rpoco8_testbench_v11_iadc4_7_data_in(31)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC32E:CLK->Q        4   1.731   0.726  lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg (q(4))
     end scope: 'U0/i_bb_inst'
     end scope: 'BU2'
     end scope: 'rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin7_be6e0c9369/addressable_shift_register/comp0.core_instance0'
     LUT3:I0->O            1   0.094   0.576  rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/mux7_y_net_x0(7)_SW0 (N114)
     LUT6:I4->O            0   0.094   0.000  rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/mux7_y_net_x0(7) (rpoco8_testbench_v11_iadc4_7_data_in(31))
    ----------------------------------------
    Total                      3.221ns (1.919ns logic, 1.302ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 448 / 222
-------------------------------------------------------------------------
Delay:               1.660ns (Levels of Logic = 3)
  Source:            rpoco8_testbench_v11_walsh_trig_sel_user_data_out(1) (PAD)
  Destination:       rpoco8_testbench_v11_iadc0_3_we (PAD)

  Data Path: rpoco8_testbench_v11_walsh_trig_sel_user_data_out(1) to rpoco8_testbench_v11_iadc0_3_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.000  rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_3 (rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_3)
     MUXF7:I1->O           2   0.254   0.485  rpoco8_testbench_v11_x0/walsh_6332507c5f/mux/Mmux_unregy_join_6_1_2_f7 (rpoco8_testbench_v11_x0/mux_y_net_x4)
     LUT6:I5->O            0   0.094   0.000  rpoco8_testbench_v11_x0/freeze_cntr1_ab3f66f7e2/logical1/fully_2_1_bit1 (rpoco8_testbench_v11_adc0_3_we)
    ----------------------------------------
    Total                      1.660ns (1.175ns logic, 0.485ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 265.00 secs
Total CPU time to Xst completion: 263.60 secs
 
--> 


Total memory usage is 798564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1736 (   0 filtered)
Number of infos    :  233 (   0 filtered)

