Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 19:23:29 2025
| Host         : FT-6K64K74 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 33
+--------+----------+------------------+--------+
| Rule   | Severity | Description      | Checks |
+--------+----------+------------------+--------+
| DPIP-1 | Warning  | Input pipelining | 33     |
+--------+----------+------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg input design_1_i/object_detect_nnbw_0/inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


