Command: vcs -full64 -sverilog -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert \
-f filelist.f -top testbench -l compile.log
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Fri Dec  5 03:31:13 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'raid_pkg.sv'
Parsing design file 'spi_master_if.sv'
Parsing design file 'spi_slave_if.sv'
Parsing design file 'spi_master_driver.sv'
Parsing design file 'spi_master_monitor.sv'
Parsing design file 'raid_cov.sv'
Parsing design file 'raid_scoreboard.sv'
Parsing design file 'raid_env.sv'
Parsing design file 'raid_base_test.sv'
Parsing design file 'raid_tests.sv'
Parsing design file 'flash_stub.sv'
Parsing design file 'testbench.sv'
Parsing design file 'design.sv'
Parsing design file 'raider.v'
Parsing design file 'serial_interface.v'
Parsing design file 'flash_mux_miso.v'
Parsing design file 'flash_mux_no_miso.v'
Parsing design file 'host_mux.v'
Parsing design file 'instruction_decoder.v'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release U-2023.03-SP2_Full64 Copyright (c) 1991-2023 by Synopsys Inc.

Warning-[INTFDV] VCD dumping of interface/program/package
testbench.sv, 8
  Selective VCD dumping of interface 'spi_master_if' is not supported.  
  Selective VCD dumping for interfaces, packages and programs is not 
  supported.
  Use full VCD dumping '$dumpvars(0)', or use VPD or FSDB dumping, recompile 
  with '-debug_access'.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
6 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package raid_pkg
recompiling module spi_master_if
recompiling module spi_slave_if
recompiling module flash_stub
recompiling module testbench
All of 6 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _328_archive_1.so   SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/libBA.a \
-luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: 1.434 seconds to compile + .658 seconds to elab + .294 seconds to link
