Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 13 15:44:07 2022
| Host         : CB172-44 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[0]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[1]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[2]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[6]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[7]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_EN_reg/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_RS_reg/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[0]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[1]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/state_reg[2]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[3]/PRE, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[4]/PRE, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/LCD_DATA_reg[5]/PRE, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/oBusy_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/clock_en_reg/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[0]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[10]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[11]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[12]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[13]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[14]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[15]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[1]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[2]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[3]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[4]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[5]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[6]/CLR, design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/Inst_LCD_master/cnt_reg[7]/CLR (the first 15 of 17 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[10]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[11]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[12]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[13]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[14]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[15]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[16]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[17]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[18]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[19]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/CLR, design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on iReset_n relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LCD_DATA[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LCD_EN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LCD_RS relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on TX relative to clock(s) clk_fpga_0
Related violations: <none>


