

================================================================
== Vivado HLS Report for 'histogram_reduce'
================================================================
* Date:           Wed Dec 23 12:51:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 2.590 us | 2.590 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     73|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      68|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      68|    130|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln27_fu_100_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_88_p2               |     +    |      0|  0|  15|           9|           1|
    |icmp_ln25_fu_82_p2       |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  73|          54|          47|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_71               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   13|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln27_reg_130                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_71                       |   9|   0|    9|          0|
    |icmp_ln25_reg_106                |   1|   0|    1|          0|
    |icmp_ln25_reg_106_pp0_iter1_reg  |   1|   0|    1|          0|
    |zext_ln27_reg_115                |   9|   0|   64|         55|
    |zext_ln27_reg_115_pp0_iter1_reg  |   9|   0|   64|         55|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  68|   0|  178|        110|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_start           |  in |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_done            | out |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_idle            | out |    1| ap_ctrl_hs | histogram_reduce | return value |
|ap_ready           | out |    1| ap_ctrl_hs | histogram_reduce | return value |
|hist1_address0     | out |    8|  ap_memory |       hist1      |     array    |
|hist1_ce0          | out |    1|  ap_memory |       hist1      |     array    |
|hist1_q0           |  in |   32|  ap_memory |       hist1      |     array    |
|hist2_address0     | out |    8|  ap_memory |       hist2      |     array    |
|hist2_ce0          | out |    1|  ap_memory |       hist2      |     array    |
|hist2_q0           |  in |   32|  ap_memory |       hist2      |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |   32|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

