SET addpads = false
SET asysymbol = true
SET createndf = false
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET removerpms = false
SET simulationfiles = Behavioral
SET workingdirectory = ./tmp/
SET designentry = Verilog
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = spartan3e
SET device = xc3s500e
SET package = fg320
SET speedgrade = -5
SET FlowVendor = Foundation_ISE
SET VerilogSim = True
SET VHDLSim = True
