

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sat Apr 15 16:50:20 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gaussian_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.42|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  4477273|    1|  4477273|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration |  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1  |  4377372|  4477236| 263 ~ 269 |          -|          -|  16644|    no    |
        +----------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     682|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     576|     640|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    3466|
|Register         |        -|      -|    5009|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|    5585|    4788|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |gaussian_kernel_sdiv_32ns_32ns_32_36_seq_U7  |gaussian_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |gaussian_kernel_srem_32ns_32ns_32_36_seq_U6  |gaussian_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                          |        0|      0|  576|  640|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_U  |compute_stencil_buf  |        1|  0|   0|   261|   16|     1|         4176|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|   261|   16|     1|         4176|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_2621_p2  |     +    |      0|  0|  15|          15|           1|
    |p_fu_2676_p2              |     +    |      0|  0|  32|          32|          32|
    |q_fu_2730_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_2832_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp12_fu_2860_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp14_fu_2888_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp18_fu_2906_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp19_fu_2911_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp1_fu_2804_p2           |     +    |      0|  0|  14|          14|          14|
    |tmp20_fu_3059_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp21_fu_3063_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp22_fu_2967_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp23_fu_2971_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp24_fu_2999_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp25_fu_3003_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp26_fu_2894_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp27_fu_3031_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp28_fu_3146_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp29_fu_3126_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp30_fu_3159_p2          |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_2954_p2           |     +    |      0|  0|  14|          14|          14|
    |tmp_15_cast_fu_2650_p2    |     +    |      0|  0|   6|           4|           6|
    |tmp_16_fu_2916_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_21_fu_3068_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_27_fu_2976_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_34_fu_3008_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_3_fu_2681_p2          |     +    |      0|  0|  15|          10|          15|
    |tmp_40_fu_3037_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_42_fu_3164_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_6_fu_2607_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_2611_p2          |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_2660_p2          |     -    |      0|  0|  15|           9|          15|
    |p_neg_t_fu_2698_p2        |     -    |      0|  0|  10|           1|          10|
    |tmp_12_fu_2791_p2         |     -    |      0|  0|  16|          16|          16|
    |tmp_18_fu_2942_p2         |     -    |      0|  0|  16|          16|          16|
    |tmp_24_fu_2820_p2         |     -    |      0|  0|  16|          16|          16|
    |tmp_30_fu_3106_p2         |     -    |      0|  0|  16|          16|          16|
    |tmp_31_fu_2848_p2         |     -    |      0|  0|  16|          16|          16|
    |tmp_37_fu_2876_p2         |     -    |      0|  0|   8|          16|          16|
    |tmp_5_fu_2601_p2          |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_2585_p2          |     -    |      0|  0|  32|          32|          32|
    |or_cond2_fu_2773_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp16_fu_2762_p2          |    and   |      0|  0|   1|           1|           1|
    |tmp17_fu_2768_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_2615_p2      |   icmp   |      0|  0|   6|          15|          15|
    |slt1_fu_2748_p2           |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_2735_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_2739_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_2758_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_fu_2640_p2          |   icmp   |      0|  0|   6|          15|           9|
    |tmp_4_fu_2718_p3          |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_2752_p2           |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_2743_p2            |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 682|         863|         876|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  891|        307|    1|        307|
    |input_index_reg_2522             |   15|          2|   15|         30|
    |reg_2545                         |   16|          2|   16|         32|
    |reg_2551                         |   16|          2|   16|         32|
    |reg_2557                         |   16|          2|   16|         32|
    |stencil_buf_addr_1_loc_reg_2534  |   16|          2|   16|         32|
    |stencil_buf_address0             |  576|        197|    9|       1773|
    |stencil_buf_address1             |  576|        197|    9|       1773|
    |stencil_buf_d0                   |  672|        131|   16|       2096|
    |stencil_buf_d1                   |  672|        130|   16|       2080|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 3466|        972|  130|       8187|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  306|   0|  306|          0|
    |input_index_1_reg_4693           |   15|   0|   15|          0|
    |input_index_reg_2522             |   15|   0|   15|          0|
    |input_load_reg_4712              |   16|   0|   16|          0|
    |or_cond2_reg_4884                |    1|   0|    1|          0|
    |p_reg_4857                       |   32|   0|   32|          0|
    |q_reg_4868                       |   32|   0|   32|          0|
    |reg_2545                         |   16|   0|   16|          0|
    |reg_2551                         |   16|   0|   16|          0|
    |reg_2557                         |   16|   0|   16|          0|
    |slt_reg_4874                     |    1|   0|    1|          0|
    |stencil_buf_addr_1_loc_reg_2534  |   16|   0|   16|          0|
    |stencil_buf_load_100_reg_5349    |   16|   0|   16|          0|
    |stencil_buf_load_101_reg_5354    |   16|   0|   16|          0|
    |stencil_buf_load_102_reg_5359    |   16|   0|   16|          0|
    |stencil_buf_load_103_reg_5364    |   16|   0|   16|          0|
    |stencil_buf_load_104_reg_5369    |   16|   0|   16|          0|
    |stencil_buf_load_105_reg_5374    |   16|   0|   16|          0|
    |stencil_buf_load_106_reg_5379    |   16|   0|   16|          0|
    |stencil_buf_load_107_reg_5384    |   16|   0|   16|          0|
    |stencil_buf_load_108_reg_5389    |   16|   0|   16|          0|
    |stencil_buf_load_109_reg_5394    |   16|   0|   16|          0|
    |stencil_buf_load_10_reg_4768     |   16|   0|   16|          0|
    |stencil_buf_load_110_reg_5399    |   16|   0|   16|          0|
    |stencil_buf_load_111_reg_5404    |   16|   0|   16|          0|
    |stencil_buf_load_112_reg_5409    |   16|   0|   16|          0|
    |stencil_buf_load_113_reg_5414    |   16|   0|   16|          0|
    |stencil_buf_load_114_reg_5419    |   16|   0|   16|          0|
    |stencil_buf_load_115_reg_5424    |   16|   0|   16|          0|
    |stencil_buf_load_116_reg_5429    |   16|   0|   16|          0|
    |stencil_buf_load_117_reg_5434    |   16|   0|   16|          0|
    |stencil_buf_load_118_reg_5439    |   16|   0|   16|          0|
    |stencil_buf_load_119_reg_5444    |   16|   0|   16|          0|
    |stencil_buf_load_11_reg_4774     |   16|   0|   16|          0|
    |stencil_buf_load_120_reg_5449    |   16|   0|   16|          0|
    |stencil_buf_load_121_reg_5454    |   16|   0|   16|          0|
    |stencil_buf_load_122_reg_5459    |   16|   0|   16|          0|
    |stencil_buf_load_123_reg_5464    |   16|   0|   16|          0|
    |stencil_buf_load_124_reg_5469    |   16|   0|   16|          0|
    |stencil_buf_load_125_reg_5474    |   16|   0|   16|          0|
    |stencil_buf_load_126_reg_5479    |   16|   0|   16|          0|
    |stencil_buf_load_127_reg_5484    |   16|   0|   16|          0|
    |stencil_buf_load_128_reg_5489    |   16|   0|   16|          0|
    |stencil_buf_load_129_reg_5494    |   16|   0|   16|          0|
    |stencil_buf_load_12_reg_4780     |   16|   0|   16|          0|
    |stencil_buf_load_130_reg_5499    |   16|   0|   16|          0|
    |stencil_buf_load_131_reg_5504    |   16|   0|   16|          0|
    |stencil_buf_load_132_reg_5509    |   16|   0|   16|          0|
    |stencil_buf_load_133_reg_5514    |   16|   0|   16|          0|
    |stencil_buf_load_134_reg_5519    |   16|   0|   16|          0|
    |stencil_buf_load_135_reg_5524    |   16|   0|   16|          0|
    |stencil_buf_load_136_reg_5529    |   16|   0|   16|          0|
    |stencil_buf_load_137_reg_5534    |   16|   0|   16|          0|
    |stencil_buf_load_138_reg_5539    |   16|   0|   16|          0|
    |stencil_buf_load_139_reg_5544    |   16|   0|   16|          0|
    |stencil_buf_load_13_reg_4786     |   16|   0|   16|          0|
    |stencil_buf_load_140_reg_5549    |   16|   0|   16|          0|
    |stencil_buf_load_141_reg_5554    |   16|   0|   16|          0|
    |stencil_buf_load_142_reg_5559    |   16|   0|   16|          0|
    |stencil_buf_load_143_reg_5564    |   16|   0|   16|          0|
    |stencil_buf_load_144_reg_5569    |   16|   0|   16|          0|
    |stencil_buf_load_145_reg_5574    |   16|   0|   16|          0|
    |stencil_buf_load_146_reg_5579    |   16|   0|   16|          0|
    |stencil_buf_load_147_reg_5584    |   16|   0|   16|          0|
    |stencil_buf_load_148_reg_5589    |   16|   0|   16|          0|
    |stencil_buf_load_149_reg_5594    |   16|   0|   16|          0|
    |stencil_buf_load_14_reg_4793     |   16|   0|   16|          0|
    |stencil_buf_load_150_reg_5599    |   16|   0|   16|          0|
    |stencil_buf_load_151_reg_5604    |   16|   0|   16|          0|
    |stencil_buf_load_152_reg_5609    |   16|   0|   16|          0|
    |stencil_buf_load_153_reg_5614    |   16|   0|   16|          0|
    |stencil_buf_load_154_reg_5619    |   16|   0|   16|          0|
    |stencil_buf_load_155_reg_5624    |   16|   0|   16|          0|
    |stencil_buf_load_156_reg_5629    |   16|   0|   16|          0|
    |stencil_buf_load_157_reg_5634    |   16|   0|   16|          0|
    |stencil_buf_load_158_reg_5639    |   16|   0|   16|          0|
    |stencil_buf_load_159_reg_5644    |   16|   0|   16|          0|
    |stencil_buf_load_15_reg_4799     |   16|   0|   16|          0|
    |stencil_buf_load_160_reg_5649    |   16|   0|   16|          0|
    |stencil_buf_load_161_reg_5654    |   16|   0|   16|          0|
    |stencil_buf_load_162_reg_5659    |   16|   0|   16|          0|
    |stencil_buf_load_163_reg_5664    |   16|   0|   16|          0|
    |stencil_buf_load_164_reg_5669    |   16|   0|   16|          0|
    |stencil_buf_load_165_reg_5674    |   16|   0|   16|          0|
    |stencil_buf_load_166_reg_5679    |   16|   0|   16|          0|
    |stencil_buf_load_167_reg_5684    |   16|   0|   16|          0|
    |stencil_buf_load_168_reg_5689    |   16|   0|   16|          0|
    |stencil_buf_load_169_reg_5694    |   16|   0|   16|          0|
    |stencil_buf_load_16_reg_4805     |   16|   0|   16|          0|
    |stencil_buf_load_170_reg_5699    |   16|   0|   16|          0|
    |stencil_buf_load_171_reg_5704    |   16|   0|   16|          0|
    |stencil_buf_load_172_reg_5709    |   16|   0|   16|          0|
    |stencil_buf_load_173_reg_5714    |   16|   0|   16|          0|
    |stencil_buf_load_174_reg_5719    |   16|   0|   16|          0|
    |stencil_buf_load_175_reg_5724    |   16|   0|   16|          0|
    |stencil_buf_load_176_reg_5729    |   16|   0|   16|          0|
    |stencil_buf_load_177_reg_5734    |   16|   0|   16|          0|
    |stencil_buf_load_178_reg_5739    |   16|   0|   16|          0|
    |stencil_buf_load_179_reg_5744    |   16|   0|   16|          0|
    |stencil_buf_load_17_reg_4811     |   16|   0|   16|          0|
    |stencil_buf_load_180_reg_5749    |   16|   0|   16|          0|
    |stencil_buf_load_181_reg_5754    |   16|   0|   16|          0|
    |stencil_buf_load_182_reg_5759    |   16|   0|   16|          0|
    |stencil_buf_load_183_reg_5764    |   16|   0|   16|          0|
    |stencil_buf_load_184_reg_5769    |   16|   0|   16|          0|
    |stencil_buf_load_185_reg_5774    |   16|   0|   16|          0|
    |stencil_buf_load_186_reg_5779    |   16|   0|   16|          0|
    |stencil_buf_load_187_reg_5784    |   16|   0|   16|          0|
    |stencil_buf_load_188_reg_5789    |   16|   0|   16|          0|
    |stencil_buf_load_189_reg_5794    |   16|   0|   16|          0|
    |stencil_buf_load_18_reg_4817     |   16|   0|   16|          0|
    |stencil_buf_load_190_reg_5799    |   16|   0|   16|          0|
    |stencil_buf_load_191_reg_5804    |   16|   0|   16|          0|
    |stencil_buf_load_192_reg_5809    |   16|   0|   16|          0|
    |stencil_buf_load_193_reg_5814    |   16|   0|   16|          0|
    |stencil_buf_load_194_reg_5819    |   16|   0|   16|          0|
    |stencil_buf_load_195_reg_5824    |   16|   0|   16|          0|
    |stencil_buf_load_196_reg_5829    |   16|   0|   16|          0|
    |stencil_buf_load_197_reg_5834    |   16|   0|   16|          0|
    |stencil_buf_load_198_reg_5839    |   16|   0|   16|          0|
    |stencil_buf_load_199_reg_5844    |   16|   0|   16|          0|
    |stencil_buf_load_19_reg_4824     |   16|   0|   16|          0|
    |stencil_buf_load_200_reg_5849    |   16|   0|   16|          0|
    |stencil_buf_load_201_reg_5854    |   16|   0|   16|          0|
    |stencil_buf_load_202_reg_5859    |   16|   0|   16|          0|
    |stencil_buf_load_203_reg_5864    |   16|   0|   16|          0|
    |stencil_buf_load_204_reg_5869    |   16|   0|   16|          0|
    |stencil_buf_load_205_reg_5874    |   16|   0|   16|          0|
    |stencil_buf_load_206_reg_5879    |   16|   0|   16|          0|
    |stencil_buf_load_207_reg_5884    |   16|   0|   16|          0|
    |stencil_buf_load_208_reg_5889    |   16|   0|   16|          0|
    |stencil_buf_load_209_reg_5894    |   16|   0|   16|          0|
    |stencil_buf_load_20_reg_4830     |   16|   0|   16|          0|
    |stencil_buf_load_210_reg_5899    |   16|   0|   16|          0|
    |stencil_buf_load_211_reg_5904    |   16|   0|   16|          0|
    |stencil_buf_load_212_reg_5909    |   16|   0|   16|          0|
    |stencil_buf_load_213_reg_5914    |   16|   0|   16|          0|
    |stencil_buf_load_214_reg_5919    |   16|   0|   16|          0|
    |stencil_buf_load_215_reg_5924    |   16|   0|   16|          0|
    |stencil_buf_load_216_reg_5929    |   16|   0|   16|          0|
    |stencil_buf_load_217_reg_5934    |   16|   0|   16|          0|
    |stencil_buf_load_218_reg_5939    |   16|   0|   16|          0|
    |stencil_buf_load_219_reg_5944    |   16|   0|   16|          0|
    |stencil_buf_load_21_reg_4836     |   16|   0|   16|          0|
    |stencil_buf_load_220_reg_5949    |   16|   0|   16|          0|
    |stencil_buf_load_221_reg_5954    |   16|   0|   16|          0|
    |stencil_buf_load_222_reg_5959    |   16|   0|   16|          0|
    |stencil_buf_load_223_reg_5964    |   16|   0|   16|          0|
    |stencil_buf_load_224_reg_5969    |   16|   0|   16|          0|
    |stencil_buf_load_225_reg_5974    |   16|   0|   16|          0|
    |stencil_buf_load_226_reg_5979    |   16|   0|   16|          0|
    |stencil_buf_load_227_reg_5984    |   16|   0|   16|          0|
    |stencil_buf_load_228_reg_5989    |   16|   0|   16|          0|
    |stencil_buf_load_229_reg_5994    |   16|   0|   16|          0|
    |stencil_buf_load_22_reg_4842     |   16|   0|   16|          0|
    |stencil_buf_load_230_reg_5999    |   16|   0|   16|          0|
    |stencil_buf_load_231_reg_6004    |   16|   0|   16|          0|
    |stencil_buf_load_232_reg_6009    |   16|   0|   16|          0|
    |stencil_buf_load_233_reg_6014    |   16|   0|   16|          0|
    |stencil_buf_load_234_reg_6019    |   16|   0|   16|          0|
    |stencil_buf_load_235_reg_6024    |   16|   0|   16|          0|
    |stencil_buf_load_236_reg_6029    |   16|   0|   16|          0|
    |stencil_buf_load_237_reg_6034    |   16|   0|   16|          0|
    |stencil_buf_load_238_reg_6039    |   16|   0|   16|          0|
    |stencil_buf_load_239_reg_6044    |   16|   0|   16|          0|
    |stencil_buf_load_240_reg_6049    |   16|   0|   16|          0|
    |stencil_buf_load_241_reg_6054    |   16|   0|   16|          0|
    |stencil_buf_load_242_reg_6059    |   16|   0|   16|          0|
    |stencil_buf_load_243_reg_6064    |   16|   0|   16|          0|
    |stencil_buf_load_244_reg_6069    |   16|   0|   16|          0|
    |stencil_buf_load_245_reg_6074    |   16|   0|   16|          0|
    |stencil_buf_load_246_reg_6079    |   16|   0|   16|          0|
    |stencil_buf_load_247_reg_6084    |   16|   0|   16|          0|
    |stencil_buf_load_248_reg_6089    |   16|   0|   16|          0|
    |stencil_buf_load_249_reg_6094    |   16|   0|   16|          0|
    |stencil_buf_load_250_reg_6099    |   16|   0|   16|          0|
    |stencil_buf_load_251_reg_6104    |   16|   0|   16|          0|
    |stencil_buf_load_252_reg_6109    |   16|   0|   16|          0|
    |stencil_buf_load_253_reg_6114    |   16|   0|   16|          0|
    |stencil_buf_load_254_reg_6119    |   16|   0|   16|          0|
    |stencil_buf_load_255_reg_6124    |   16|   0|   16|          0|
    |stencil_buf_load_256_reg_6129    |   16|   0|   16|          0|
    |stencil_buf_load_257_reg_6134    |   16|   0|   16|          0|
    |stencil_buf_load_258_reg_6139    |   16|   0|   16|          0|
    |stencil_buf_load_26_reg_4979     |   16|   0|   16|          0|
    |stencil_buf_load_27_reg_4984     |   16|   0|   16|          0|
    |stencil_buf_load_28_reg_4989     |   16|   0|   16|          0|
    |stencil_buf_load_29_reg_4994     |   16|   0|   16|          0|
    |stencil_buf_load_2_reg_4718      |   16|   0|   16|          0|
    |stencil_buf_load_30_reg_4999     |   16|   0|   16|          0|
    |stencil_buf_load_31_reg_5004     |   16|   0|   16|          0|
    |stencil_buf_load_32_reg_5009     |   16|   0|   16|          0|
    |stencil_buf_load_33_reg_5014     |   16|   0|   16|          0|
    |stencil_buf_load_34_reg_5019     |   16|   0|   16|          0|
    |stencil_buf_load_35_reg_5024     |   16|   0|   16|          0|
    |stencil_buf_load_36_reg_5029     |   16|   0|   16|          0|
    |stencil_buf_load_37_reg_5034     |   16|   0|   16|          0|
    |stencil_buf_load_38_reg_5039     |   16|   0|   16|          0|
    |stencil_buf_load_39_reg_5044     |   16|   0|   16|          0|
    |stencil_buf_load_3_reg_4724      |   16|   0|   16|          0|
    |stencil_buf_load_40_reg_5049     |   16|   0|   16|          0|
    |stencil_buf_load_41_reg_5054     |   16|   0|   16|          0|
    |stencil_buf_load_42_reg_5059     |   16|   0|   16|          0|
    |stencil_buf_load_43_reg_5064     |   16|   0|   16|          0|
    |stencil_buf_load_44_reg_5069     |   16|   0|   16|          0|
    |stencil_buf_load_45_reg_5074     |   16|   0|   16|          0|
    |stencil_buf_load_46_reg_5079     |   16|   0|   16|          0|
    |stencil_buf_load_47_reg_5084     |   16|   0|   16|          0|
    |stencil_buf_load_48_reg_5089     |   16|   0|   16|          0|
    |stencil_buf_load_49_reg_5094     |   16|   0|   16|          0|
    |stencil_buf_load_4_reg_4731      |   16|   0|   16|          0|
    |stencil_buf_load_50_reg_5099     |   16|   0|   16|          0|
    |stencil_buf_load_51_reg_5104     |   16|   0|   16|          0|
    |stencil_buf_load_52_reg_5109     |   16|   0|   16|          0|
    |stencil_buf_load_53_reg_5114     |   16|   0|   16|          0|
    |stencil_buf_load_54_reg_5119     |   16|   0|   16|          0|
    |stencil_buf_load_55_reg_5124     |   16|   0|   16|          0|
    |stencil_buf_load_56_reg_5129     |   16|   0|   16|          0|
    |stencil_buf_load_57_reg_5134     |   16|   0|   16|          0|
    |stencil_buf_load_58_reg_5139     |   16|   0|   16|          0|
    |stencil_buf_load_59_reg_5144     |   16|   0|   16|          0|
    |stencil_buf_load_5_reg_4737      |   16|   0|   16|          0|
    |stencil_buf_load_60_reg_5149     |   16|   0|   16|          0|
    |stencil_buf_load_61_reg_5154     |   16|   0|   16|          0|
    |stencil_buf_load_62_reg_5159     |   16|   0|   16|          0|
    |stencil_buf_load_63_reg_5164     |   16|   0|   16|          0|
    |stencil_buf_load_64_reg_5169     |   16|   0|   16|          0|
    |stencil_buf_load_65_reg_5174     |   16|   0|   16|          0|
    |stencil_buf_load_66_reg_5179     |   16|   0|   16|          0|
    |stencil_buf_load_67_reg_5184     |   16|   0|   16|          0|
    |stencil_buf_load_68_reg_5189     |   16|   0|   16|          0|
    |stencil_buf_load_69_reg_5194     |   16|   0|   16|          0|
    |stencil_buf_load_6_reg_4743      |   16|   0|   16|          0|
    |stencil_buf_load_70_reg_5199     |   16|   0|   16|          0|
    |stencil_buf_load_71_reg_5204     |   16|   0|   16|          0|
    |stencil_buf_load_72_reg_5209     |   16|   0|   16|          0|
    |stencil_buf_load_73_reg_5214     |   16|   0|   16|          0|
    |stencil_buf_load_74_reg_5219     |   16|   0|   16|          0|
    |stencil_buf_load_75_reg_5224     |   16|   0|   16|          0|
    |stencil_buf_load_76_reg_5229     |   16|   0|   16|          0|
    |stencil_buf_load_77_reg_5234     |   16|   0|   16|          0|
    |stencil_buf_load_78_reg_5239     |   16|   0|   16|          0|
    |stencil_buf_load_79_reg_5244     |   16|   0|   16|          0|
    |stencil_buf_load_7_reg_4749      |   16|   0|   16|          0|
    |stencil_buf_load_80_reg_5249     |   16|   0|   16|          0|
    |stencil_buf_load_81_reg_5254     |   16|   0|   16|          0|
    |stencil_buf_load_82_reg_5259     |   16|   0|   16|          0|
    |stencil_buf_load_83_reg_5264     |   16|   0|   16|          0|
    |stencil_buf_load_84_reg_5269     |   16|   0|   16|          0|
    |stencil_buf_load_85_reg_5274     |   16|   0|   16|          0|
    |stencil_buf_load_86_reg_5279     |   16|   0|   16|          0|
    |stencil_buf_load_87_reg_5284     |   16|   0|   16|          0|
    |stencil_buf_load_88_reg_5289     |   16|   0|   16|          0|
    |stencil_buf_load_89_reg_5294     |   16|   0|   16|          0|
    |stencil_buf_load_8_reg_4755      |   16|   0|   16|          0|
    |stencil_buf_load_90_reg_5299     |   16|   0|   16|          0|
    |stencil_buf_load_91_reg_5304     |   16|   0|   16|          0|
    |stencil_buf_load_92_reg_5309     |   16|   0|   16|          0|
    |stencil_buf_load_93_reg_5314     |   16|   0|   16|          0|
    |stencil_buf_load_94_reg_5319     |   16|   0|   16|          0|
    |stencil_buf_load_95_reg_5324     |   16|   0|   16|          0|
    |stencil_buf_load_96_reg_5329     |   16|   0|   16|          0|
    |stencil_buf_load_97_reg_5334     |   16|   0|   16|          0|
    |stencil_buf_load_98_reg_5339     |   16|   0|   16|          0|
    |stencil_buf_load_99_reg_5344     |   16|   0|   16|          0|
    |stencil_buf_load_9_reg_4762      |   16|   0|   16|          0|
    |tile_index_dim0_reg_3222         |   32|   0|   32|          0|
    |tile_index_dim1_reg_3228         |   32|   0|   32|          0|
    |tmp10_reg_4903                   |   14|   0|   14|          0|
    |tmp12_reg_4913                   |   14|   0|   14|          0|
    |tmp14_reg_4918                   |   14|   0|   14|          0|
    |tmp1_reg_4893                    |   14|   0|   14|          0|
    |tmp26_reg_4923                   |   16|   0|   16|          0|
    |tmp29_reg_4969                   |   15|   0|   15|          0|
    |tmp6_reg_4938                    |   14|   0|   14|          0|
    |tmp_10_reg_4879                  |    1|   0|    1|          0|
    |tmp_12_reg_4888                  |   15|   0|   16|          1|
    |tmp_18_reg_4933                  |   15|   0|   16|          1|
    |tmp_19_reg_4698                  |    1|   0|    1|          0|
    |tmp_24_reg_4898                  |   15|   0|   16|          1|
    |tmp_2_reg_4848                   |    1|   0|    1|          0|
    |tmp_30_reg_4964                  |   15|   0|   16|          1|
    |tmp_31_reg_4908                  |   15|   0|   16|          1|
    |tmp_33_reg_4928                  |   12|   0|   12|          0|
    |tmp_3_reg_4863                   |   15|   0|   15|          0|
    |tmp_43_reg_4959                  |   12|   0|   12|          0|
    |tmp_49_reg_4943                  |   12|   0|   12|          0|
    |tmp_54_reg_4949                  |   12|   0|   12|          0|
    |tmp_59_reg_4954                  |   12|   0|   12|          0|
    |tmp_5_reg_3250                   |   30|   0|   32|          2|
    |tmp_60_cast_reg_4974             |   12|   0|   12|          0|
    |tmp_6_reg_3382                   |   32|   0|   32|          0|
    |tmp_7_reg_3387                   |   32|   0|   32|          0|
    |tmp_9_reg_4852                   |    9|   0|    9|          0|
    |tmp_s_reg_3245                   |   30|   0|   32|          2|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 5009|   0| 5018|          9|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |         compute         | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |         compute         | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |         compute         | return value |
|ap_done                  | out |    1| ap_ctrl_hs |         compute         | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |         compute         | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |         compute         | return value |
|compute_flag             |  in |    1|   ap_none  |       compute_flag      |    scalar    |
|output_r_address0        | out |   14|  ap_memory |         output_r        |     array    |
|output_r_ce0             | out |    1|  ap_memory |         output_r        |     array    |
|output_r_we0             | out |    1|  ap_memory |         output_r        |     array    |
|output_r_d0              | out |   12|  ap_memory |         output_r        |     array    |
|input_r_address0         | out |   14|  ap_memory |         input_r         |     array    |
|input_r_ce0              | out |    1|  ap_memory |         input_r         |     array    |
|input_r_q0               |  in |   16|  ap_memory |         input_r         |     array    |
|tile_index               |  in |   32|   ap_none  |        tile_index       |    scalar    |
|tile_num_dim0            |  in |   32|   ap_none  |      tile_num_dim0      |    scalar    |
|var_gaussian_y_extent_0  |  in |   32|   ap_none  | var_gaussian_y_extent_0 |    scalar    |
|var_gaussian_y_extent_1  |  in |   32|   ap_none  | var_gaussian_y_extent_1 |    scalar    |
|var_gaussian_y_min_0     |  in |   32|   ap_none  |   var_gaussian_y_min_0  |    scalar    |
|var_gaussian_y_min_1     |  in |   32|   ap_none  |   var_gaussian_y_min_1  |    scalar    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

