#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 18 10:54:55 2020
# Process ID: 17456
# Current directory: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9112 C:\Users\David\Dropbox\LRPC Code\hardware\ROLLO Encrypt\ROLLO-III-Encrypt\ROLLO-III-Encrypt.xpr
# Log file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/vivado.log
# Journal file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
set_property top ROLLO_III_Encrypt [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:03:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 933.586 ; gain = 8.258
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:26:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 942.934 ; gain = 3.391
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:36:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 945.410 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:41:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 945.410 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:45:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 945.410 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:47:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 951.117 ; gain = 1.305
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 18 11:50:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 955.145 ; gain = 4.027
set_property top encrypt_top_tb [get_filesets sim_1]
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module K_Gen_Ctrl
# -- Compiling module RegFiles
# -- Compiling module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Compiling module ROLLO_III_Encrypt
# -- Compiling module encrypt_top_tb
# -- Compiling module f_permutation
# -- Compiling module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Compiling module keccak
# -- Compiling module keccak_tb
# -- Compiling module mem_dp
# -- Compiling module mem_sp
# -- Compiling module mul_ctrl
# -- Compiling module processor_AB
# -- Compiling module padder
# -- Compiling module padder1
# -- Compiling module prng
# ** Error: ../../../../Verilog/RNG/prng_tb.v(38): (vlog-2163) Macro `R is undefined.
# 
# ** Error: ../../../../Verilog/RNG/prng_tb.v(38): (vlog-2163) Macro `D is undefined.
# 
# -- Compiling module rconst
# -- Compiling module rconst_200
# -- Compiling module round
# -- Compiling module round_200
# ** Error: ../../../../Verilog/SHA3/mem_dp.v(8): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/SHA3/mem_dp.v(9): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Warning: ../../../../Verilog/SHA3/mem_dp.v(11): (vlog-2275) 'mem_dp' already exists and will be overwritten.
# 
# ** Error: ../../../../Verilog/SHA3/mem_sp.v(8): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/SHA3/mem_sp.v(9): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Warning: ../../../../Verilog/SHA3/mem_sp.v(11): (vlog-2275) 'mem_sp' already exists and will be overwritten.
# 
# ** Warning: ../../../../Verilog/Gaussian Elimination/comb_SA-Original.v(1): (vlog-2275) 'comb_SA' already exists and will be overwritten.
# 
# -- Compiling module comb_SA
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 46
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module K_Gen_Ctrl
# -- Compiling module RegFiles
# -- Compiling module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Compiling module ROLLO_III_Encrypt
# -- Compiling module encrypt_top_tb
# -- Compiling module f_permutation
# -- Compiling module f_permutation_200
# -- Compiling module gf2m_mul
# -- Compiling module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Compiling module keccak
# -- Compiling module keccak_tb
# -- Compiling module mem_dp
# -- Compiling module mem_sp
# -- Compiling module mul_ctrl
# -- Compiling module processor_AB
# -- Compiling module padder
# -- Compiling module padder1
# -- Compiling module prng
# ** Error: ../../../../Verilog/RNG/prng_tb.v(38): (vlog-2163) Macro `R is undefined.
# 
# ** Error: ../../../../Verilog/RNG/prng_tb.v(38): (vlog-2163) Macro `D is undefined.
# 
# -- Compiling module rconst
# -- Compiling module rconst_200
# -- Compiling module round
# -- Compiling module round_200
# ** Error: ../../../../Verilog/SHA3/mem_dp.v(8): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/SHA3/mem_dp.v(9): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Warning: ../../../../Verilog/SHA3/mem_dp.v(11): (vlog-2275) 'mem_dp' already exists and will be overwritten.
# 
# ** Error: ../../../../Verilog/SHA3/mem_sp.v(8): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/SHA3/mem_sp.v(9): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Warning: ../../../../Verilog/SHA3/mem_sp.v(11): (vlog-2275) 'mem_sp' already exists and will be overwritten.
# 
# ** Warning: ../../../../Verilog/Gaussian Elimination/comb_SA-Original.v(1): (vlog-2275) 'comb_SA' already exists and will be overwritten.
# 
# -- Compiling module comb_SA
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encr..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/de..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 976.203 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 976.203 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/SHA3/mem_sp.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/SHA3/mem_sp.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/SHA3/mem_dp.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/SHA3/mem_dp.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/RNG/prng_tb.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/RNG/prng_tb.v}}
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Compiling module rconst
# -- Compiling module rconst_200
# -- Compiling module round
# -- Compiling module round_200
# ** Warning: ../../../../Verilog/Gaussian Elimination/comb_SA-Original.v(1): (vlog-2275) 'comb_SA' already exists and will be overwritten.
# 
# -- Compiling module comb_SA
# 
# Top level modules:
# 	encrypt_top_tb
# 	keccak_tb
# 	padder1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=5896)
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/Gaussian Elimination/comb_SA-Original.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/Gaussian Elimination/comb_SA-Original.v}}
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon May 18 14:47:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 980.527 ; gain = 2.371
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Compiling module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# 
# Top level modules:
# 	encrypt_top_tb
# 	keccak_tb
# 	padder1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=18588)
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Compiling module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 42
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Compiling module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Compiling module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encr..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/de..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 42
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encr..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/de..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 42
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(22): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2mz_top.v(23): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(21): Cannot find `include file "define.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/mul_ctrl.v(22): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encr..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/de..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Compiling module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
# Error in macro ./encrypt_top_tb_compile.do line 42
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# ** Error: ../../../../Verilog/GF2mZ Arithmetic/gf2m_mul.v(3): Cannot find `include file "clog2.v" in directories:
#     F:/modelsim64_10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, F:/modelsim64_10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Skipping module shift_x_by_i
# -- Compiling module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Compiling module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encr..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/Verilog/de..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 981.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Compiling module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# 
# Top level modules:
# 	encrypt_top_tb
# 	keccak_tb
# 	padder1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=9736)
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Skipping module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# 
# Top level modules:
# 	encrypt_top_tb
# 	keccak_tb
# 	padder1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=12128)
launch_runs synth_1 -jobs 8
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon May 18 16:36:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 983.664 ; gain = 1.012
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encrypt_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {encrypt_top_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping module K_Gen_Ctrl
# -- Skipping module RegFiles
# -- Skipping module c_Gen_Ctrl
# -- Skipping module comb_SA
# -- Compiling module ROLLO_III_Encrypt
# -- Skipping module encrypt_top_tb
# -- Skipping module f_permutation
# -- Skipping module f_permutation_200
# -- Skipping module gf2m_mul
# -- Skipping module shift_x_by_i
# -- Skipping module gf2mz_top
# -- Skipping module keccak
# -- Skipping module keccak_tb
# -- Skipping module mem_dp
# -- Skipping module mem_sp
# -- Skipping module mul_ctrl
# -- Skipping module processor_AB
# -- Skipping module padder
# -- Skipping module padder1
# -- Skipping module prng
# -- Skipping module rconst
# -- Skipping module rconst_200
# -- Skipping module round
# -- Skipping module round_200
# 
# Top level modules:
# 	encrypt_top_tb
# 	keccak_tb
# 	padder1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-III-Encrypt/ROLLO-III-Encrypt.sim/sim_1/behav/modelsim'
Program launched (PID=15924)
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 18 16:40:46 2020...
