{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 17:46:45 2014 " "Info: Processing started: Tue Jan 28 17:46:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataPath EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"DataPath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 374 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 375 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "Critical Warning: No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[0\] " "Info: Pin RAM_Data_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[1\] " "Info: Pin RAM_Data_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[2\] " "Info: Pin RAM_Data_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[3\] " "Info: Pin RAM_Data_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[4\] " "Info: Pin RAM_Data_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[5\] " "Info: Pin RAM_Data_out\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[6\] " "Info: Pin RAM_Data_out\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[7\] " "Info: Pin RAM_Data_out\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[0\] " "Info: Pin RAM_Addr_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[1\] " "Info: Pin RAM_Addr_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[2\] " "Info: Pin RAM_Addr_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[3\] " "Info: Pin RAM_Addr_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[4\] " "Info: Pin RAM_Addr_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 72 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[5\] " "Info: Pin RAM_Addr_out\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[6\] " "Info: Pin RAM_Addr_out\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 74 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[7\] " "Info: Pin RAM_Addr_out\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 75 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Cout } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 78 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Z } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 79 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[7\] " "Info: Pin Control_Word\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 35 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[8\] " "Info: Pin Control_Word\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[9\] " "Info: Pin Control_Word\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[6\] " "Info: Pin Control_Word\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 34 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[0\] " "Info: Pin Const\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[1\] " "Info: Pin Const\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[2\] " "Info: Pin Const\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[3\] " "Info: Pin Const\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[4\] " "Info: Pin Const\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[5\] " "Info: Pin Const\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[6\] " "Info: Pin Const\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[7\] " "Info: Pin Const\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[10\] " "Info: Pin Control_Word\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[11\] " "Info: Pin Control_Word\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[12\] " "Info: Pin Control_Word\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[3\] " "Info: Pin Control_Word\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[4\] " "Info: Pin Control_Word\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 32 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[2\] " "Info: Pin Control_Word\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 30 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[5\] " "Info: Pin Control_Word\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[0\] " "Info: Pin RAM_Data_in\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[1\] " "Info: Pin Control_Word\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 29 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Clock } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 11 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Reset } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 10 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[13\] " "Info: Pin Control_Word\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[14\] " "Info: Pin Control_Word\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[15\] " "Info: Pin Control_Word\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[0\] " "Info: Pin Control_Word\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 28 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[1\] " "Info: Pin RAM_Data_in\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[2\] " "Info: Pin RAM_Data_in\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[3\] " "Info: Pin RAM_Data_in\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[4\] " "Info: Pin RAM_Data_in\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[5\] " "Info: Pin RAM_Data_in\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[6\] " "Info: Pin RAM_Data_in\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[7\] " "Info: Pin RAM_Data_in\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN 10 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN 10" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 11 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reset Global clock in PIN 66 " "Info: Automatically promoted signal \"Reset\" to use Global clock in PIN 66" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 10 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 32 18 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 32 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X27_Y14 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 17:46:51 2014 " "Info: Processing ended: Tue Jan 28 17:46:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
