{"Source Block": ["oh/erx/hdl/erx_disty.v@113:132@HdlStmProcess", "\n   \n   //############\n   //# PIPELINE AND DISTRIBUTE\n   //############   \n   always @ (posedge clk) \n     begin\n\tin_write          <= emmu_write;\n        in_datamode[1:0]  <= emmu_datamode[1:0];\n        in_ctrlmode[3:0]  <= emmu_ctrlmode[3:0];\n        in_dstaddr[31:0]  <= mmu_en ? emmu_dstaddr[31:0] : {C_REMAP_ADDR[31:(32-C_REMAP_BITS)], \n\t\t\t\t\t\t\t\t emmu_dstaddr[(31-C_REMAP_BITS):0]};\n        in_srcaddr[31:0]  <= emmu_srcaddr[31:0];\n        in_data[31:0]     <= emmu_data[31:0];\n     end\n\t\n   always @ (posedge clk) \n     if(emmu_access) \n       begin\n\t  emrq_wr_en <= ~emmu_write;\n"], "Clone Blocks": [["oh/erx/hdl/erx_disty.v@124:146", "\t\t\t\t\t\t\t\t emmu_dstaddr[(31-C_REMAP_BITS):0]};\n        in_srcaddr[31:0]  <= emmu_srcaddr[31:0];\n        in_data[31:0]     <= emmu_data[31:0];\n     end\n\t\n   always @ (posedge clk) \n     if(emmu_access) \n       begin\n\t  emrq_wr_en <= ~emmu_write;\n          emrr_wr_en <= emmu_write & (emmu_dstaddr[31:20] == C_READ_TAG_ADDR);\n          emwr_wr_en <= emmu_write & (emmu_dstaddr[31:20] != C_READ_TAG_ADDR);\n       end\n     else\n       begin\n\t  emrq_wr_en  <= 1'b0;\n\t  emrr_wr_en  <= 1'b0;\n\t  emwr_wr_en  <= 1'b0;\t  \n       end\n   \n   // TODO: Why not keep the bit pattern the same as our \"default\" pattern??\n   assign fifo_din[102:0] = {\n\t\t\t     in_write,\n\t\t\t     in_datamode[1:0],\n"]], "Diff Content": {"Delete": [[124, "\t\t\t\t\t\t\t\t emmu_dstaddr[(31-C_REMAP_BITS):0]};\n"]], "Add": [[124, "\t\t\t\t\t\t\t    emmu_dstaddr[(31-C_REMAP_BITS):0]};\n"]]}}