-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.1 (Build Build 162 10/23/2013)
-- Created on Tue Feb 07 23:34:02 2023

COMPONENT final_project
	PORT
	(
		RW		:	 OUT STD_LOGIC;
		RS		:	 OUT STD_LOGIC;
		EN		:	 OUT STD_LOGIC;
		data_or_command		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		data_in		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		clk_in		:	 IN STD_LOGIC;
		clk_adc		:	 OUT STD_LOGIC;
		ALE		:	 OUT STD_LOGIC;
		START		:	 OUT STD_LOGIC;
		OE		:	 OUT STD_LOGIC;
		BUZZER		:	 OUT STD_LOGIC
	);
END COMPONENT;