Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 10:45:19 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex1_wrapper_timing_summary_routed.rpt -rpx ex1_wrapper_timing_summary_routed.rpx
| Design       : ex1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: ex1_i/clock_divider_0/U0/internal_clock_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.833        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.833        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.493 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.493    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_6
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.025    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[13]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    ex1_i/clock_divider_0/U0/internal_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.472 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.472    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.025    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    ex1_i/clock_divider_0/U0/internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.398 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.398    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.025    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    ex1_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.382 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.382    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.025    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    ex1_i/clock_divider_0/U0/internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.379 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.379    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_6
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.358 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.358    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.284 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.284    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  8.041    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.268 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.268    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_7
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.265 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.265    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_6
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.718     5.321    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ex1_i/clock_divider_0/U0/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.257    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[1]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.931 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.244    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.024    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    ex1_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  8.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/Q
                         net (fo=1, routed)           0.108     1.768    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[11]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    ex1_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ex1_i/clock_divider_0/U0/internal_clock_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[3]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_4
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    ex1_i/clock_divider_0/U0/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[7]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    ex1_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[12]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    ex1_i/clock_divider_0/U0/internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/Q
                         net (fo=1, routed)           0.105     1.765    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[8]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_7
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    ex1_i/clock_divider_0/U0/internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]/Q
                         net (fo=1, routed)           0.105     1.764    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[4]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_7
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    ex1_i/clock_divider_0/U0/internal_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.109     1.769    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[10]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    ex1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    ex1_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.109     1.770    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[14]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    ex1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    ex1_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ex1_i/clock_divider_0/U0/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.109     1.767    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[2]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    ex1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_5
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y78         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    ex1_i/clock_divider_0/U0/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ex1_i/clock_divider_0/U0/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex1_i/clock_divider_0/U0/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex1_i/clock_divider_0/U0/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.109     1.768    ex1_i/clock_divider_0/U0/internal_clock_reg_n_0_[6]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    ex1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_5
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    ex1_i/clock_divider_0/U0/clk
    SLICE_X89Y79         FDRE                                         r  ex1_i/clock_divider_0/U0/internal_clock_reg[6]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    ex1_i/clock_divider_0/U0/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    ex1_i/clock_divider_0/U0/internal_clock_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    ex1_i/clock_divider_0/U0/internal_clock_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    ex1_i/clock_divider_0/U0/internal_clock_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    ex1_i/clock_divider_0/U0/internal_clock_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ex1_i/clock_divider_0/U0/internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ex1_i/clock_divider_0/U0/internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    ex1_i/clock_divider_0/U0/internal_clock_reg[12]/C



