// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Jan 10 19:48:28 2024
// Host        : stavros running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_4/impl/timing/xsim/Vgacontroller_tb_time_impl.v
// Design      : vgacontroller
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module BRAM_SINGLE_MACRO_viv_
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_19(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1A(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1B(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1C(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1D(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1E(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1F(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_SINGLE_MACRO" *) 
module BRAM_SINGLE_MACRO__parameterized0
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_19(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1A(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1B(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1C(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1D(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1E(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1F(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_SINGLE_MACRO" *) 
module BRAM_SINGLE_MACRO__parameterized1
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_18(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_19(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1A(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1B(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1C(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1D(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1E(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1F(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module Hsync
   (VGA_HSYNC_OBUF,
    current_state,
    ADDRARDADDR,
    current_state_0,
    CLK,
    AR);
  output VGA_HSYNC_OBUF;
  output [1:0]current_state;
  output [6:0]ADDRARDADDR;
  input [1:0]current_state_0;
  input CLK;
  input [0:0]AR;

  wire [6:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire \FSM_sequential_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_current_state[0]_i_4_n_0 ;
  wire \FSM_sequential_current_state[0]_i_5_n_0 ;
  wire \FSM_sequential_current_state[0]_i_6_n_0 ;
  wire \FSM_sequential_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4_n_0 ;
  wire \FSM_sequential_current_state[1]_i_5_n_0 ;
  wire \FSM_sequential_current_state[1]_i_6_n_0 ;
  wire [6:0]Hpixel;
  wire \Hpixel[6]_i_1_n_0 ;
  wire \Hpixel[6]_i_3_n_0 ;
  wire Hsync_allow;
  wire VGA_HSYNC_OBUF;
  wire [11:0]counter;
  wire counter0_carry__0_n_0;
  wire counter0_carry_n_0;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[10] ;
  wire \counter_reg_n_0_[11] ;
  wire \counter_reg_n_0_[1] ;
  wire \counter_reg_n_0_[2] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire \counter_reg_n_0_[6] ;
  wire \counter_reg_n_0_[7] ;
  wire \counter_reg_n_0_[8] ;
  wire \counter_reg_n_0_[9] ;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire [11:1]data0;
  wire [1:0]next_state;
  wire [6:0]p_0_in;
  wire [4:0]second_counter;
  wire \second_counter[0]_i_1_n_0 ;
  wire \second_counter[1]_i_1__0_n_0 ;
  wire \second_counter[2]_i_1_n_0 ;
  wire \second_counter[3]_i_1_n_0 ;
  wire \second_counter[4]_i_2_n_0 ;
  wire [2:0]NLW_counter0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_counter0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_counter0_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAAFA)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .I1(current_state[0]),
        .I2(\FSM_sequential_current_state[0]_i_3_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_4_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .I5(\FSM_sequential_current_state[0]_i_5_n_0 ),
        .O(next_state[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_sequential_current_state[0]_i_2 
       (.I0(\FSM_sequential_current_state[0]_i_6_n_0 ),
        .I1(\counter_reg_n_0_[5] ),
        .I2(\counter_reg_n_0_[7] ),
        .I3(\counter_reg_n_0_[0] ),
        .I4(\FSM_sequential_current_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_current_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_current_state[0]_i_3 
       (.I0(current_state[1]),
        .I1(\counter_reg_n_0_[6] ),
        .O(\FSM_sequential_current_state[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_current_state[0]_i_4 
       (.I0(\counter_reg_n_0_[11] ),
        .I1(\counter_reg_n_0_[10] ),
        .I2(\counter_reg_n_0_[9] ),
        .O(\FSM_sequential_current_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFD00000000)) 
    \FSM_sequential_current_state[0]_i_5 
       (.I0(\counter_reg_n_0_[9] ),
        .I1(\counter_reg_n_0_[10] ),
        .I2(\counter_reg_n_0_[11] ),
        .I3(current_state[1]),
        .I4(\counter_reg_n_0_[6] ),
        .I5(current_state[0]),
        .O(\FSM_sequential_current_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_sequential_current_state[0]_i_6 
       (.I0(\counter_reg_n_0_[6] ),
        .I1(\counter_reg_n_0_[8] ),
        .I2(\counter_reg_n_0_[9] ),
        .I3(current_state[1]),
        .I4(\counter_reg_n_0_[10] ),
        .I5(\counter_reg_n_0_[11] ),
        .O(\FSM_sequential_current_state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8C8CFF8C)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .O(next_state[1]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_current_state[1]_i_2 
       (.I0(\FSM_sequential_current_state[0]_i_4_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_5_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_6_n_0 ),
        .I3(\counter_reg_n_0_[8] ),
        .I4(\counter_reg_n_0_[6] ),
        .O(\FSM_sequential_current_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \FSM_sequential_current_state[1]_i_3 
       (.I0(\counter_reg_n_0_[6] ),
        .I1(\counter_reg_n_0_[9] ),
        .I2(current_state[0]),
        .I3(\counter_reg_n_0_[11] ),
        .I4(\counter_reg_n_0_[10] ),
        .O(\FSM_sequential_current_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \FSM_sequential_current_state[1]_i_4 
       (.I0(\counter_reg_n_0_[5] ),
        .I1(\counter_reg_n_0_[7] ),
        .I2(\counter_reg_n_0_[0] ),
        .I3(\FSM_sequential_current_state[1]_i_6_n_0 ),
        .I4(\counter_reg_n_0_[8] ),
        .O(\FSM_sequential_current_state[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_current_state[1]_i_5 
       (.I0(\counter_reg_n_0_[5] ),
        .I1(\counter_reg_n_0_[7] ),
        .I2(\counter_reg_n_0_[0] ),
        .O(\FSM_sequential_current_state[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_current_state[1]_i_6 
       (.I0(\counter_reg_n_0_[2] ),
        .I1(\counter_reg_n_0_[1] ),
        .I2(\counter_reg_n_0_[4] ),
        .I3(\counter_reg_n_0_[3] ),
        .O(\FSM_sequential_current_state[1]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(current_state[0]));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(current_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Hpixel[0]_i_1 
       (.I0(Hpixel[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Hpixel[1]_i_1 
       (.I0(Hpixel[0]),
        .I1(Hpixel[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Hpixel[2]_i_1 
       (.I0(Hpixel[1]),
        .I1(Hpixel[0]),
        .I2(Hpixel[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Hpixel[3]_i_1 
       (.I0(Hpixel[2]),
        .I1(Hpixel[0]),
        .I2(Hpixel[1]),
        .I3(Hpixel[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Hpixel[4]_i_1 
       (.I0(Hpixel[3]),
        .I1(Hpixel[1]),
        .I2(Hpixel[0]),
        .I3(Hpixel[2]),
        .I4(Hpixel[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \Hpixel[5]_i_1 
       (.I0(Hpixel[4]),
        .I1(Hpixel[2]),
        .I2(Hpixel[0]),
        .I3(Hpixel[1]),
        .I4(Hpixel[3]),
        .I5(Hpixel[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \Hpixel[6]_i_1 
       (.I0(second_counter[0]),
        .I1(second_counter[1]),
        .I2(second_counter[3]),
        .I3(second_counter[4]),
        .I4(second_counter[2]),
        .I5(Hsync_allow),
        .O(\Hpixel[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \Hpixel[6]_i_2 
       (.I0(Hpixel[5]),
        .I1(\Hpixel[6]_i_3_n_0 ),
        .I2(Hpixel[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \Hpixel[6]_i_3 
       (.I0(Hpixel[3]),
        .I1(Hpixel[1]),
        .I2(Hpixel[0]),
        .I3(Hpixel[2]),
        .I4(Hpixel[4]),
        .O(\Hpixel[6]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[0] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[0]),
        .Q(Hpixel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[1] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[1]),
        .Q(Hpixel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[2] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[2]),
        .Q(Hpixel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[3] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[3]),
        .Q(Hpixel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[4] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[4]),
        .Q(Hpixel[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[5] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[5]),
        .Q(Hpixel[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[6] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[6]),
        .Q(Hpixel[6]));
  LUT2 #(
    .INIT(4'hE)) 
    VGA_HSYNC_OBUF_inst_i_1
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(VGA_HSYNC_OBUF));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry
       (.CI(1'b0),
        .CO({counter0_carry_n_0,NLW_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\counter_reg_n_0_[4] ,\counter_reg_n_0_[3] ,\counter_reg_n_0_[2] ,\counter_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__0
       (.CI(counter0_carry_n_0),
        .CO({counter0_carry__0_n_0,NLW_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\counter_reg_n_0_[8] ,\counter_reg_n_0_[7] ,\counter_reg_n_0_[6] ,\counter_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__1
       (.CI(counter0_carry__0_n_0),
        .CO(NLW_counter0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_counter0_carry__1_O_UNCONNECTED[3],data0[11:9]}),
        .S({1'b0,\counter_reg_n_0_[11] ,\counter_reg_n_0_[10] ,\counter_reg_n_0_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_1 
       (.I0(\counter_reg_n_0_[0] ),
        .O(counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[10]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[10]),
        .O(counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[11]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[11]),
        .O(counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[1]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[1]),
        .O(counter[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[2]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[2]),
        .O(counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[3]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[3]),
        .O(counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[4]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[4]),
        .O(counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[5]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[5]),
        .O(counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[6]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[6]),
        .O(counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[7]),
        .O(counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[8]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[8]),
        .O(counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[9]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(data0[9]),
        .O(counter[9]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[0]),
        .Q(\counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[10]),
        .Q(\counter_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[11]),
        .Q(\counter_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[1]),
        .Q(\counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[2]),
        .Q(\counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[3]),
        .Q(\counter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[4]),
        .Q(\counter_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[5]),
        .Q(\counter_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[6]),
        .Q(\counter_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[7]),
        .Q(\counter_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[8]),
        .Q(\counter_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[9]),
        .Q(\counter_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_10 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_11 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_12 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_13 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_14 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_8 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_9 
       (.I0(current_state_0[1]),
        .I1(current_state_0[0]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(Hpixel[5]),
        .O(ADDRARDADDR[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \second_counter[0]_i_1 
       (.I0(second_counter[0]),
        .O(\second_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \second_counter[1]_i_1__0 
       (.I0(second_counter[1]),
        .I1(second_counter[0]),
        .O(\second_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h77778808)) 
    \second_counter[2]_i_1 
       (.I0(second_counter[0]),
        .I1(second_counter[1]),
        .I2(second_counter[4]),
        .I3(second_counter[3]),
        .I4(second_counter[2]),
        .O(\second_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \second_counter[3]_i_1 
       (.I0(second_counter[2]),
        .I1(second_counter[0]),
        .I2(second_counter[1]),
        .I3(second_counter[3]),
        .O(\second_counter[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[4]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(Hsync_allow));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \second_counter[4]_i_2 
       (.I0(second_counter[4]),
        .I1(second_counter[3]),
        .I2(second_counter[2]),
        .I3(second_counter[0]),
        .I4(second_counter[1]),
        .O(\second_counter[4]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[0] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[0]_i_1_n_0 ),
        .Q(second_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[1] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[1]_i_1__0_n_0 ),
        .Q(second_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[2] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[2]_i_1_n_0 ),
        .Q(second_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[3] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[3]_i_1_n_0 ),
        .Q(second_counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[4] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[4]_i_2_n_0 ),
        .Q(second_counter[4]));
endmodule

module VRAMblue
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO__parameterized1 BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module VRAMgreen
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO__parameterized0 BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module VRAMred
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO_viv_ BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module Vsync
   (ADDRARDADDR,
    current_state,
    VGA_VSYNC_OBUF,
    current_state_0,
    CLK,
    AR);
  output [6:0]ADDRARDADDR;
  output [1:0]current_state;
  output VGA_VSYNC_OBUF;
  input [1:0]current_state_0;
  input CLK;
  input [0:0]AR;

  wire [6:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire \FSM_sequential_current_state[0]_i_10_n_0 ;
  wire \FSM_sequential_current_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_6__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_7_n_0 ;
  wire \FSM_sequential_current_state[0]_i_8_n_0 ;
  wire \FSM_sequential_current_state[0]_i_9_n_0 ;
  wire \FSM_sequential_current_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_7_n_0 ;
  wire \FSM_sequential_current_state[1]_i_8_n_0 ;
  wire VGA_VSYNC_OBUF;
  wire [6:0]Vpixel;
  wire \Vpixel[6]_i_1_n_0 ;
  wire \Vpixel[6]_i_3_n_0 ;
  wire \Vpixel[6]_i_4_n_0 ;
  wire \Vpixel[6]_i_5_n_0 ;
  wire \Vpixel[6]_i_6_n_0 ;
  wire [6:0]Vpixel_0;
  wire Vsync_allow;
  wire [20:0]counter;
  wire counter0_carry__0_n_0;
  wire counter0_carry__0_n_4;
  wire counter0_carry__0_n_5;
  wire counter0_carry__0_n_6;
  wire counter0_carry__0_n_7;
  wire counter0_carry__1_n_0;
  wire counter0_carry__1_n_4;
  wire counter0_carry__1_n_5;
  wire counter0_carry__1_n_6;
  wire counter0_carry__1_n_7;
  wire counter0_carry__2_n_0;
  wire counter0_carry__2_n_4;
  wire counter0_carry__2_n_5;
  wire counter0_carry__2_n_6;
  wire counter0_carry__2_n_7;
  wire counter0_carry__3_n_4;
  wire counter0_carry__3_n_5;
  wire counter0_carry__3_n_6;
  wire counter0_carry__3_n_7;
  wire counter0_carry_n_0;
  wire counter0_carry_n_4;
  wire counter0_carry_n_5;
  wire counter0_carry_n_6;
  wire counter0_carry_n_7;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[10] ;
  wire \counter_reg_n_0_[11] ;
  wire \counter_reg_n_0_[12] ;
  wire \counter_reg_n_0_[13] ;
  wire \counter_reg_n_0_[14] ;
  wire \counter_reg_n_0_[15] ;
  wire \counter_reg_n_0_[16] ;
  wire \counter_reg_n_0_[17] ;
  wire \counter_reg_n_0_[18] ;
  wire \counter_reg_n_0_[19] ;
  wire \counter_reg_n_0_[1] ;
  wire \counter_reg_n_0_[20] ;
  wire \counter_reg_n_0_[2] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire \counter_reg_n_0_[6] ;
  wire \counter_reg_n_0_[7] ;
  wire \counter_reg_n_0_[8] ;
  wire \counter_reg_n_0_[9] ;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire [1:0]next_state;
  wire [13:0]second_counter;
  wire second_counter0_carry__0_n_0;
  wire second_counter0_carry__0_n_4;
  wire second_counter0_carry__0_n_5;
  wire second_counter0_carry__0_n_6;
  wire second_counter0_carry__0_n_7;
  wire second_counter0_carry__1_n_0;
  wire second_counter0_carry__1_n_4;
  wire second_counter0_carry__1_n_5;
  wire second_counter0_carry__1_n_6;
  wire second_counter0_carry__1_n_7;
  wire second_counter0_carry__2_n_7;
  wire second_counter0_carry_n_0;
  wire second_counter0_carry_n_4;
  wire second_counter0_carry_n_5;
  wire second_counter0_carry_n_6;
  wire second_counter0_carry_n_7;
  wire \second_counter_reg_n_0_[0] ;
  wire \second_counter_reg_n_0_[10] ;
  wire \second_counter_reg_n_0_[11] ;
  wire \second_counter_reg_n_0_[12] ;
  wire \second_counter_reg_n_0_[13] ;
  wire \second_counter_reg_n_0_[1] ;
  wire \second_counter_reg_n_0_[2] ;
  wire \second_counter_reg_n_0_[3] ;
  wire \second_counter_reg_n_0_[4] ;
  wire \second_counter_reg_n_0_[5] ;
  wire \second_counter_reg_n_0_[6] ;
  wire \second_counter_reg_n_0_[7] ;
  wire \second_counter_reg_n_0_[8] ;
  wire \second_counter_reg_n_0_[9] ;
  wire [2:0]NLW_counter0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_counter0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_counter0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_counter0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_counter0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_second_counter0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_second_counter0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_second_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_second_counter0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_second_counter0_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_sequential_current_state[0]_i_10 
       (.I0(\counter_reg_n_0_[7] ),
        .I1(\counter_reg_n_0_[11] ),
        .I2(\counter_reg_n_0_[16] ),
        .I3(\counter_reg_n_0_[9] ),
        .I4(\counter_reg_n_0_[15] ),
        .I5(\counter_reg_n_0_[12] ),
        .O(\FSM_sequential_current_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_sequential_current_state[0]_i_1__0 
       (.I0(\FSM_sequential_current_state[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_3__0_n_0 ),
        .I2(\FSM_sequential_current_state[0]_i_4__0_n_0 ),
        .I3(current_state[0]),
        .I4(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I5(\FSM_sequential_current_state[0]_i_5__0_n_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_sequential_current_state[0]_i_2__0 
       (.I0(\FSM_sequential_current_state[0]_i_6__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_7_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_6__0_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_7_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_8_n_0 ),
        .I5(\counter_reg_n_0_[8] ),
        .O(\FSM_sequential_current_state[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \FSM_sequential_current_state[0]_i_3__0 
       (.I0(\counter_reg_n_0_[12] ),
        .I1(\counter_reg_n_0_[9] ),
        .I2(\counter_reg_n_0_[15] ),
        .I3(current_state[0]),
        .I4(\counter_reg_n_0_[8] ),
        .O(\FSM_sequential_current_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000FCFF0000)) 
    \FSM_sequential_current_state[0]_i_4__0 
       (.I0(\FSM_sequential_current_state[0]_i_8_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_9_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_8_n_0 ),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(\counter_reg_n_0_[8] ),
        .O(\FSM_sequential_current_state[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \FSM_sequential_current_state[0]_i_5__0 
       (.I0(\FSM_sequential_current_state[1]_i_6__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_7_n_0 ),
        .I2(\FSM_sequential_current_state[0]_i_10_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_8_n_0 ),
        .I4(\counter_reg_n_0_[8] ),
        .O(\FSM_sequential_current_state[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_current_state[0]_i_6__0 
       (.I0(\counter_reg_n_0_[7] ),
        .I1(\counter_reg_n_0_[11] ),
        .O(\FSM_sequential_current_state[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \FSM_sequential_current_state[0]_i_7 
       (.I0(\counter_reg_n_0_[12] ),
        .I1(current_state[1]),
        .I2(\counter_reg_n_0_[16] ),
        .I3(\counter_reg_n_0_[15] ),
        .I4(\counter_reg_n_0_[9] ),
        .O(\FSM_sequential_current_state[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_current_state[0]_i_8 
       (.I0(\counter_reg_n_0_[19] ),
        .I1(\counter_reg_n_0_[20] ),
        .I2(\counter_reg_n_0_[13] ),
        .I3(\counter_reg_n_0_[14] ),
        .I4(current_state[1]),
        .O(\FSM_sequential_current_state[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_current_state[0]_i_9 
       (.I0(\counter_reg_n_0_[12] ),
        .I1(\counter_reg_n_0_[15] ),
        .I2(\counter_reg_n_0_[9] ),
        .O(\FSM_sequential_current_state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF22222222)) 
    \FSM_sequential_current_state[1]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I3(\counter_reg_n_0_[8] ),
        .I4(current_state[0]),
        .I5(current_state[1]),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \FSM_sequential_current_state[1]_i_2__0 
       (.I0(\FSM_sequential_current_state[1]_i_5__0_n_0 ),
        .I1(\counter_reg_n_0_[8] ),
        .I2(current_state[0]),
        .I3(\counter_reg_n_0_[12] ),
        .I4(\counter_reg_n_0_[9] ),
        .I5(\counter_reg_n_0_[15] ),
        .O(\FSM_sequential_current_state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_current_state[1]_i_3__0 
       (.I0(\FSM_sequential_current_state[1]_i_6__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_7_n_0 ),
        .I2(\counter_reg_n_0_[7] ),
        .I3(\counter_reg_n_0_[11] ),
        .I4(\counter_reg_n_0_[16] ),
        .O(\FSM_sequential_current_state[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_sequential_current_state[1]_i_4__0 
       (.I0(\FSM_sequential_current_state[1]_i_8_n_0 ),
        .I1(\counter_reg_n_0_[9] ),
        .I2(\counter_reg_n_0_[15] ),
        .I3(\counter_reg_n_0_[12] ),
        .O(\FSM_sequential_current_state[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_current_state[1]_i_5__0 
       (.I0(\counter_reg_n_0_[14] ),
        .I1(\counter_reg_n_0_[13] ),
        .I2(\counter_reg_n_0_[20] ),
        .I3(\counter_reg_n_0_[19] ),
        .O(\FSM_sequential_current_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \FSM_sequential_current_state[1]_i_6__0 
       (.I0(\counter_reg_n_0_[17] ),
        .I1(\counter_reg_n_0_[18] ),
        .I2(\counter_reg_n_0_[10] ),
        .I3(\counter_reg_n_0_[6] ),
        .I4(\counter_reg_n_0_[1] ),
        .I5(\counter_reg_n_0_[0] ),
        .O(\FSM_sequential_current_state[1]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_current_state[1]_i_7 
       (.I0(\counter_reg_n_0_[3] ),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\counter_reg_n_0_[5] ),
        .I3(\counter_reg_n_0_[4] ),
        .O(\FSM_sequential_current_state[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_current_state[1]_i_8 
       (.I0(\counter_reg_n_0_[14] ),
        .I1(\counter_reg_n_0_[13] ),
        .I2(\counter_reg_n_0_[20] ),
        .I3(\counter_reg_n_0_[19] ),
        .O(\FSM_sequential_current_state[1]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(current_state[0]));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(current_state[1]));
  LUT2 #(
    .INIT(4'hE)) 
    VGA_VSYNC_OBUF_inst_i_1
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(VGA_VSYNC_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Vpixel[0]_i_1 
       (.I0(Vpixel[0]),
        .O(Vpixel_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Vpixel[1]_i_1 
       (.I0(Vpixel[0]),
        .I1(Vpixel[1]),
        .O(Vpixel_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Vpixel[2]_i_1 
       (.I0(Vpixel[1]),
        .I1(Vpixel[0]),
        .I2(Vpixel[2]),
        .O(Vpixel_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Vpixel[3]_i_1 
       (.I0(Vpixel[2]),
        .I1(Vpixel[0]),
        .I2(Vpixel[1]),
        .I3(Vpixel[3]),
        .O(Vpixel_0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Vpixel[4]_i_1 
       (.I0(Vpixel[3]),
        .I1(Vpixel[1]),
        .I2(Vpixel[0]),
        .I3(Vpixel[2]),
        .I4(Vpixel[4]),
        .O(Vpixel_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \Vpixel[5]_i_1 
       (.I0(\Vpixel[6]_i_4_n_0 ),
        .I1(Vpixel[5]),
        .I2(Vpixel[6]),
        .O(Vpixel_0[5]));
  LUT3 #(
    .INIT(8'h04)) 
    \Vpixel[6]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(\Vpixel[6]_i_3_n_0 ),
        .O(\Vpixel[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \Vpixel[6]_i_2 
       (.I0(\Vpixel[6]_i_4_n_0 ),
        .I1(Vpixel[5]),
        .I2(Vpixel[6]),
        .O(Vpixel_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \Vpixel[6]_i_3 
       (.I0(\Vpixel[6]_i_5_n_0 ),
        .I1(\second_counter_reg_n_0_[3] ),
        .I2(\second_counter_reg_n_0_[2] ),
        .I3(\second_counter_reg_n_0_[5] ),
        .I4(\second_counter_reg_n_0_[4] ),
        .I5(\Vpixel[6]_i_6_n_0 ),
        .O(\Vpixel[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \Vpixel[6]_i_4 
       (.I0(Vpixel[3]),
        .I1(Vpixel[1]),
        .I2(Vpixel[0]),
        .I3(Vpixel[2]),
        .I4(Vpixel[4]),
        .O(\Vpixel[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \Vpixel[6]_i_5 
       (.I0(\second_counter_reg_n_0_[6] ),
        .I1(\second_counter_reg_n_0_[7] ),
        .I2(\second_counter_reg_n_0_[9] ),
        .I3(\second_counter_reg_n_0_[8] ),
        .O(\Vpixel[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \Vpixel[6]_i_6 
       (.I0(\second_counter_reg_n_0_[12] ),
        .I1(\second_counter_reg_n_0_[13] ),
        .I2(\second_counter_reg_n_0_[10] ),
        .I3(\second_counter_reg_n_0_[11] ),
        .I4(\second_counter_reg_n_0_[1] ),
        .I5(\second_counter_reg_n_0_[0] ),
        .O(\Vpixel[6]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[0] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[0]),
        .Q(Vpixel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[1] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[1]),
        .Q(Vpixel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[2] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[2]),
        .Q(Vpixel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[3] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[3]),
        .Q(Vpixel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[4] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[4]),
        .Q(Vpixel[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[5] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[5]),
        .Q(Vpixel[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[6] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[6]),
        .Q(Vpixel[6]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry
       (.CI(1'b0),
        .CO({counter0_carry_n_0,NLW_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry_n_4,counter0_carry_n_5,counter0_carry_n_6,counter0_carry_n_7}),
        .S({\counter_reg_n_0_[4] ,\counter_reg_n_0_[3] ,\counter_reg_n_0_[2] ,\counter_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__0
       (.CI(counter0_carry_n_0),
        .CO({counter0_carry__0_n_0,NLW_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__0_n_4,counter0_carry__0_n_5,counter0_carry__0_n_6,counter0_carry__0_n_7}),
        .S({\counter_reg_n_0_[8] ,\counter_reg_n_0_[7] ,\counter_reg_n_0_[6] ,\counter_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__1
       (.CI(counter0_carry__0_n_0),
        .CO({counter0_carry__1_n_0,NLW_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__1_n_4,counter0_carry__1_n_5,counter0_carry__1_n_6,counter0_carry__1_n_7}),
        .S({\counter_reg_n_0_[12] ,\counter_reg_n_0_[11] ,\counter_reg_n_0_[10] ,\counter_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__2
       (.CI(counter0_carry__1_n_0),
        .CO({counter0_carry__2_n_0,NLW_counter0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__2_n_4,counter0_carry__2_n_5,counter0_carry__2_n_6,counter0_carry__2_n_7}),
        .S({\counter_reg_n_0_[16] ,\counter_reg_n_0_[15] ,\counter_reg_n_0_[14] ,\counter_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 counter0_carry__3
       (.CI(counter0_carry__2_n_0),
        .CO(NLW_counter0_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__3_n_4,counter0_carry__3_n_5,counter0_carry__3_n_6,counter0_carry__3_n_7}),
        .S({\counter_reg_n_0_[20] ,\counter_reg_n_0_[19] ,\counter_reg_n_0_[18] ,\counter_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_1__0 
       (.I0(\counter_reg_n_0_[0] ),
        .O(counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[10]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__1_n_6),
        .O(counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[11]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__1_n_5),
        .O(counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[12]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__1_n_4),
        .O(counter[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[13]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__2_n_7),
        .O(counter[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[14]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__2_n_6),
        .O(counter[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[15]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__2_n_5),
        .O(counter[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[16]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__2_n_4),
        .O(counter[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[17]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__3_n_7),
        .O(counter[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[18]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__3_n_6),
        .O(counter[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[19]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__3_n_5),
        .O(counter[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[1]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry_n_7),
        .O(counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[20]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__3_n_4),
        .O(counter[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[2]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry_n_6),
        .O(counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[3]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry_n_5),
        .O(counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[4]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry_n_4),
        .O(counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[5]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__0_n_7),
        .O(counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[6]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__0_n_6),
        .O(counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[7]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__0_n_5),
        .O(counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[8]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__0_n_4),
        .O(counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \counter[9]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\counter_reg_n_0_[8] ),
        .I3(counter0_carry__1_n_7),
        .O(counter[9]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[0]),
        .Q(\counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[10]),
        .Q(\counter_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[11]),
        .Q(\counter_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[12]),
        .Q(\counter_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[13]),
        .Q(\counter_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[14]),
        .Q(\counter_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[15]),
        .Q(\counter_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[16]),
        .Q(\counter_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[17]),
        .Q(\counter_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[18]),
        .Q(\counter_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[19]),
        .Q(\counter_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[1]),
        .Q(\counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[20]),
        .Q(\counter_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[2]),
        .Q(\counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[3]),
        .Q(\counter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[4]),
        .Q(\counter_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[5]),
        .Q(\counter_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[6]),
        .Q(\counter_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[7]),
        .Q(\counter_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[8]),
        .Q(\counter_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(counter[9]),
        .Q(\counter_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_2 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_3 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_4 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_5 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_6 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_7 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state_0[1]),
        .I3(current_state_0[0]),
        .I4(Vpixel[0]),
        .O(ADDRARDADDR[0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 second_counter0_carry
       (.CI(1'b0),
        .CO({second_counter0_carry_n_0,NLW_second_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\second_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({second_counter0_carry_n_4,second_counter0_carry_n_5,second_counter0_carry_n_6,second_counter0_carry_n_7}),
        .S({\second_counter_reg_n_0_[4] ,\second_counter_reg_n_0_[3] ,\second_counter_reg_n_0_[2] ,\second_counter_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 second_counter0_carry__0
       (.CI(second_counter0_carry_n_0),
        .CO({second_counter0_carry__0_n_0,NLW_second_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({second_counter0_carry__0_n_4,second_counter0_carry__0_n_5,second_counter0_carry__0_n_6,second_counter0_carry__0_n_7}),
        .S({\second_counter_reg_n_0_[8] ,\second_counter_reg_n_0_[7] ,\second_counter_reg_n_0_[6] ,\second_counter_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 second_counter0_carry__1
       (.CI(second_counter0_carry__0_n_0),
        .CO({second_counter0_carry__1_n_0,NLW_second_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({second_counter0_carry__1_n_4,second_counter0_carry__1_n_5,second_counter0_carry__1_n_6,second_counter0_carry__1_n_7}),
        .S({\second_counter_reg_n_0_[12] ,\second_counter_reg_n_0_[11] ,\second_counter_reg_n_0_[10] ,\second_counter_reg_n_0_[9] }));
  CARRY4 second_counter0_carry__2
       (.CI(second_counter0_carry__1_n_0),
        .CO(NLW_second_counter0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_second_counter0_carry__2_O_UNCONNECTED[3:1],second_counter0_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\second_counter_reg_n_0_[13] }));
  LUT1 #(
    .INIT(2'h1)) 
    \second_counter[0]_i_1__0 
       (.I0(\second_counter_reg_n_0_[0] ),
        .O(second_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[10]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__1_n_6),
        .O(second_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[11]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__1_n_5),
        .O(second_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[12]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__1_n_4),
        .O(second_counter[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[13]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(Vsync_allow));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[13]_i_2 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__2_n_7),
        .O(second_counter[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[1]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry_n_7),
        .O(second_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[2]_i_1__0 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry_n_6),
        .O(second_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[3]_i_1__0 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry_n_5),
        .O(second_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[4]_i_1__0 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry_n_4),
        .O(second_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[5]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__0_n_7),
        .O(second_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[6]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__0_n_6),
        .O(second_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[7]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__0_n_5),
        .O(second_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[8]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__0_n_4),
        .O(second_counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_counter[9]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(second_counter0_carry__1_n_7),
        .O(second_counter[9]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[0] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[0]),
        .Q(\second_counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[10] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[10]),
        .Q(\second_counter_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[11] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[11]),
        .Q(\second_counter_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[12] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[12]),
        .Q(\second_counter_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[13] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[13]),
        .Q(\second_counter_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[1] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[1]),
        .Q(\second_counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[2] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[2]),
        .Q(\second_counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[3] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[3]),
        .Q(\second_counter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[4] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[4]),
        .Q(\second_counter_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[5] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[5]),
        .Q(\second_counter_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[6] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[6]),
        .Q(\second_counter_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[7] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[7]),
        .Q(\second_counter_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[8] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[8]),
        .Q(\second_counter_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[9] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[9]),
        .Q(\second_counter_reg_n_0_[9] ));
endmodule

(* ECO_CHECKSUM = "882ed4e" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "3" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module vgacontroller
   (reset,
    clk,
    VGA_RED,
    VGA_GREEN,
    VGA_BLUE,
    VGA_HSYNC,
    VGA_VSYNC);
  input reset;
  input clk;
  output VGA_RED;
  output VGA_GREEN;
  output VGA_BLUE;
  output VGA_HSYNC;
  output VGA_VSYNC;

  wire VGA_BLUE;
  wire VGA_BLUE_OBUF;
  wire VGA_GREEN;
  wire VGA_GREEN_OBUF;
  wire VGA_HSYNC;
  wire VGA_HSYNC_OBUF;
  wire VGA_RED;
  wire VGA_RED_OBUF;
  wire VGA_VSYNC;
  wire VGA_VSYNC_OBUF;
  wire [13:0]address;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire reset;
  wire reset_IBUF;

initial begin
 $sdf_annotate("Vgacontroller_tb_time_impl.sdf",,,,"tool_control");
end
  OBUF VGA_BLUE_OBUF_inst
       (.I(VGA_BLUE_OBUF),
        .O(VGA_BLUE));
  OBUF VGA_GREEN_OBUF_inst
       (.I(VGA_GREEN_OBUF),
        .O(VGA_GREEN));
  OBUF VGA_HSYNC_OBUF_inst
       (.I(VGA_HSYNC_OBUF),
        .O(VGA_HSYNC));
  OBUF VGA_RED_OBUF_inst
       (.I(VGA_RED_OBUF),
        .O(VGA_RED));
  OBUF VGA_VSYNC_OBUF_inst
       (.I(VGA_VSYNC_OBUF),
        .O(VGA_VSYNC));
  VRAMblue blue
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_BLUE_OBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  VRAMgreen green
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_GREEN_OBUF));
  Hsync hsync
       (.ADDRARDADDR(address[6:0]),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .VGA_HSYNC_OBUF(VGA_HSYNC_OBUF),
        .current_state(current_state),
        .current_state_0(current_state_0));
  VRAMred red
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_RED_OBUF));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  Vsync vsync
       (.ADDRARDADDR(address[13:7]),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .VGA_VSYNC_OBUF(VGA_VSYNC_OBUF),
        .current_state(current_state_0),
        .current_state_0(current_state));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
