# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Form_Error_Block_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block {C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:19 on Nov 16,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block" C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_Block.v 
# -- Compiling module Form_Error_Block
# 
# Top level modules:
# 	Form_Error_Block
# End time: 17:16:19 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:29 on Nov 16,2017
# vlog -reportprogress 300 -work work C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_TB.v 
# -- Compiling module Form_Error_TB
# 
# Top level modules:
# 	Form_Error_TB
# End time: 17:16:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Form_Error_TB
# vsim work.Form_Error_TB 
# Start time: 17:16:34 on Nov 16,2017
# Loading work.Form_Error_TB
# Loading work.Form_Error_Block
add wave -position end  sim:/Form_Error_TB/reset
add wave -position end  sim:/Form_Error_TB/SP
add wave -position end  sim:/Form_Error_TB/RX
add wave -position end  sim:/Form_Error_TB/F_ACK_D
add wave -position end  sim:/Form_Error_TB/F_CRC_D
add wave -position end  sim:/Form_Error_TB/FORM_Error
run -all
# ** Note: $stop    : C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_TB.v(28)
#    Time: 120 ps  Iteration: 0  Instance: /Form_Error_TB
# Break in Module Form_Error_TB at C:/Users/wssj2/Desktop/CANDecoder/Form_Error_Block/Form_Error_TB.v line 28
# End time: 17:17:40 on Nov 16,2017, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
