{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554264015387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554264015403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 06:00:15 2019 " "Processing started: Wed Apr 03 06:00:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554264015403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264015403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minibot4 -c minibot4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off minibot4 -c minibot4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264015403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554264015973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sonar.sv(75) " "Verilog HDL information at sonar.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554264027248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.sv 2 2 " "Found 2 design units, including 2 entities, in source file sonar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_count " "Found entity 1: wheel_count" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock CLOCK minibot4.sv(101) " "Verilog HDL Declaration information at minibot4.sv(101): object \"clock\" differs only in case from object \"CLOCK\" in the same scope" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minibot4.sv 1 1 " "Found 1 design units, including 1 entities, in source file minibot4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minibot4 " "Found entity 1: minibot4" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_reduce.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_reduce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_reduce " "Found entity 1: clock_reduce" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file laser_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 laser_count " "Found entity 1: laser_count" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_odo.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_odo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_odo " "Found entity 1: wheel_odo" {  } { { "wheel_odo.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_odo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd uartDynamixel.sv(16) " "Verilog HDL Declaration information at uartDynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd uartDynamixel.sv(15) " "Verilog HDL Declaration information at uartDynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uartdynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/stepper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264027263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minibot4 " "Elaborating entity \"minibot4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reduce2 minibot4.sv(102) " "Verilog HDL or VHDL warning at minibot4.sv(102): object \"reduce2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo1 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo1\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger1 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger1\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo2 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger2 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo3 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo3\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger3 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger3\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo4 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo4\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger4 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger4\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR minibot4.sv(67) " "Output port \"DRAM_ADDR\" at minibot4.sv(67) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA minibot4.sv(68) " "Output port \"DRAM_BA\" at minibot4.sv(68) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM minibot4.sv(74) " "Output port \"DRAM_DQM\" at minibot4.sv(74) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N minibot4.sv(69) " "Output port \"DRAM_CAS_N\" at minibot4.sv(69) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE minibot4.sv(70) " "Output port \"DRAM_CKE\" at minibot4.sv(70) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK minibot4.sv(71) " "Output port \"DRAM_CLK\" at minibot4.sv(71) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N minibot4.sv(72) " "Output port \"DRAM_CS_N\" at minibot4.sv(72) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N minibot4.sv(75) " "Output port \"DRAM_RAS_N\" at minibot4.sv(75) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N minibot4.sv(76) " "Output port \"DRAM_WE_N\" at minibot4.sv(76) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N minibot4.sv(79) " "Output port \"G_SENSOR_CS_N\" at minibot4.sv(79) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK minibot4.sv(81) " "Output port \"I2C_SCLK\" at minibot4.sv(81) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264027346 "|minibot4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "minibot4.sv" "spi_slave_instance" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataR spi.sv(63) " "Verilog HDL or VHDL warning at spi.sv(63): object \"dataR\" assigned a value but never read" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264027377 "|minibot4|spi_slave:spi_slave_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 spi.sv(77) " "Verilog HDL assignment warning at spi.sv(77): truncated value with size 65 to match size of target (64)" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264027377 "|minibot4|spi_slave:spi_slave_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_reduce clock_reduce:clock_reduce_3 " "Elaborating entity \"clock_reduce\" for hierarchy \"clock_reduce:clock_reduce_3\"" {  } { { "minibot4.sv" "clock_reduce_3" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wheel_count wheel_count:wheel_count_left " "Elaborating entity \"wheel_count\" for hierarchy \"wheel_count:wheel_count_left\"" {  } { { "minibot4.sv" "wheel_count_left" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_count laser_count:laser_count " "Elaborating entity \"laser_count\" for hierarchy \"laser_count:laser_count\"" {  } { { "minibot4.sv" "laser_count" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027430 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(48) " "Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1554264027430 "|minibot4|laser_count:laser_count"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(58) " "Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1554264027430 "|minibot4|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(80) " "Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264027430 "|minibot4|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(82) " "Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264027430 "|minibot4|laser_count:laser_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonar sonar:sonar1 " "Elaborating entity \"sonar\" for hierarchy \"sonar:sonar1\"" {  } { { "minibot4.sv" "sonar1" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset1 sonar.sv(20) " "Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable \"reset1\", which holds its previous value in one or more paths through the always construct" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554264027446 "|minibot4|sonar:sonar1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger sonar.sv(20) " "Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554264027446 "|minibot4|sonar:sonar1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger sonar.sv(20) " "Inferred latch for \"trigger\" at sonar.sv(20)" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027446 "|minibot4|sonar:sonar1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset1 sonar.sv(20) " "Inferred latch for \"reset1\" at sonar.sv(20)" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264027446 "|minibot4|sonar:sonar1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter sonar:sonar1\|Counter:count1 " "Elaborating entity \"Counter\" for hierarchy \"sonar:sonar1\|Counter:count1\"" {  } { { "sonar.sv" "count1" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264027461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_aoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_aoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_aoo " "Found entity 1: sld_ela_trigger_aoo" {  } { { "db/sld_ela_trigger_aoo.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_ela_trigger_aoo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264028680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264028680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_minibot4_auto_signaltap_0_1_ce17 " "Found entity 1: sld_reserved_minibot4_auto_signaltap_0_1_ce17" {  } { { "db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264028716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264028716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ut14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ut14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ut14 " "Found entity 1: altsyncram_ut14" {  } { { "db/altsyncram_ut14.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_ut14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264029966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264029966 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264030248 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554264030295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.03.06:00:34 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl " "2019.04.03.06:00:34 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264034979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264038494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264038667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264042741 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554264043446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b47db4c/alt_sld_fab.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264043733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264043733 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred RAM node \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1554264044830 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264045316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1554264045316 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554264045316 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar3\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264045332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar2\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264045332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar4\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264045332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar1\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264045332 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554264045332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Elaborated megafunction instantiation \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264045363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Instantiated megafunction \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554264045363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_vrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonar:sonar3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonar:sonar3\|lpm_divide:Div0\"" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264045485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonar:sonar3\|lpm_divide:Div0 " "Instantiated megafunction \"sonar:sonar3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264045485 ""}  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554264045485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264045801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264045801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554264046588 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264046704 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1554264046704 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[9\] " "bidirectional pin \"GPIO_0_PI\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[11\] " "bidirectional pin \"GPIO_0_PI\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[15\] " "bidirectional pin \"GPIO_0_PI\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[0\] " "bidirectional pin \"GPIO_0_PI\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[1\] " "bidirectional pin \"GPIO_0_PI\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[2\] " "bidirectional pin \"GPIO_0_PI\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[3\] " "bidirectional pin \"GPIO_0_PI\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[4\] " "bidirectional pin \"GPIO_0_PI\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[5\] " "bidirectional pin \"GPIO_0_PI\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[6\] " "bidirectional pin \"GPIO_0_PI\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[7\] " "bidirectional pin \"GPIO_0_PI\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[8\] " "bidirectional pin \"GPIO_0_PI\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[10\] " "bidirectional pin \"GPIO_0_PI\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[12\] " "bidirectional pin \"GPIO_0_PI\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[14\] " "bidirectional pin \"GPIO_0_PI\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[16\] " "bidirectional pin \"GPIO_0_PI\[16\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[17\] " "bidirectional pin \"GPIO_0_PI\[17\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[18\] " "bidirectional pin \"GPIO_0_PI\[18\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[19\] " "bidirectional pin \"GPIO_0_PI\[19\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[20\] " "bidirectional pin \"GPIO_0_PI\[20\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[21\] " "bidirectional pin \"GPIO_0_PI\[21\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[22\] " "bidirectional pin \"GPIO_0_PI\[22\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[23\] " "bidirectional pin \"GPIO_0_PI\[23\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[24\] " "bidirectional pin \"GPIO_0_PI\[24\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[25\] " "bidirectional pin \"GPIO_0_PI\[25\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[26\] " "bidirectional pin \"GPIO_0_PI\[26\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[27\] " "bidirectional pin \"GPIO_0_PI\[27\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[28\] " "bidirectional pin \"GPIO_0_PI\[28\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[29\] " "bidirectional pin \"GPIO_0_PI\[29\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[30\] " "bidirectional pin \"GPIO_0_PI\[30\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[31\] " "bidirectional pin \"GPIO_0_PI\[31\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[32\] " "bidirectional pin \"GPIO_0_PI\[32\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[33\] " "bidirectional pin \"GPIO_0_PI\[33\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264046704 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1554264046704 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1554264046735 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1554264046735 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1554264046735 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 10 -1 0 } } { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554264046767 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554264046767 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264048571 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264048571 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264048571 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264048571 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1554264048571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264048571 "|minibot4|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554264048571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264048772 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554264051331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264051601 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 37 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1554264052249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554264052381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264052381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[0\] " "No output dependent on input pin \"GPIO_0_PI_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_0_PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[1\] " "No output dependent on input pin \"GPIO_0_PI_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_0_PI_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264052850 "|minibot4|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554264052850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5542 " "Implemented 5542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554264052850 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554264052850 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1554264052850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5361 " "Implemented 5361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554264052850 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554264052850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554264052850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554264052904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 06:00:52 2019 " "Processing ended: Wed Apr 03 06:00:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554264052904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554264052904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554264052904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264052904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554264058563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554264058563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 06:00:58 2019 " "Processing started: Wed Apr 03 06:00:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554264058563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554264058563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off minibot4 -c minibot4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off minibot4 -c minibot4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554264058563 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554264058762 ""}
{ "Info" "0" "" "Project  = minibot4" {  } {  } 0 0 "Project  = minibot4" 0 0 "Fitter" 0 0 1554264058762 ""}
{ "Info" "0" "" "Revision = minibot4" {  } {  } 0 0 "Revision = minibot4" 0 0 "Fitter" 0 0 1554264058762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554264058931 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "minibot4 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"minibot4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554264058978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554264059047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554264059047 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554264059278 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554264059278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554264059495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554264059495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554264059495 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554264059495 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12199 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554264059515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12201 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554264059515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12203 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554264059515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12205 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554264059515 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554264059515 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554264059527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554264059779 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554264061151 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554264061166 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554264061166 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1554264061166 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1554264061166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "minibot4.SDC " "Synopsys Design Constraints File file not found: 'minibot4.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554264061182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_reduce:clock_reduce_3\|count_20\[0\] CLOCK_50 " "Register clock_reduce:clock_reduce_3\|count_20\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register address\[3\] clock_reduce:clock_reduce_3\|clk_out " "Register address\[3\] is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|wheel_count:wheel_count_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_left\|Atrue " "Node: wheel_count:wheel_odo_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_left\|counter\[0\] wheel_count:wheel_odo_left\|Atrue " "Register wheel_count:wheel_odo_left\|counter\[0\] is being clocked by wheel_count:wheel_odo_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|wheel_count:wheel_odo_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_right\|Atrue " "Node: wheel_count:wheel_odo_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_right\|counter\[0\] wheel_count:wheel_odo_right\|Atrue " "Register wheel_count:wheel_odo_right\|counter\[0\] is being clocked by wheel_count:wheel_odo_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|wheel_count:wheel_odo_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|wheel_count:wheel_count_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[8\] " "Node: GPIO_1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|FallingEdge\[0\] GPIO_1\[8\] " "Register laser_count:laser_count\|FallingEdge\[0\] is being clocked by GPIO_1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|GPIO_1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[1\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[1\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264061198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554264061198 "|minibot4|laser_count:laser_count|Atrue"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264061220 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264061220 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1554264061220 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554264061220 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554264061220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554264061220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554264061220 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554264061220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12189 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_1\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node GPIO_1\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 12176 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 10525 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_reduce:clock_reduce_3\|clk_out  " "Automatically promoted node clock_reduce:clock_reduce_3\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_reduce:clock_reduce_3\|clk_out~0 " "Destination node clock_reduce:clock_reduce_3\|clk_out~0" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv" 1 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 3790 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv" 1 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_reduce:clock_reduce_3\|clk_out" } } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_count_left\|Atrue  " "Automatically promoted node wheel_count:wheel_count_left\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|Atrue~0 " "Destination node wheel_count:wheel_count_left\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 5146 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|phase " "Destination node wheel_count:wheel_count_left\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 561 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 563 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_count_right\|Atrue  " "Automatically promoted node wheel_count:wheel_count_right\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|Atrue~0 " "Destination node wheel_count:wheel_count_right\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 5144 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|phase " "Destination node wheel_count:wheel_count_right\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1411 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1413 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_odo_left\|Atrue  " "Automatically promoted node wheel_count:wheel_odo_left\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_odo_left\|Atrue~0 " "Destination node wheel_count:wheel_odo_left\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 5148 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_odo_left\|phase " "Destination node wheel_count:wheel_odo_left\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1304 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1306 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_odo_right\|Atrue  " "Automatically promoted node wheel_count:wheel_odo_right\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_odo_right\|Atrue~0 " "Destination node wheel_count:wheel_odo_right\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 5150 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_odo_right\|phase " "Destination node wheel_count:wheel_odo_right\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1196 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 1198 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "laser_count:laser_count\|Atrue  " "Automatically promoted node laser_count:laser_count\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "laser_count:laser_count\|Atrue~0 " "Destination node laser_count:laser_count\|Atrue~0" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 5189 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "laser_count:laser_count\|phase " "Destination node laser_count:laser_count\|phase" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 451 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 453 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0" {  } { { "db/cntr_23j.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_23j.tdf" 41 17 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 11861 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 625 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 11980 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 11072 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554264061595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554264061595 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 11433 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554264061595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554264062701 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554264062701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554264062701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554264062723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554264062723 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554264062739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554264062739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554264062754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554264062870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554264062886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554264062886 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554264063271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554264063286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554264064943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554264065929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554264065976 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554264067378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554264067378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554264068450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554264070454 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554264070454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554264070702 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1554264070702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554264070702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554264070702 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554264070802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554264070902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554264071564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554264071627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554264072445 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554264073564 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "109 Cyclone IV E " "109 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 64 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 98 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 99 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 100 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_PI_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI_IN[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI_IN\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_PI_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI_IN[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI_IN\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 80 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 86 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 87 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 89 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 90 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 91 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 92 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 96 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 97 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0_PI\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 101 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0_PI\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 102 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0_PI\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 103 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0_PI\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 104 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0_PI\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 105 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0_PI\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0_PI\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0_PI\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 108 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0_PI\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 109 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0_PI\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 111 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0_PI\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0_PI\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 114 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0_PI\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[16\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 116 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0_PI\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[17\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 117 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0_PI\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[18\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0_PI\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[19\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0_PI\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[20\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0_PI\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[21\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0_PI\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[22\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0_PI\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[23\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0_PI\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[24\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0_PI\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[25\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0_PI\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[26\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0_PI\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[27\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0_PI\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[28\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0_PI\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[29\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0_PI\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[30\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0_PI\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[31\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0_PI\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[32\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0_PI\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[33\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 142 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0_PI\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 110 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0_PI\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 112 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0_PI\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[13\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_PI\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0_PI\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 115 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 145 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 147 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 64 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554264074227 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554264074227 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 80 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 86 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 87 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 89 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 90 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 91 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 92 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 96 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 97 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[0\] a permanently disabled " "Pin GPIO_0_PI\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 101 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[1\] a permanently disabled " "Pin GPIO_0_PI\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 102 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[2\] a permanently disabled " "Pin GPIO_0_PI\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 103 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[3\] a permanently disabled " "Pin GPIO_0_PI\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 104 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[4\] a permanently disabled " "Pin GPIO_0_PI\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 105 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[5\] a permanently disabled " "Pin GPIO_0_PI\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[6\] a permanently disabled " "Pin GPIO_0_PI\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[7\] a permanently disabled " "Pin GPIO_0_PI\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 108 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[8\] a permanently disabled " "Pin GPIO_0_PI\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 109 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[10\] a permanently disabled " "Pin GPIO_0_PI\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 111 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[12\] a permanently disabled " "Pin GPIO_0_PI\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[14\] a permanently disabled " "Pin GPIO_0_PI\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 114 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[16\] a permanently disabled " "Pin GPIO_0_PI\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[16\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 116 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[17\] a permanently disabled " "Pin GPIO_0_PI\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[17\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 117 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[18\] a permanently disabled " "Pin GPIO_0_PI\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[18\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[19\] a permanently disabled " "Pin GPIO_0_PI\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[19\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[20\] a permanently disabled " "Pin GPIO_0_PI\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[20\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[21\] a permanently disabled " "Pin GPIO_0_PI\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[21\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[22\] a permanently disabled " "Pin GPIO_0_PI\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[22\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[23\] a permanently disabled " "Pin GPIO_0_PI\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[23\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[24\] a permanently disabled " "Pin GPIO_0_PI\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[24\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[25\] a permanently disabled " "Pin GPIO_0_PI\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[25\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[26\] a permanently disabled " "Pin GPIO_0_PI\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[26\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[27\] a permanently disabled " "Pin GPIO_0_PI\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[27\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[28\] a permanently disabled " "Pin GPIO_0_PI\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[28\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[29\] a permanently disabled " "Pin GPIO_0_PI\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[29\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[30\] a permanently disabled " "Pin GPIO_0_PI\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[30\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[31\] a permanently disabled " "Pin GPIO_0_PI\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[31\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[32\] a permanently disabled " "Pin GPIO_0_PI\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[32\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[33\] a permanently disabled " "Pin GPIO_0_PI\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[33\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 142 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[9\] a permanently disabled " "Pin GPIO_0_PI\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 110 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[11\] a permanently disabled " "Pin GPIO_0_PI\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 112 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_PI\[15\] a permanently disabled " "Pin GPIO_0_PI\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0_PI[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_PI\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 115 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 145 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 147 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554264074243 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1554264074243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.fit.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554264074666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5831 " "Peak virtual memory: 5831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554264075852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 06:01:15 2019 " "Processing ended: Wed Apr 03 06:01:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554264075852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554264075852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554264075852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554264075852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554264081664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554264081664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 06:01:21 2019 " "Processing started: Wed Apr 03 06:01:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554264081664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554264081664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off minibot4 -c minibot4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off minibot4 -c minibot4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554264081664 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554264083467 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554264083514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554264084015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 06:01:24 2019 " "Processing ended: Wed Apr 03 06:01:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554264084015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554264084015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554264084015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554264084015 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554264084787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554264090569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554264090584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 06:01:30 2019 " "Processing started: Wed Apr 03 06:01:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554264090584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264090584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta minibot4 -c minibot4 " "Command: quartus_sta minibot4 -c minibot4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264090584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1554264090769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091148 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091385 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554264091517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554264091517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1554264091517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "minibot4.SDC " "Synopsys Design Constraints File file not found: 'minibot4.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_reduce:clock_reduce_3\|count_20\[0\] CLOCK_50 " "Register clock_reduce:clock_reduce_3\|count_20\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register writeE clock_reduce:clock_reduce_3\|clk_out " "Register writeE is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|wheel_count:wheel_count_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_right\|Atrue " "Node: wheel_count:wheel_odo_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_right\|counter\[0\] wheel_count:wheel_odo_right\|Atrue " "Register wheel_count:wheel_odo_right\|counter\[0\] is being clocked by wheel_count:wheel_odo_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|wheel_count:wheel_odo_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[8\] " "Node: GPIO_1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO_1\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO_1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|GPIO_1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_left\|Atrue " "Node: wheel_count:wheel_odo_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_left\|counter\[0\] wheel_count:wheel_odo_left\|Atrue " "Register wheel_count:wheel_odo_left\|counter\[0\] is being clocked by wheel_count:wheel_odo_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|wheel_count:wheel_odo_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264091570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091570 "|minibot4|wheel_count:wheel_count_right|Atrue"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264091697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264091697 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091697 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554264091697 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554264091713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.872 " "Worst-case setup slack is 43.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.872               0.000 altera_reserved_tck  " "   43.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.812 " "Worst-case recovery slack is 48.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.812               0.000 altera_reserved_tck  " "   48.812               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.222 " "Worst-case removal slack is 1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 altera_reserved_tck  " "    1.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264091744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091744 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091786 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.449 ns " "Worst Case Available Settling Time: 341.449 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264091817 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554264091833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264091864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264092818 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_reduce:clock_reduce_3\|count_20\[0\] CLOCK_50 " "Register clock_reduce:clock_reduce_3\|count_20\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register writeE clock_reduce:clock_reduce_3\|clk_out " "Register writeE is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|wheel_count:wheel_count_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_right\|Atrue " "Node: wheel_count:wheel_odo_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_right\|counter\[0\] wheel_count:wheel_odo_right\|Atrue " "Register wheel_count:wheel_odo_right\|counter\[0\] is being clocked by wheel_count:wheel_odo_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|wheel_count:wheel_odo_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[8\] " "Node: GPIO_1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO_1\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO_1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|GPIO_1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_left\|Atrue " "Node: wheel_count:wheel_odo_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_left\|counter\[0\] wheel_count:wheel_odo_left\|Atrue " "Register wheel_count:wheel_odo_left\|counter\[0\] is being clocked by wheel_count:wheel_odo_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|wheel_count:wheel_odo_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 "|minibot4|wheel_count:wheel_count_right|Atrue"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264093019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264093019 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.592 " "Worst-case setup slack is 44.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.592               0.000 altera_reserved_tck  " "   44.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.006 " "Worst-case recovery slack is 49.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.006               0.000 altera_reserved_tck  " "   49.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.117 " "Worst-case removal slack is 1.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 altera_reserved_tck  " "    1.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.435 " "Worst-case minimum pulse width slack is 49.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.435               0.000 altera_reserved_tck  " "   49.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093072 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093104 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.429 ns " "Worst Case Available Settling Time: 342.429 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093135 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093135 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554264093151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_reduce:clock_reduce_3\|count_20\[0\] CLOCK_50 " "Register clock_reduce:clock_reduce_3\|count_20\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register writeE clock_reduce:clock_reduce_3\|clk_out " "Register writeE is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|wheel_count:wheel_count_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_right\|Atrue " "Node: wheel_count:wheel_odo_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_right\|counter\[0\] wheel_count:wheel_odo_right\|Atrue " "Register wheel_count:wheel_odo_right\|counter\[0\] is being clocked by wheel_count:wheel_odo_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|wheel_count:wheel_odo_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[8\] " "Node: GPIO_1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO_1\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO_1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|GPIO_1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_odo_left\|Atrue " "Node: wheel_count:wheel_odo_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_odo_left\|counter\[0\] wheel_count:wheel_odo_left\|Atrue " "Register wheel_count:wheel_odo_left\|counter\[0\] is being clocked by wheel_count:wheel_odo_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|wheel_count:wheel_odo_left|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 "|minibot4|wheel_count:wheel_count_right|Atrue"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264093317 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1554264093317 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.730 " "Worst-case setup slack is 46.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.730               0.000 altera_reserved_tck  " "   46.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.661 " "Worst-case recovery slack is 49.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.661               0.000 altera_reserved_tck  " "   49.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.674 " "Worst-case removal slack is 0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 altera_reserved_tck  " "    0.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.296 " "Worst-case minimum pulse width slack is 49.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.296               0.000 altera_reserved_tck  " "   49.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554264093348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093348 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093404 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.450 ns " "Worst Case Available Settling Time: 345.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554264093435 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264093435 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264094005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264094005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554264094137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 06:01:34 2019 " "Processing ended: Wed Apr 03 06:01:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554264094137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554264094137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554264094137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264094137 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 234 s " "Quartus Prime Full Compilation was successful. 0 errors, 234 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554264094922 ""}
