* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:43

* File Generated:     Sep 18 2020 18:21:02

* Purpose:            Deglitch logic routing info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************


//PWM5_obufLegalizeSB_DFF(12:20:0) -> PWM5(13:21:1)
Net : PWM5_obufLegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM6_obufLegalizeSB_DFF(8:20:2) -> PWM6(9:21:1)
Net : PWM6_obufLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM4_obufLegalizeSB_DFF(15:20:0) -> PWM4(16:21:1)
Net : PWM4_obufLegalizeSB_DFFNet
T_15_20_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//MISO_obufLegalizeSB_DFF(20:1:0) -> MISO(21:0:1)
Net : MISO_obufLegalizeSB_DFFNet
T_20_1_wire_logic_cluster/lc_0/out
T_21_0_lc_trk_g0_0
T_21_0_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM3_obufLegalizeSB_DFF(18:20:1) -> PWM3(18:21:1)
Net : PWM3_obufLegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g1_1
T_18_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM1_obufLegalizeSB_DFF(8:20:1) -> PWM1(8:21:0)
Net : PWM1_obufLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g0_1
T_8_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

//PWM7_obufLegalizeSB_DFF(8:20:3) -> PWM7(8:21:1)
Net : PWM7_obufLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g1_3
T_8_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM2_obufLegalizeSB_DFF(18:20:0) -> PWM2(19:21:1)
Net : PWM2_obufLegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_io_cluster/io_1/OUT_ENB

End 

**********************************************************************************************************

//PWM0_obufLegalizeSB_DFF(8:20:0) -> PWM0(9:21:0)
Net : PWM0_obufLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g1_0
T_9_21_wire_io_cluster/io_0/OUT_ENB

End 

**********************************************************************************************************

