module Processor_tb;

reg clock,reset;
wire [15:0] R0,R1,R2,R3,R4,R5,R6,R7;

Processor Processor_tb(clk,reset,R0,R1,R2,R3,R4,R5,R6,R7);

initial begin
reset <= 1'b0;
clock <= 1'b0;
        forever
        #10 clock = ~clock;
end





endmodule