---
permalink: /trainingmodules/uw-gpu-fpga/syllabus.html
layout: default
title: Course syllabus
---

<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTITUTION NAME:</strong></span> University of Wisconsin&ndash;Madison</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE SUBJECT, NUMBER AND TITLE: </strong></span>TAC-HEP : GPU &amp; FPGA training module&nbsp;</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>CREDITS:</strong></span> 3 credits equivalent</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE DESCRIPTION:</strong></span></p>
<p style="text-align: justify;">Introduction to GPU and FPGA programming. Re-cap on the basics of C++, introduction to the CUDA programming model. Overview of FPGA, design flow, introduction High-Level synthesis and its applications</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>REQUISITES:</strong></span></p>
<ul>
<li>Familiarity navigating through UNIX based OS. Familiarity with CLI. Elementary knowledge of C or C++.</li>
<li>Students need to set-up a Wisconsin computing account and have login access to one of the UW GPU nodes and cmstrigger01 machine with Xilinx Vivado tools. Students will be provided instructions for doing so prior to the start of the training.</li>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>MEETING TIME AND LOCATION:</strong></span></p>
<p style="text-align: justify;"><span style="text-decoration: underline;"><strong>Zoom coordinates:&nbsp;</strong></span></p>
<p style="text-align: justify;"><a href="https://cern.zoom.us/j/69712006717?pwd=c0pqUGZxbUlFNkVRSWxHc24yL21tdz09" target="_blank" rel="noopener">https://cern.zoom.us/j/69712006717?pwd=c0pqUGZxbUlFNkVRSWxHc24yL21tdz09</a></p>
<p style="text-align: justify;">Meeting ID: 697 1200 6717</p>
<p style="text-align: justify;"><strong>GPU Module</strong></p>
<p style="text-align: justify;"><strong>Lectures:&nbsp;</strong></p>
<p style="text-align: justify;"><span style="text-decoration: underline;">Tuesdays</span> 9:00 &ndash; 10:00 AM (CT), 10:00 &ndash; 11:00 AM (EST), 16:00 &ndash; 17:00 (CERN)&nbsp;</p>
<p style="text-align: justify;"><span style="text-decoration: underline;">Wednesdays</span> 11:00 &ndash; 12:00 PM (CT), 12:00 &ndash; 13:00 (EST), 18:00 &ndash; 19:00 (CERN)&nbsp;</p>
<p style="text-align: justify;">via zoom</p>
<p style="text-align: justify;"><span style="text-decoration: underline;"><strong>Note</strong></span><span style="text-decoration: underline;">:</span> Subject to change in weeks 5-7 since some lectures will be given by guest lecturers who are experts in the field and may have time conflicts&nbsp;&nbsp;</p>
<p style="text-align: justify;"><strong>FPGA Module</strong></p>
<p style="text-align: justify;">Lectures: Tuesdays and Wednesday: 9:00 &ndash; 10:00 AM (CT), 10:00 &ndash; 11:00 AM (EST), 16:00 &ndash; 17:00 PM (CERN) via zoom</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTRUCTIONAL MODALITY:</strong></span></p>
<p style="text-align: justify;">Virtual via zoom. There will be a combination of lectures and hands-on training.</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>OFFICE HOURS:</strong></span></p>
<ul>
<li>Office hours by appointment.&nbsp;</li>
<li>Slack channel to post questions and communicate with instructors :</li>
<ul>
<li><a href="https://uwmadisoncms.slack.com/archives/C04JCTY6SAH" target="_blank" rel="noopener">https://uwmadisoncms.slack.com/archives/C04JCTY6SAH</a></li>
</ul>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTRUCTOR CONTACT INFO:</strong></span></p>
<p style="text-align: justify;"><strong>GPU module</strong></p>
<p style="text-align: justify;">Dr. Charis Kleio Koraka</p>
<p style="text-align: justify;"><a href="mailto:charis.kleio.koraka@cern.ch" target="_blank" rel="noopener">charis.kleio.koraka@cern.ch</a></p>
<p style="text-align: justify;"><strong>FPGA module</strong></p>
<p style="text-align: justify;">Dr. Varun Sharma</p>
<p style="text-align: justify;"><a href="mailto:varun.sharma@cern.ch" target="_blank" rel="noopener">varun.sharma@cern.ch</a></p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE LEARNING OUTCOMES:</strong></span></p>
<p style="text-align: justify;">Develop an understanding of the differences between different hardware (CPUs / GPUs / FPGAs). Get familiar with their use cases in HEP and develop the ability to identify the ideal hardware accelerator for different HEP applications. Become familiar with the CUDA programming model. Learn how to use and interpret the output of profiling tools. The second part or module will give an introduction to FPGAs and HLS and how to write algorithms for hardware.</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE OVERVIEW:</strong></span></p>
<p style="text-align: justify;">REQUIRED TEXTBOOK, SOFTWARE AND OTHER COURSE MATERIALS:</p>
<ul>
<li>No required textbook</li>
<li>All softwares will be installed in the available machines</li>
</ul>
<p>HLS manual for reference:&nbsp; &nbsp; &nbsp; &nbsp; <a href="https://www.xilinx.com/content/dam/xilinx/support/documents/sw_manuals/ug998-vivado-intro-fpga-design-hls.pdf" target="_blank" rel="noopener">https://www.xilinx.com/content/dam/xilinx/support/documents/sw_manuals/ug998-vivado-intro-fpga-design-hls.pdf</a></p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>HOMEWORK AND OTHER ASSIGNMENTS:</strong></span></p>
<p style="text-align: justify;"><strong>GPU Module</strong></p>
<p style="text-align: justify;"><strong>Weekly assignments for the following weeks</strong></p>
<p style="text-align: justify;">Week 2 : C++ assignment</p>
<p style="text-align: justify;">Week 3 : CUDA assignment</p>
<p style="text-align: justify;">Week 4 : CUDA assignment</p>
<p style="text-align: justify;">Weeks 5-7 : Project</p>
<p style="text-align: justify;"><strong>FPGA Module</strong></p>
<p style="text-align: justify;">Week 2-4: Weekly assignments&nbsp;</p>
<p style="text-align: justify;">Week 5-7: Project</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>GRADING:</strong></span></p>
<div>
<table>
<tbody>
<tr>
<td>&nbsp;</td>
<td><strong>GPU module</strong></td>
<td><strong>FPGA module</strong></td>
</tr>
<tr>
<td><strong>Weekly assignments&nbsp;</strong></td>
<td>30%</td>
<td>20%</td>
</tr>
<tr>
<td><strong>Final project</strong></td>
<td>20%</td>
<td>30%</td>
</tr>
<tr>
<td><strong>Overall&nbsp;</strong></td>
<td>50 %</td>
<td>50 %</td>
</tr>
</tbody>
</table>
</div>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE SCHEDULE/CALENDAR</strong></span></p>
<p style="text-align: justify;"><strong>Deadlines:</strong></p>
<p style="text-align: justify;"><strong>GPU Module</strong></p>
<ul>
<li>Each weekly assignment is due Friday of the next week (i.e. Week 2 assignment is due end of Week 3 on February the 10th)</li>
<li>Final project is due end (by Sunday) of week 7, Friday March 10th.</li>
</ul>
<p style="text-align: justify;"><strong>FPGA Module</strong></p>
<ul>
<li>Each weekly assignment is due Friday of the next week&nbsp;</li>
<li>Final project is due end (by Sunday) of week 7, Friday April 30th.</li>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>Topics covered:</strong></span></p>
<h3 style="text-align: justify;">GPU Module</h3>
<h4 style="text-align: justify;">Week 1</h4>
<ul>
<li>Introduction to the training module&nbsp;</li>
<li>Description of the CPU&nbsp;</li>
<li>Hardware accelerators : types and applications</li>
<li>Description of the GPU&nbsp;</li>
<li>GPU vs CPU / GPUs vs FPGAs</li>
<li>Heterogeneous computing</li>
<li>Computing challenge in HEP</li>
<li>GPU applications in HEP</li>
</ul>
<h4 style="text-align: justify;">Week 2</h4>
<ul>
<li>Introduction to C++&nbsp;</li>
<ul>
<li>Core syntax and types</li>
<li>Operators</li>
<li>Arrays, Pointers &amp; References</li>
<li>Control instructions (if/switch,for/while loops etc.)</li>
<li>Compound data types (structs, enums etc.)</li>
<li>Functions</li>
<li>Scopes / namespaces</li>
<li>Object Orientation (objects and classes/ constructors &amp; destructors/ inheritance )</li>
</ul>
</ul>
<h4 style="text-align: justify;">Week 3</h4>
<ul>
<li>Introduction to CUDA</li>
<ul>
<li>Shell commands to use with GPUs</li>
<li>Concept of parallelization</li>
<li>GPU jargon</li>
<li>CUDA core syntax</li>
<li>GPU memory hierarchy and basic memory management</li>
<li>Error handling</li>
</ul>
</ul>
<h4 style="text-align: justify;">Week 4</h4>
<ul>
<li>Continue the introduction to CUDA</li>
<ul>
<li>CUDA execution model</li>
<li>How threads / warp size map to GPU architecture</li>
<li>Synchronization at grid and block level</li>
<li>Memory access patterns and coalesced memory accesses</li>
<li>Static and dynamic shared memory / optimizing memory performance using tiling</li>
<li>Race conditions and atomic operations</li>
</ul>
</ul>
<h4 style="text-align: justify;">Week 5 - Week 6 - Week 7</h4>
<ul>
<li>Work on assigned project</li>
<li>Follow some advanced topics &rarr; to be determined. Some examples are :</li>
<ul>
<li>Profiling C++ and CUDA code&nbsp;</li>
<li>Read and interpret profiler output</li>
<li>Portability libraries</li>
<li>Concurrency using non-default CUDA streams&nbsp;</li>
</ul>
</ul>
<h3 style="text-align: justify;">FPGA Module</h3>
<h4 style="text-align: justify;">Week 1</h4>
<ul>
<li>FPGA &ndash; Introduction, why do we need them? different options available in market;</li>
<li>Overview of FPGA architecture, programming model and FPGA parallelism vs processor architectures</li>
</ul>
<h4 style="text-align: justify;">Week 2</h4>
<ul>
<li>Digital systems: some important components used on the FPGAs like registers (flip-flops), DSPs, LUTs;</li>
<li>Basic concepts of Hardware design: Clock Frequency, Latency and Pipelining, Throughput</li>
</ul>
<h4 style="text-align: justify;">Week 3-4</h4>
<ul>
<li>Vivado High-level Synthesis (HLS): Basic overview, understanding of HLS, its purpose, benefit and usage;</li>
<li>Mathematical Operations, Conditional statements, Loops, functions in HLS</li>
<li>HLS: Linear Algebra library functions, DSP library functions, C++ arbitrary precision types, datatypes for efficient hardware, Design analysis and optimisation and RTL verification;</li>
</ul>
<ul>
<li>Case study of trigger algorithms developed for the LHC experiments</li>
</ul>
<p style="text-align: justify;">- &nbsp; Introduction to CMS experiment and Level-1 Trigger system</p>
<ul>
<li>Basic introduction to VHDL and design flow</li>
<li>Quick introduction and guide to HLS4ML&nbsp;</li>
</ul>
<h4 style="text-align: justify;">Week 5-6-7</h4>
<ul>
<li>Project: Write an algorithm in C/C++; use HLS to make a bit file which can be burned in hardware.</li>
</ul>
<p style="text-align: justify;">Additional Read (if time permit)</p>
<p style="text-align: justify;">- &nbsp; Computation-centric Algorithms</p>
<p style="text-align: justify;">- &nbsp; Control centric algorithms</p>
<p style="text-align: justify;">- &nbsp; Integration of multiple programs</p>
