From a56c14470677ea362dbc072c2e02ff0b6672a7f9 Mon Sep 17 00:00:00 2001
From: Charanya Venkatraman <charanya@codeaurora.org>
Date: Tue, 18 Jul 2017 14:09:09 +0530
Subject: [PATCH 1/2] QCN550x: MIPS: Add SOC detection code

Signed-off-by: Charanya Venkatraman <charanya@codeaurora.org>
---
 arch/mips/ath79/Kconfig                        |   8 +-
 arch/mips/ath79/clock.c                        |  87 +++++++++++++++++++
 arch/mips/ath79/common.c                       |   8 +-
 arch/mips/ath79/dev-common.c                   |   3 +-
 arch/mips/ath79/dev-usb.c                      |  12 ++-
 arch/mips/ath79/dev-wmac.c                     |  20 +++++
 arch/mips/ath79/early_printk.c                 |   1 +
 arch/mips/ath79/gpio.c                         |  13 ++-
 arch/mips/ath79/irq.c                          | 102 +++++++++++++++++++++-
 arch/mips/ath79/pci.c                          |  27 ++++++
 arch/mips/ath79/setup.c                        |   8 +-
 arch/mips/include/asm/mach-ath79/ar71xx_regs.h | 115 +++++++++++++++++++++++++
 arch/mips/include/asm/mach-ath79/ath79.h       |  11 +++
 13 files changed, 402 insertions(+), 13 deletions(-)

diff --git a/arch/mips/ath79/Kconfig b/arch/mips/ath79/Kconfig
index 91e4adc..112f540 100644
--- a/arch/mips/ath79/Kconfig
+++ b/arch/mips/ath79/Kconfig
@@ -890,6 +890,12 @@ config SOC_QCA956X
 	select PCI_AR724X if PCI
 	def_bool n
 
+config SOC_QCN550X
+	select USB_ARCH_HAS_EHCI
+	select HW_HAS_PCI
+	select PCI_AR724X if PCI
+	def_bool n
+
 config ATH79_DEV_AP9X_PCI
 	select ATH79_PCI_ATH9K_FIXUP
 	def_bool n
@@ -937,7 +943,7 @@ config ATH79_DEV_USB
 	def_bool n
 
 config ATH79_DEV_WMAC
-	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA953X || SOC_QCA955X || SOC_QCA956X)
+	depends on (SOC_AR913X || SOC_AR933X || SOC_AR934X || SOC_QCA953X || SOC_QCA955X || SOC_QCA956X || SOC_QCN550X)
 	def_bool n
 
 config ATH79_NAND_CALDATA_FIXUP
diff --git a/arch/mips/ath79/clock.c b/arch/mips/ath79/clock.c
index 57035d7..3723a37 100644
--- a/arch/mips/ath79/clock.c
+++ b/arch/mips/ath79/clock.c
@@ -532,6 +532,91 @@ static void __init qca956x_clocks_init(void)
 	ath79_uart_clk.rate = ath79_ref_clk.rate;
 }
 
+static void __init qcn550x_clocks_init(void)
+{
+	u32 pll, out_div, ref_div, nint, hfrac, lfrac, clk_ctrl, postdiv;
+	u32 cpu_pll, ddr_pll;
+	u32 bootstrap;
+
+	bootstrap = ath79_reset_rr(QCN550X_RESET_REG_BOOTSTRAP);
+	if (bootstrap &	QCN550X_BOOTSTRAP_REF_CLK_40)
+		ath79_ref_clk.rate = 40 * 1000 * 1000;
+	else
+		ath79_ref_clk.rate = 25 * 1000 * 1000;
+
+	pll = ath79_pll_rr(QCN550X_PLL_CPU_CONFIG_REG);
+	out_div = (pll >> QCN550X_PLL_CPU_CONFIG_OUTDIV_SHIFT) &
+		  QCN550X_PLL_CPU_CONFIG_OUTDIV_MASK;
+	ref_div = (pll >> QCN550X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
+		  QCN550X_PLL_CPU_CONFIG_REFDIV_MASK;
+
+	pll = ath79_pll_rr(QCN550X_PLL_CPU_CONFIG1_REG);
+	nint = (pll >> QCN550X_PLL_CPU_CONFIG1_NINT_SHIFT) &
+	       QCN550X_PLL_CPU_CONFIG1_NINT_MASK;
+	hfrac = (pll >> QCN550X_PLL_CPU_CONFIG1_NFRAC_H_SHIFT) &
+	       QCN550X_PLL_CPU_CONFIG1_NFRAC_H_MASK;
+	lfrac = (pll >> QCN550X_PLL_CPU_CONFIG1_NFRAC_L_SHIFT) &
+	       QCN550X_PLL_CPU_CONFIG1_NFRAC_L_MASK;
+
+	cpu_pll = nint * ath79_ref_clk.rate / ref_div;
+	cpu_pll += (lfrac * ath79_ref_clk.rate) / ((ref_div * 25) << 13);
+	cpu_pll += (hfrac >> 13) * ath79_ref_clk.rate / ref_div;
+	cpu_pll /= (1 << out_div);
+
+	pll = ath79_pll_rr(QCN550X_PLL_DDR_CONFIG_REG);
+	out_div = (pll >> QCN550X_PLL_DDR_CONFIG_OUTDIV_SHIFT) &
+		  QCN550X_PLL_DDR_CONFIG_OUTDIV_MASK;
+	ref_div = (pll >> QCN550X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
+		  QCN550X_PLL_DDR_CONFIG_REFDIV_MASK;
+	pll = ath79_pll_rr(QCN550X_PLL_DDR_CONFIG1_REG);
+	nint = (pll >> QCN550X_PLL_DDR_CONFIG1_NINT_SHIFT) &
+	       QCN550X_PLL_DDR_CONFIG1_NINT_MASK;
+	hfrac = (pll >> QCN550X_PLL_DDR_CONFIG1_NFRAC_H_SHIFT) &
+	       QCN550X_PLL_DDR_CONFIG1_NFRAC_H_MASK;
+	lfrac = (pll >> QCN550X_PLL_DDR_CONFIG1_NFRAC_L_SHIFT) &
+	       QCN550X_PLL_DDR_CONFIG1_NFRAC_L_MASK;
+
+	ddr_pll = nint * ath79_ref_clk.rate / ref_div;
+	ddr_pll += (lfrac * ath79_ref_clk.rate) / ((ref_div * 25) << 13);
+	ddr_pll += (hfrac >> 13) * ath79_ref_clk.rate / ref_div;
+	ddr_pll /= (1 << out_div);
+
+	clk_ctrl = ath79_pll_rr(QCN550X_PLL_CLK_CTRL_REG);
+
+	postdiv = (clk_ctrl >> QCN550X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT) &
+		  QCN550X_PLL_CLK_CTRL_CPU_POST_DIV_MASK;
+
+	if (clk_ctrl & QCN550X_PLL_CLK_CTRL_CPU_PLL_BYPASS)
+		ath79_cpu_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCN550X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL)
+		ath79_cpu_clk.rate = ddr_pll / (postdiv + 1);
+	else
+		ath79_cpu_clk.rate = cpu_pll / (postdiv + 1);
+
+	postdiv = (clk_ctrl >> QCN550X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT) &
+		  QCN550X_PLL_CLK_CTRL_DDR_POST_DIV_MASK;
+
+	if (clk_ctrl & QCN550X_PLL_CLK_CTRL_DDR_PLL_BYPASS)
+		ath79_ddr_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCN550X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_DDRPLL)
+		ath79_ddr_clk.rate = cpu_pll / (postdiv + 1);
+	else
+		ath79_ddr_clk.rate = ddr_pll / (postdiv + 1);
+
+	postdiv = (clk_ctrl >> QCN550X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT) &
+		  QCN550X_PLL_CLK_CTRL_AHB_POST_DIV_MASK;
+
+	if (clk_ctrl & QCN550X_PLL_CLK_CTRL_AHB_PLL_BYPASS)
+		ath79_ahb_clk.rate = ath79_ref_clk.rate;
+	else if (clk_ctrl & QCN550X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL)
+		ath79_ahb_clk.rate = ddr_pll / (postdiv + 1);
+	else
+		ath79_ahb_clk.rate = cpu_pll / (postdiv + 1);
+
+	ath79_wdt_clk.rate = ath79_ref_clk.rate;
+	ath79_uart_clk.rate = ath79_ref_clk.rate;
+}
+
 void __init ath79_clocks_init(void)
 {
 	if (soc_is_ar71xx())
@@ -550,6 +635,8 @@ void __init ath79_clocks_init(void)
 		qca955x_clocks_init();
 	else if (soc_is_qca956x())
 		qca956x_clocks_init();
+	else if (soc_is_qcn550x())
+		qcn550x_clocks_init();
 	else
 		BUG();
 
diff --git a/arch/mips/ath79/common.c b/arch/mips/ath79/common.c
index 2a5f7f8..10f8223 100644
--- a/arch/mips/ath79/common.c
+++ b/arch/mips/ath79/common.c
@@ -76,7 +76,8 @@ void ath79_device_reset_set(u32 mask)
 	else if (soc_is_ar934x() ||
 		soc_is_qca953x() ||
 		soc_is_qca955x() ||
-		soc_is_qca956x())
+		soc_is_qca956x() ||
+		soc_is_qcn550x())
 		reg = AR934X_RESET_REG_RESET_MODULE;
 	else
 		BUG();
@@ -105,7 +106,8 @@ void ath79_device_reset_clear(u32 mask)
 	else if (soc_is_ar934x() ||
 		soc_is_qca953x() ||
 		soc_is_qca955x() ||
-        soc_is_qca956x())
+		soc_is_qca956x() ||
+		soc_is_qcn550x())
 		reg = AR934X_RESET_REG_RESET_MODULE;
 	else
 		BUG();
@@ -137,6 +139,8 @@ u32 ath79_device_reset_get(u32 mask)
 		reg = QCA953X_RESET_REG_RESET_MODULE;
 	else if (soc_is_qca956x())
 		reg = QCA953X_RESET_REG_RESET_MODULE;
+	else if (soc_is_qcn550x())
+		reg = QCA953X_RESET_REG_RESET_MODULE;
 	else
 		BUG();
 
diff --git a/arch/mips/ath79/dev-common.c b/arch/mips/ath79/dev-common.c
index 72c01c5..cd817af 100644
--- a/arch/mips/ath79/dev-common.c
+++ b/arch/mips/ath79/dev-common.c
@@ -102,7 +102,8 @@ void __init ath79_register_uart(void)
 	    soc_is_ar934x() ||
 	    soc_is_qca953x() ||
 	    soc_is_qca955x() ||
-        soc_is_qca956x()) {
+	    soc_is_qca956x() ||
+	    soc_is_qcn550x()) {
 		ath79_uart_data[0].uartclk = clk_get_rate(clk);
 		platform_device_register(&ath79_uart_device);
 	} else if (soc_is_ar933x()) {
diff --git a/arch/mips/ath79/dev-usb.c b/arch/mips/ath79/dev-usb.c
index cc936ed..a699997 100644
--- a/arch/mips/ath79/dev-usb.c
+++ b/arch/mips/ath79/dev-usb.c
@@ -285,6 +285,14 @@ static void __init qca956x_usb_setup(u32 id)
 	}
 }
 
+static void __init qcn550x_usb_setup(void)
+{
+		ath79_usb_init_resource(ath79_ehci0_resources,
+				QCN550X_EHCI_BASE, QCN550X_EHCI_SIZE,
+				ATH79_IP3_IRQ(0));
+		ath79_ehci0_device.dev.platform_data = &ath79_ehci0_pdata_v2;
+}
+
 void ath79_init_usb_pdata(void)
 {
 	if (soc_is_ar7241() || soc_is_ar7242())
@@ -303,7 +311,9 @@ void ath79_init_usb_pdata(void)
 	} else if (soc_is_qca956x()) {
 		qca956x_usb_setup(0);
 		qca956x_usb_setup(1);
-	} else
+	} else if (soc_is_qcn550x())
+		qcn550x_usb_setup();
+	else
 		BUG();
 }
 
diff --git a/arch/mips/ath79/dev-wmac.c b/arch/mips/ath79/dev-wmac.c
index ffd7fb1..f5fbe31 100644
--- a/arch/mips/ath79/dev-wmac.c
+++ b/arch/mips/ath79/dev-wmac.c
@@ -234,6 +234,24 @@ static void qca956x_wmac_setup(void)
 		ath79_wmac_data.is_clk_25mhz = true;
 }
 
+static void qcn550x_wmac_setup(void)
+{
+	u32 t;
+
+	ath79_wmac_device.name = "qcn550x_wmac";
+
+	ath79_wmac_resources[0].start = QCN550X_WMAC_BASE;
+	ath79_wmac_resources[0].end = QCN550X_WMAC_BASE + QCN550X_WMAC_SIZE - 1;
+	ath79_wmac_resources[1].start = ATH79_IP2_IRQ(1);
+	ath79_wmac_resources[1].end = ATH79_IP2_IRQ(1);
+
+	t = ath79_reset_rr(QCN550X_RESET_REG_BOOTSTRAP);
+	if (t & QCN550X_BOOTSTRAP_REF_CLK_40)
+		ath79_wmac_data.is_clk_25mhz = false;
+	else
+		ath79_wmac_data.is_clk_25mhz = true;
+}
+
 static bool __init
 ar93xx_wmac_otp_read_word(void __iomem *base, int addr, u32 *data)
 {
@@ -394,6 +412,8 @@ void ath79_init_wmac_pdata(u8 *cal_data, u8 *mac_addr)
 		qca955x_wmac_setup();
 	else if (soc_is_qca956x())
 		qca956x_wmac_setup();
+	else if (soc_is_qcn550x())
+		qcn550x_wmac_setup();
 	else
 		BUG();
 
diff --git a/arch/mips/ath79/early_printk.c b/arch/mips/ath79/early_printk.c
index c60d384..09a8409 100644
--- a/arch/mips/ath79/early_printk.c
+++ b/arch/mips/ath79/early_printk.c
@@ -118,6 +118,7 @@ static void prom_putchar_init(void)
 	case REV_ID_MAJOR_QCA9531_V2:
 	case REV_ID_MAJOR_QCA9558:
 	case REV_ID_MAJOR_QCA956X:
+	case REV_ID_MAJOR_QCN5502:
 		_prom_putchar = prom_putchar_ar71xx;
 		break;
 
diff --git a/arch/mips/ath79/gpio.c b/arch/mips/ath79/gpio.c
index a4deeb3..4d7bda2 100644
--- a/arch/mips/ath79/gpio.c
+++ b/arch/mips/ath79/gpio.c
@@ -150,7 +150,8 @@ int ath79_gpio_direction_select(unsigned gpio, bool oe)
 	bool ieq_1 = (soc_is_ar934x() ||
 			soc_is_qca953x() ||
 			soc_is_qca955x() ||
-			soc_is_qca956x());
+			soc_is_qca956x() ||
+			soc_is_qcn550x());
 
 	if (gpio >= ath79_gpio_count)
 		return -1;
@@ -187,7 +188,8 @@ static void __iomem *ath79_gpio_get_function_reg(void)
 	    soc_is_ar913x() ||
 	    soc_is_ar933x())
 		reg = AR71XX_GPIO_REG_FUNC;
-	else if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca956x())
+	else if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca956x() ||
+			soc_is_qcn550x())
 		reg = AR934X_GPIO_REG_FUNC;
 	else
 		BUG();
@@ -272,7 +274,8 @@ void __init ath79_gpio_output_select(unsigned gpio, u8 val)
 	unsigned int reg;
 	u32 t, s;
 
-	BUG_ON(!soc_is_ar934x() && !soc_is_qca953x() && !soc_is_qca956x());
+	BUG_ON(!soc_is_ar934x() && !soc_is_qca953x() && !soc_is_qca956x() &&
+			!soc_is_qcn550x());
 
 	if (gpio >= ath79_gpio_count)
 		return;
@@ -444,13 +447,15 @@ void __init ath79_gpio_init(void)
 		ath79_gpio_count = QCA955X_GPIO_COUNT;
 	else if (soc_is_qca956x())
 		ath79_gpio_count = QCA956X_GPIO_COUNT;
+	else if (soc_is_qcn550x())
+		ath79_gpio_count = QCN550X_GPIO_COUNT;
 	else
 		BUG();
 
 	ath79_gpio_base = ioremap_nocache(AR71XX_GPIO_BASE, AR71XX_GPIO_SIZE);
 	ath79_gpio_chip.ngpio = ath79_gpio_count;
 	if (soc_is_ar934x() || soc_is_qca953x() || soc_is_qca955x() ||
-	    soc_is_qca956x()) {
+	    soc_is_qca956x() || soc_is_qcn550x()) {
 		ath79_gpio_chip.direction_input = ar934x_gpio_direction_input;
 		ath79_gpio_chip.direction_output = ar934x_gpio_direction_output;
 	}
diff --git a/arch/mips/ath79/irq.c b/arch/mips/ath79/irq.c
index e3f4ab6..664f113 100644
--- a/arch/mips/ath79/irq.c
+++ b/arch/mips/ath79/irq.c
@@ -110,7 +110,8 @@ static void __init ath79_misc_irq_init(void)
 		 soc_is_ar934x() ||
 		 soc_is_qca953x() ||
 		 soc_is_qca955x() ||
-		 soc_is_qca956x())
+		 soc_is_qca956x() ||
+		 soc_is_qcn550x())
 		ath79_misc_irq_chip.irq_ack = ar724x_misc_irq_ack;
 	else
 		BUG();
@@ -359,6 +360,97 @@ static void qca956x_irq_init(void)
 	late_time_init = &qca956x_enable_timer_cb;
 }
 
+static void qcn550x_ip2_irq_dispatch(unsigned int irq, struct irq_desc *desc)
+{
+	u32 status;
+
+	disable_irq_nosync(irq);
+
+	status = ath79_reset_rr(QCN550X_RESET_REG_EXT_INT_STATUS);
+	status &= QCN550X_EXT_INT_PCIE_RC1_ALL | QCA956X_EXT_INT_WMAC_ALL;
+
+	if (status == 0) {
+		spurious_interrupt();
+		goto enable;
+	}
+
+	if (status & QCN550X_EXT_INT_PCIE_RC1_ALL) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP2_IRQ(0));
+	}
+
+	if (status & QCN550X_EXT_INT_WMAC_ALL) {
+		/* TODO: flsuh DDR? */
+		generic_handle_irq(ATH79_IP2_IRQ(1));
+	}
+
+enable:
+	enable_irq(irq);
+}
+
+static void qcn550x_ip3_irq_dispatch(unsigned int irq, struct irq_desc *desc)
+{
+	u32 status;
+
+	disable_irq_nosync(irq);
+
+	status = ath79_reset_rr(QCN550X_RESET_REG_EXT_INT_STATUS);
+	status &= QCN550X_EXT_INT_PCIE_RC2_ALL |
+		  QCN550X_EXT_INT_USB1 | QCA956X_EXT_INT_USB2;
+
+	if (status == 0) {
+		spurious_interrupt();
+		goto enable;
+	}
+
+	if (status & QCN550X_EXT_INT_USB1) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP3_IRQ(0));
+	}
+
+	if (status & QCN550X_EXT_INT_USB2) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP3_IRQ(1));
+	}
+
+	if (status & QCN550X_EXT_INT_PCIE_RC2_ALL) {
+		/* TODO: flush DDR? */
+		generic_handle_irq(ATH79_IP3_IRQ(2));
+	}
+
+enable:
+	enable_irq(irq);
+}
+
+static void qcn550x_enable_timer_cb(void) {
+	u32 misc;
+
+	misc = ath79_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE);
+	misc |= MISC_INT_MIPS_SI_TIMERINT_MASK;
+	ath79_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE, misc);
+}
+
+static void qcn550x_irq_init(void)
+{
+	int i;
+
+	for (i = ATH79_IP2_IRQ_BASE;
+	     i < ATH79_IP2_IRQ_BASE + ATH79_IP2_IRQ_COUNT; i++)
+		irq_set_chip_and_handler(i, &ip2_chip, handle_level_irq);
+
+	irq_set_chained_handler(ATH79_CPU_IRQ_IP2, qcn550x_ip2_irq_dispatch);
+
+	for (i = ATH79_IP3_IRQ_BASE;
+	     i < ATH79_IP3_IRQ_BASE + ATH79_IP3_IRQ_COUNT; i++)
+		irq_set_chip_and_handler(i, &ip3_chip, handle_level_irq);
+
+	irq_set_chained_handler(ATH79_CPU_IRQ_IP3, qcn550x_ip3_irq_dispatch);
+
+	/* QCN550x timer init workaround has to be applied right before setting
+	 * up the clock. Else, there will be no jiffies */
+	late_time_init = &qcn550x_enable_timer_cb;
+}
+
 asmlinkage void plat_irq_dispatch(void)
 {
 	unsigned long pending;
@@ -518,6 +610,9 @@ void __init arch_init_irq(void)
 	} else if (soc_is_qca956x()) {
 		ath79_ip2_handler = ath79_default_ip2_handler;
 		ath79_ip3_handler = ath79_default_ip3_handler;
+	} else if (soc_is_qcn550x()) {
+		ath79_ip2_handler = ath79_default_ip2_handler;
+		ath79_ip3_handler = ath79_default_ip3_handler;
 	} else {
 		BUG();
 	}
@@ -532,7 +627,8 @@ void __init arch_init_irq(void)
 		qca953x_irq_init();
 	else if (soc_is_qca955x())
 		qca955x_irq_init();
-	else if (soc_is_qca956x()) {
+	else if (soc_is_qca956x())
 		qca956x_irq_init();
-	}
+	else if (soc_is_qcn550x())
+		qcn550x_irq_init();
 }
diff --git a/arch/mips/ath79/pci.c b/arch/mips/ath79/pci.c
index e5cb82d..54c804d 100644
--- a/arch/mips/ath79/pci.c
+++ b/arch/mips/ath79/pci.c
@@ -92,6 +92,21 @@ static const struct ath79_pci_irq qca956x_pci_irq_map[] __initconst = {
         },
 };
 
+static const struct ath79_pci_irq qcn550x_pci_irq_map[] __initconst = {
+        {
+                .bus    = 0,
+                .slot   = 0,
+                .pin    = 1,
+                .irq    = ATH79_PCI_IRQ(0),
+        },
+        {
+                .bus    = 1,
+                .slot   = 0,
+                .pin    = 1,
+                .irq    = ATH79_PCI_IRQ(1),
+        },
+};
+
 int __init pcibios_map_irq(const struct pci_dev *dev, uint8_t slot, uint8_t pin)
 {
 	int irq = -1;
@@ -116,6 +131,9 @@ int __init pcibios_map_irq(const struct pci_dev *dev, uint8_t slot, uint8_t pin)
 		} else if (soc_is_qca956x()) {
 			ath79_pci_irq_map = qca956x_pci_irq_map;
 			ath79_pci_nr_irqs = ARRAY_SIZE(qca956x_pci_irq_map);
+		} else if (soc_is_qcn550x()) {
+			ath79_pci_irq_map = qcn550x_pci_irq_map;
+			ath79_pci_nr_irqs = ARRAY_SIZE(qcn550x_pci_irq_map);
 		} else {
 			pr_crit("pci %s: invalid irq map\n",
 				pci_name((struct pci_dev *) dev));
@@ -341,6 +359,15 @@ int __init ath79_register_pci(void)
 						 QCA956X_PCI_MEM_SIZE,
 						 1,
 						 ATH79_IP3_IRQ(2));
+	} else if (soc_is_qcn550x()) {
+		pdev = ath79_register_pci_ar724x(0,
+						 QCN550X_PCI_CFG_BASE1,
+						 QCN550X_PCI_CTRL_BASE1,
+						 QCN550X_PCI_CRP_BASE1,
+						 QCN550X_PCI_MEM_BASE1,
+						 QCN550X_PCI_MEM_SIZE,
+						 1,
+						 ATH79_IP3_IRQ(2));
 	} else {
 		/* No PCI support */
 		return -ENODEV;
diff --git a/arch/mips/ath79/setup.c b/arch/mips/ath79/setup.c
index 9754a0d..e4c9d35 100644
--- a/arch/mips/ath79/setup.c
+++ b/arch/mips/ath79/setup.c
@@ -183,13 +183,19 @@ static void __init ath79_detect_sys_type(void)
 		chip = "956X";
 		rev = id & QCA956X_REV_ID_REVISION_MASK;
 		break;
+	case REV_ID_MAJOR_QCN5502:
+		ath79_soc = ATH79_SOC_QCN5502;
+		chip = "5502";
+		rev = id & QCN550X_REV_ID_REVISION_MASK;
+		break;
     default:
 		panic("ath79: unknown SoC, id:0x%08x", id);
 	}
 
 	ath79_soc_rev = rev;
 
-	if (soc_is_qca955x() || soc_is_qca953x() || soc_is_qca956x())
+	if (soc_is_qca955x() || soc_is_qca953x() || soc_is_qca956x() ||
+			soc_is_qcn550x())
 		scnprintf(ath79_sys_type, sizeof(ath79_sys_type), "Qualcomm Atheros QCA%s rev %u",
 			chip, rev);
 	else
diff --git a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
index de6a58c..27c402f 100644
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -171,6 +171,22 @@
 #define QCA956X_GMAC_BASE	(AR71XX_APB_BASE + 0x00070000)
 #define QCA956X_GMAC_SIZE	0x64
 
+#define QCN550X_PCI_MEM_BASE1	0x12000000
+#define QCN550X_PCI_MEM_SIZE	0x02000000
+#define QCN550X_PCI_CFG_BASE1	0x16000000
+#define QCN550X_PCI_CFG_SIZE	0x1000
+#define QCN550X_PCI_CRP_BASE1	(AR71XX_APB_BASE + 0x00250000)
+#define QCN550X_PCI_CRP_SIZE	0x1000
+#define QCN550X_PCI_CTRL_BASE1	(AR71XX_APB_BASE + 0x00280000)
+#define QCN550X_PCI_CTRL_SIZE	0x100
+
+#define QCN550X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)
+#define QCN550X_WMAC_SIZE	0x20000
+#define QCN550X_EHCI_BASE	0x1b000000
+#define QCN550X_EHCI_SIZE	0x200
+#define QCN550X_GMAC_BASE	(AR71XX_APB_BASE + 0x00070000)
+#define QCN550X_GMAC_SIZE	0x64
+
 #define AR9300_OTP_BASE		0x14000
 #define AR9300_OTP_STATUS	0x15f18
 #define AR9300_OTP_STATUS_TYPE		0x7
@@ -188,6 +204,11 @@
 #define QCA956X_INLINE_CHKSUM_ENG	BIT(27)
 #define QCA956X_JUMBO_ENABLE		(BIT(28) | BIT(29))
 
+#define QCN550X_DAM_RESET_OFFSET1	0xb90001bc
+#define QCN550X_DAM_RESET_OFFSET2	0xba0001bc
+#define QCN550X_DAM_RESET_SIZE		0x4
+#define QCN550X_INLINE_CHKSUM_ENG	BIT(27)
+#define QCN550X_JUMBO_ENABLE		(BIT(28) | BIT(29))
 /*
  * DDR_CTRL block
  */
@@ -459,6 +480,49 @@
 #define QCA956X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL	BIT(21)
 #define QCA956X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
 
+#define QCN550X_PLL_CPU_CONFIG_REG		0x00
+#define QCN550X_PLL_CPU_CONFIG1_REG		0x04
+#define QCN550X_PLL_DDR_CONFIG_REG		0x08
+#define QCN550X_PLL_DDR_CONFIG1_REG		0x0c
+#define QCN550X_PLL_CLK_CTRL_REG		0x10
+
+#define QCN550X_PLL_CPU_CONFIG_REFDIV_SHIFT	12
+#define QCN550X_PLL_CPU_CONFIG_REFDIV_MASK	0x1f
+#define QCN550X_PLL_CPU_CONFIG_OUTDIV_SHIFT	19
+#define QCN550X_PLL_CPU_CONFIG_OUTDIV_MASK	0x7
+
+#define QCN550X_PLL_CPU_CONFIG1_NFRAC_L_SHIFT	0
+#define QCN550X_PLL_CPU_CONFIG1_NFRAC_L_MASK	0x1f
+#define QCN550X_PLL_CPU_CONFIG1_NFRAC_H_SHIFT	5
+#define QCN550X_PLL_CPU_CONFIG1_NFRAC_H_MASK	0x1fff
+#define QCN550X_PLL_CPU_CONFIG1_NINT_SHIFT	18
+#define QCN550X_PLL_CPU_CONFIG1_NINT_MASK	0x1ff
+
+#define QCN550X_PLL_DDR_CONFIG_REFDIV_SHIFT	16
+#define QCN550X_PLL_DDR_CONFIG_REFDIV_MASK	0x1f
+#define QCN550X_PLL_DDR_CONFIG_OUTDIV_SHIFT	23
+#define QCN550X_PLL_DDR_CONFIG_OUTDIV_MASK	0x7
+
+#define QCN550X_PLL_DDR_CONFIG1_NFRAC_L_SHIFT	0
+#define QCN550X_PLL_DDR_CONFIG1_NFRAC_L_MASK	0x1f
+#define QCN550X_PLL_DDR_CONFIG1_NFRAC_H_SHIFT	5
+#define QCN550X_PLL_DDR_CONFIG1_NFRAC_H_MASK	0x1fff
+#define QCN550X_PLL_DDR_CONFIG1_NINT_SHIFT	18
+#define QCN550X_PLL_DDR_CONFIG1_NINT_MASK	0x1ff
+
+#define QCN550X_PLL_CLK_CTRL_CPU_PLL_BYPASS		BIT(2)
+#define QCN550X_PLL_CLK_CTRL_DDR_PLL_BYPASS		BIT(3)
+#define QCN550X_PLL_CLK_CTRL_AHB_PLL_BYPASS		BIT(4)
+#define QCN550X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT		5
+#define QCN550X_PLL_CLK_CTRL_CPU_POST_DIV_MASK		0x1f
+#define QCN550X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT		10
+#define QCN550X_PLL_CLK_CTRL_DDR_POST_DIV_MASK		0x1f
+#define QCN550X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT		15
+#define QCN550X_PLL_CLK_CTRL_AHB_POST_DIV_MASK		0x1f
+#define QCN550X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_DDRPLL	BIT(20)
+#define QCN550X_PLL_CLK_CTRL_CPU_DDRCLK_FROM_CPUPLL	BIT(21)
+#define QCN550X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
+
 #define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_SHIFT		12
 #define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_MASK		0x7
 #define AR934X_PLL_AUDIO_CONFIG_POSTPLLPWD_SHIFT	7
@@ -522,6 +586,9 @@
 #define QCA956X_RESET_REG_BOOTSTRAP		0xb0
 #define QCA956X_RESET_REG_EXT_INT_STATUS	0xac
 
+#define QCN550X_RESET_REG_BOOTSTRAP		0xb0
+#define QCN550X_RESET_REG_EXT_INT_STATUS	0xac
+
 #define MISC_INT_MIPS_SI_TIMERINT_MASK	BIT(28)
 #define MISC_INT_ETHSW			BIT(12)
 #define MISC_INT_TIMER4			BIT(10)
@@ -665,6 +732,7 @@
 #define QCA955X_BOOTSTRAP_REF_CLK_40	BIT(4)
 
 #define QCA956X_BOOTSTRAP_REF_CLK_40	BIT(2)
+#define QCN550X_BOOTSTRAP_REF_CLK_40	BIT(2)
 
 #define AR934X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)
 #define AR934X_PCIE_WMAC_INT_WMAC_TX		BIT(1)
@@ -764,6 +832,37 @@
 	 QCA956X_EXT_INT_PCIE_RC2_INT1 | QCA956X_EXT_INT_PCIE_RC2_INT2 | \
 	 QCA956X_EXT_INT_PCIE_RC2_INT3)
 
+#define QCN550X_EXT_INT_WMAC_MISC		BIT(0)
+#define QCN550X_EXT_INT_WMAC_TX			BIT(1)
+#define QCN550X_EXT_INT_WMAC_RXLP		BIT(2)
+#define QCN550X_EXT_INT_WMAC_RXHP		BIT(3)
+#define QCN550X_EXT_INT_PCIE_RC1		BIT(4)
+#define QCN550X_EXT_INT_PCIE_RC1_INT0		BIT(5)
+#define QCN550X_EXT_INT_PCIE_RC1_INT1		BIT(6)
+#define QCN550X_EXT_INT_PCIE_RC1_INT2		BIT(7)
+#define QCN550X_EXT_INT_PCIE_RC1_INT3		BIT(8)
+#define QCN550X_EXT_INT_PCIE_RC2		BIT(12)
+#define QCN550X_EXT_INT_PCIE_RC2_INT0		BIT(13)
+#define QCN550X_EXT_INT_PCIE_RC2_INT1		BIT(14)
+#define QCN550X_EXT_INT_PCIE_RC2_INT2		BIT(15)
+#define QCN550X_EXT_INT_PCIE_RC2_INT3		BIT(16)
+#define QCN550X_EXT_INT_USB1			BIT(24)
+#define QCN550X_EXT_INT_USB2			BIT(28)
+
+#define QCN550X_EXT_INT_WMAC_ALL \
+	(QCN550X_EXT_INT_WMAC_MISC | QCA956X_EXT_INT_WMAC_TX | \
+	 QCN550X_EXT_INT_WMAC_RXLP | QCA956X_EXT_INT_WMAC_RXHP)
+
+#define QCN550X_EXT_INT_PCIE_RC1_ALL \
+	(QCN550X_EXT_INT_PCIE_RC1 | QCA956X_EXT_INT_PCIE_RC1_INT0 | \
+	 QCN550X_EXT_INT_PCIE_RC1_INT1 | QCA956X_EXT_INT_PCIE_RC1_INT2 | \
+	 QCN550X_EXT_INT_PCIE_RC1_INT3)
+
+#define QCN550X_EXT_INT_PCIE_RC2_ALL \
+	(QCN550X_EXT_INT_PCIE_RC2 | QCA956X_EXT_INT_PCIE_RC2_INT0 | \
+	 QCN550X_EXT_INT_PCIE_RC2_INT1 | QCA956X_EXT_INT_PCIE_RC2_INT2 | \
+	 QCN550X_EXT_INT_PCIE_RC2_INT3)
+
 #define REV_ID_MAJOR_MASK		0xfff0
 #define REV_ID_MAJOR_AR71XX		0x00a0
 #define REV_ID_MAJOR_AR913X		0x00b0
@@ -779,6 +878,7 @@
 #define REV_ID_MAJOR_QCA9531_V2	0x0160
 #define REV_ID_MAJOR_QCA9558		0x1130
 #define REV_ID_MAJOR_QCA956X		0x1150
+#define REV_ID_MAJOR_QCN5502		0x2170
 
 #define AR71XX_REV_ID_MINOR_MASK	0x3
 #define AR71XX_REV_ID_MINOR_AR7130	0x0
@@ -799,6 +899,7 @@
 #define AR944X_REV_ID_REVISION_MASK	0xf
 #define QCA953X_REV_ID_REVISION_MASK	0xf
 #define QCA956X_REV_ID_REVISION_MASK	0xf
+#define QCN550X_REV_ID_REVISION_MASK	0xf
 
 /*
  * SPI block
@@ -909,6 +1010,19 @@
 #define QCA956X_GPIO_OUT_MUX_GE0_MDO	32
 #define QCA956X_GPIO_OUT_MUX_GE0_MDC	33
 
+#define QCN550X_GPIO_REG_OUT_FUNC0	0x2c
+#define QCN550X_GPIO_REG_OUT_FUNC1	0x30
+#define QCN550X_GPIO_REG_OUT_FUNC2	0x34
+#define QCN550X_GPIO_REG_OUT_FUNC3	0x38
+#define QCN550X_GPIO_REG_OUT_FUNC4	0x3c
+#define QCN550X_GPIO_REG_OUT_FUNC5	0x40
+#define QCN550X_GPIO_REG_IN_ENABLE0	0x44
+#define QCN550X_GPIO_REG_IN_ENABLE3	0x50
+#define QCN550X_GPIO_REG_FUNC		0x6c
+
+#define QCN550X_GPIO_OUT_MUX_GE0_MDO	32
+#define QCN550X_GPIO_OUT_MUX_GE0_MDC	33
+
 #define AR71XX_GPIO_COUNT		16
 #define AR724X_GPIO_COUNT		18
 #define AR913X_GPIO_COUNT		22
@@ -917,6 +1031,7 @@
 #define QCA953X_GPIO_COUNT		18
 #define QCA955X_GPIO_COUNT		24
 #define QCA956X_GPIO_COUNT		23
+#define QCN550X_GPIO_COUNT		20
 
 /*
  * SRIF block
diff --git a/arch/mips/include/asm/mach-ath79/ath79.h b/arch/mips/include/asm/mach-ath79/ath79.h
index 861c74a..8313952 100644
--- a/arch/mips/include/asm/mach-ath79/ath79.h
+++ b/arch/mips/include/asm/mach-ath79/ath79.h
@@ -36,6 +36,7 @@ enum ath79_soc_type {
 	ATH79_SOC_QCA9531,
 	ATH79_SOC_QCA9558,
 	ATH79_SOC_QCA956X,
+	ATH79_SOC_QCN5502,
 };
 
 extern enum ath79_soc_type ath79_soc;
@@ -137,6 +138,16 @@ static inline int soc_is_qca956x(void)
 	return soc_is_qca9563();
 }
 
+static inline int soc_is_qcn5502(void)
+{
+	return ath79_soc == ATH79_SOC_QCN5502;
+}
+
+static inline int soc_is_qcn550x(void)
+{
+	return soc_is_qcn5502();
+}
+
 extern void __iomem *ath79_ddr_base;
 extern void __iomem *ath79_gpio_base;
 extern void __iomem *ath79_pll_base;

