--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
uuci.twr uuci.ncd uuci.pcf

Design file:              uuci.ncd
Physical constraint file: uuci.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;

 936608 paths analyzed, 6076 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.054ns.
--------------------------------------------------------------------------------
Slack:                  0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (2.123ns logic, 3.896ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.999ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (2.102ns logic, 3.897ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.981ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (2.032ns logic, 3.949ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.961ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (2.011ns logic, 3.950ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.934ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.D2     net (fanout=57)       0.839   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021a
    SLICE_X8Y124.C4      net (fanout=3)        0.789   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (2.123ns logic, 3.811ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.915ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.A4     net (fanout=57)       0.633   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000221
    SLICE_X8Y124.B1      net (fanout=2)        0.891   fadd1/xilinx_fadd_i/blk00000003/sig000002e3
    SLICE_X8Y124.BMUX    Topbb                 0.512   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X11Y123.A1     net (fanout=1)        0.713   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X11Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X11Y123.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X11Y123.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (2.017ns logic, 3.898ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_10 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.909ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_10 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<11>
                                                       fadd1_in0_r/register_10
    SLICE_X12Y124.B1     net (fanout=6)        0.972   fadd1_in0_r/register<10>
    SLICE_X12Y124.COUT   Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000022d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (2.117ns logic, 3.792ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_9 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.908ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_9 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y123.BQ     Tcko                  0.375   fadd1_in0_r/register<11>
                                                       fadd1_in0_r/register_9
    SLICE_X12Y124.A1     net (fanout=5)        0.955   fadd1_in0_r/register<9>
    SLICE_X12Y124.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000022f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (2.133ns logic, 3.775ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.898ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X10Y124.D2     net (fanout=2)        0.867   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X10Y124.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X11Y123.C6     net (fanout=1)        0.383   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.859ns logic, 4.039ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.896ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.D2     net (fanout=57)       0.839   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021a
    SLICE_X8Y124.C4      net (fanout=3)        0.789   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (2.032ns logic, 3.864ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.894ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.A4     net (fanout=57)       0.633   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000221
    SLICE_X8Y124.B1      net (fanout=2)        0.891   fadd1/xilinx_fadd_i/blk00000003/sig000002e3
    SLICE_X8Y124.COUT    Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (2.187ns logic, 3.707ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_10 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.889ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_10 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<11>
                                                       fadd1_in0_r/register_10
    SLICE_X12Y124.B1     net (fanout=6)        0.972   fadd1_in0_r/register<10>
    SLICE_X12Y124.COUT   Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000022d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (2.096ns logic, 3.793ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.888ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.CMUX    Tcinc                 0.312   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B4     net (fanout=1)        0.570   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (2.171ns logic, 3.717ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_9 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.888ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_9 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y123.BQ     Tcko                  0.375   fadd1_in0_r/register<11>
                                                       fadd1_in0_r/register_9
    SLICE_X12Y124.A1     net (fanout=5)        0.955   fadd1_in0_r/register<9>
    SLICE_X12Y124.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000022f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (2.112ns logic, 3.776ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.878ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X10Y124.D2     net (fanout=2)        0.867   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X10Y124.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X11Y123.C6     net (fanout=1)        0.383   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.838ns logic, 4.040ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.877ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.A4     net (fanout=57)       0.633   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000221
    SLICE_X8Y124.B1      net (fanout=2)        0.891   fadd1/xilinx_fadd_i/blk00000003/sig000002e3
    SLICE_X8Y124.BMUX    Topbb                 0.512   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X11Y123.A1     net (fanout=1)        0.713   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X11Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X11Y123.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X11Y123.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.926ns logic, 3.951ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_2 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.874ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_2 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y121.CQ     Tcko                  0.375   fadd1_in0_r/register<3>
                                                       fadd1_in0_r/register_2
    SLICE_X12Y123.B3     net (fanout=6)        0.846   fadd1_in0_r/register<2>
    SLICE_X12Y123.COUT   Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000235
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (2.208ns logic, 3.666ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_6 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.868ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_6 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_6
    SLICE_X12Y123.D1     net (fanout=6)        1.076   fadd1_in0_r/register<6>
    SLICE_X12Y123.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000231
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X12Y124.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X12Y124.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.B4     net (fanout=57)       0.634   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000215
    SLICE_X8Y124.D1      net (fanout=3)        1.080   fadd1/xilinx_fadd_i/blk00000003/sig000002c5
    SLICE_X8Y124.COUT    Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000212
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.CMUX    Tcinc                 0.312   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B4     net (fanout=1)        0.570   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (2.150ns logic, 3.718ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.860ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X10Y124.A2     net (fanout=57)       0.895   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X10Y124.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021b
    SLICE_X8Y124.C1      net (fanout=3)        0.818   fadd1/xilinx_fadd_i/blk00000003/sig000002cb
    SLICE_X8Y124.COUT    Topcyc                0.351   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000217
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X10Y124.D2     net (fanout=2)        0.867   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X10Y124.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000347
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X11Y123.C6     net (fanout=1)        0.383   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (1.768ns logic, 4.092ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_14 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.856ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_14 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y123.CQ     Tcko                  0.375   fadd1_in0_r/register<15>
                                                       fadd1_in0_r/register_14
    SLICE_X12Y124.D1     net (fanout=6)        1.129   fadd1_in0_r/register<14>
    SLICE_X12Y124.COUT   Topcyd                0.330   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000229
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X12Y125.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X12Y125.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X12Y126.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X12Y126.DMUX   Tcind                 0.290   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.A4     net (fanout=57)       0.633   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000221
    SLICE_X8Y124.B1      net (fanout=2)        0.891   fadd1/xilinx_fadd_i/blk00000003/sig000002e3
    SLICE_X8Y124.COUT    Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X8Y125.CIN     net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X8Y125.AMUX    Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X11Y123.B2     net (fanout=1)        0.749   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X11Y123.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X11Y123.C3     net (fanout=1)        0.358   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X11Y123.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (2.096ns logic, 3.760ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X0Y48.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000321/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000321/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000329/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000329/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032b/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032b/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032f/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000015c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032f/CLK
  Location pin: SLICE_X8Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000031f/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000031f/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000323/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000323/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000325/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000173/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000325/CLK
  Location pin: SLICE_X8Y131.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000016e/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000327/CLK
  Location pin: SLICE_X8Y132.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000016e/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000327/CLK
  Location pin: SLICE_X8Y132.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000160/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032d/CLK
  Location pin: SLICE_X12Y129.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_0 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_0 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y113.AQ     Tcko                  0.396   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_2 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_2 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y113.CQ     Tcko                  0.396   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_1 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_1 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y113.BQ     Tcko                  0.396   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_3 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_3 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y113.DQ     Tcko                  0.396   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_23 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_23 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y126.DQ     Tcko                  0.375   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_14 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_14 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.CQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_13 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_13 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.BQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_21 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_21 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y126.BQ     Tcko                  0.375   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_7 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_7 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.375   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_15 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_15 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.DQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_27 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_27 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y133.DQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_25 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_25 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y133.BQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_31 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_31 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y131.DQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_29 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_29 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y131.BQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_5 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_5 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.BQ     Tcko                  0.375   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_12 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_12 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.AQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_6 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_6 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.CQ     Tcko                  0.375   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_19 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_19 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y123.DQ     Tcko                  0.375   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_4 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_4 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.AQ     Tcko                  0.375   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_18 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_18 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y123.CQ     Tcko                  0.375   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_26 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_26 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y133.CQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_17 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_17 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y123.BQ     Tcko                  0.375   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_24 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_24 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y133.AQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_16 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_16 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y123.AQ     Tcko                  0.375   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_30 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_30 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y131.CQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_11 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_11 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.DQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_28 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_28 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y131.AQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_10 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_10 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.CQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_22 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_22 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y126.CQ     Tcko                  0.375   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_9 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_9 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.BQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_20 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_20 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y126.AQ     Tcko                  0.375   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_8 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_8 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.AQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_rdy_0 (FF)
  Destination:          uuci_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_rdy_0 to uuci_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y119.AQ     Tcko                  0.375   uuci_fdiv1_out_rdy<0>
                                                       uuci_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 936641 paths, 0 nets, and 6753 connections

Design statistics:
   Minimum period:   6.054ns{1}   (Maximum frequency: 165.180MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 10 22:50:45 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 777 MB



