/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 15:36:35 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ff_1p21v_1p21v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 15:36:35 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125.000;
  nom_voltage         : 1.210;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.21);
  voltage_map (VDDPE, 1.21);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p21v_1p21v_125c) {
    process      : 1;
    temperature  : 125.000;
    voltage      : 1.210;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p21v_1p21v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 108.857877;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 0.073888;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090307, 0.094927, 0.108334, 0.127095, 0.148563, 0.242104, 0.404753", \
           "0.091796, 0.096257, 0.109722, 0.128316, 0.149834, 0.243503, 0.407280", \
           "0.096242, 0.100925, 0.114429, 0.133195, 0.154766, 0.248251, 0.411095", \
           "0.104141, 0.108758, 0.122323, 0.140965, 0.162541, 0.256042, 0.419015", \
           "0.116172, 0.120700, 0.134138, 0.152931, 0.174512, 0.268037, 0.431394", \
           "0.126496, 0.131103, 0.144592, 0.163410, 0.185128, 0.278799, 0.442302", \
           "0.138518, 0.143224, 0.156687, 0.175425, 0.197162, 0.289420, 0.454358" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.076761, 0.080688, 0.092084, 0.108030, 0.126279, 0.205788, 0.344040", \
           "0.078027, 0.081818, 0.093264, 0.109069, 0.127359, 0.206978, 0.346188", \
           "0.081806, 0.085786, 0.097265, 0.113216, 0.131552, 0.211013, 0.349431", \
           "0.088520, 0.092444, 0.103975, 0.119821, 0.138159, 0.217636, 0.356162", \
           "0.098746, 0.102595, 0.114018, 0.129991, 0.148335, 0.227831, 0.366685", \
           "0.107522, 0.111438, 0.122903, 0.138899, 0.157359, 0.236979, 0.375957", \
           "0.117740, 0.121740, 0.133184, 0.149111, 0.167587, 0.246007, 0.386204" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024038, 0.029719, 0.049540, 0.078760, 0.124094, 0.303313, 0.630115", \
           "0.024162, 0.029554, 0.047953, 0.082749, 0.124473, 0.300197, 0.613253", \
           "0.023981, 0.029721, 0.049437, 0.083324, 0.126082, 0.303529, 0.616832", \
           "0.024094, 0.029932, 0.049288, 0.083591, 0.124118, 0.303491, 0.617795", \
           "0.024469, 0.030462, 0.050010, 0.083699, 0.126324, 0.301973, 0.613871", \
           "0.024197, 0.029706, 0.049437, 0.082640, 0.124557, 0.300867, 0.609034", \
           "0.024186, 0.029804, 0.049476, 0.083219, 0.124553, 0.302177, 0.606868" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024038, 0.029719, 0.049540, 0.078760, 0.124094, 0.303313, 0.630115", \
           "0.024162, 0.029554, 0.047953, 0.082749, 0.124473, 0.300197, 0.613253", \
           "0.023981, 0.029721, 0.049437, 0.083324, 0.126082, 0.303529, 0.616832", \
           "0.024094, 0.029932, 0.049288, 0.083591, 0.124118, 0.303491, 0.617795", \
           "0.024469, 0.030462, 0.050010, 0.083699, 0.126324, 0.301973, 0.613871", \
           "0.024197, 0.029706, 0.049437, 0.082640, 0.124557, 0.300867, 0.609034", \
           "0.024186, 0.029804, 0.049476, 0.083219, 0.124553, 0.302177, 0.606868" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.092897, 0.098157, 0.112973, 0.133354, 0.156338, 0.253461, 0.421891", \
           "0.094105, 0.099274, 0.114070, 0.134508, 0.157462, 0.254463, 0.423436", \
           "0.097877, 0.102998, 0.117904, 0.138259, 0.161353, 0.257776, 0.425603", \
           "0.105200, 0.110575, 0.125263, 0.145534, 0.168711, 0.265638, 0.433578", \
           "0.115936, 0.121119, 0.135984, 0.156336, 0.179463, 0.275546, 0.443217", \
           "0.125200, 0.130475, 0.145224, 0.165426, 0.188555, 0.284752, 0.452931", \
           "0.136636, 0.141947, 0.156652, 0.176827, 0.199658, 0.295160, 0.463291" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.078962, 0.083434, 0.096027, 0.113351, 0.132887, 0.215442, 0.358608", \
           "0.079990, 0.084383, 0.096960, 0.114332, 0.133842, 0.216293, 0.359920", \
           "0.083195, 0.087548, 0.100219, 0.117520, 0.137150, 0.219110, 0.361763", \
           "0.089420, 0.093989, 0.106473, 0.123704, 0.143405, 0.225793, 0.368541", \
           "0.098546, 0.102951, 0.115586, 0.132885, 0.152544, 0.234214, 0.376735", \
           "0.106420, 0.110904, 0.123441, 0.140612, 0.160272, 0.242039, 0.384991", \
           "0.116141, 0.120655, 0.133155, 0.150303, 0.169709, 0.250886, 0.393798" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026026, 0.031752, 0.051996, 0.082362, 0.125058, 0.303336, 0.616591", \
           "0.025930, 0.031755, 0.051606, 0.084486, 0.125508, 0.298790, 0.609880", \
           "0.025958, 0.031713, 0.052209, 0.084597, 0.125342, 0.299769, 0.610424", \
           "0.026084, 0.031782, 0.051557, 0.085203, 0.125111, 0.301070, 0.615045", \
           "0.026543, 0.032471, 0.052458, 0.085483, 0.125190, 0.302652, 0.613634", \
           "0.026030, 0.031788, 0.051388, 0.084088, 0.124761, 0.300823, 0.607235", \
           "0.026118, 0.031805, 0.051583, 0.084546, 0.124237, 0.302243, 0.610846" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026026, 0.031752, 0.051996, 0.082362, 0.125058, 0.303336, 0.616591", \
           "0.025930, 0.031755, 0.051606, 0.084486, 0.125508, 0.298790, 0.609880", \
           "0.025958, 0.031713, 0.052209, 0.084597, 0.125342, 0.299769, 0.610424", \
           "0.026084, 0.031782, 0.051557, 0.085203, 0.125111, 0.301070, 0.615045", \
           "0.026543, 0.032471, 0.052458, 0.085483, 0.125190, 0.302652, 0.613634", \
           "0.026030, 0.031788, 0.051388, 0.084088, 0.124761, 0.300823, 0.607235", \
           "0.026118, 0.031805, 0.051583, 0.084546, 0.124237, 0.302243, 0.610846" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122482, 0.127101, 0.140508, 0.159269, 0.180737, 0.274278, 0.436927", \
           "0.123761, 0.128221, 0.141687, 0.160281, 0.181798, 0.275468, 0.439244", \
           "0.127943, 0.132625, 0.146130, 0.164896, 0.186467, 0.279952, 0.442796", \
           "0.135202, 0.139819, 0.153384, 0.172027, 0.193602, 0.287104, 0.450076", \
           "0.149717, 0.154245, 0.167684, 0.186476, 0.208057, 0.301582, 0.464940", \
           "0.164661, 0.169269, 0.182757, 0.201575, 0.223293, 0.316964, 0.480468", \
           "0.181993, 0.186698, 0.200161, 0.218899, 0.240636, 0.332894, 0.497832" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.104109, 0.108036, 0.119432, 0.135379, 0.153627, 0.233136, 0.371388", \
           "0.105197, 0.108988, 0.120434, 0.136239, 0.154529, 0.234148, 0.373358", \
           "0.108752, 0.112732, 0.124211, 0.140161, 0.158497, 0.237959, 0.376376", \
           "0.114922, 0.118846, 0.130377, 0.146223, 0.164562, 0.244038, 0.382564", \
           "0.127260, 0.131108, 0.142531, 0.158505, 0.176848, 0.256345, 0.395199", \
           "0.139962, 0.143878, 0.155343, 0.171339, 0.189799, 0.269419, 0.408397", \
           "0.154694, 0.158694, 0.170137, 0.186065, 0.204541, 0.282960, 0.423158" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024318, 0.030006, 0.048280, 0.076521, 0.115009, 0.300151, 0.609109", \
           "0.024209, 0.029709, 0.047989, 0.078210, 0.118226, 0.303045, 0.615984", \
           "0.024214, 0.029923, 0.047868, 0.079582, 0.123653, 0.303802, 0.634333", \
           "0.024105, 0.029681, 0.049236, 0.083127, 0.125787, 0.300952, 0.608913", \
           "0.024306, 0.030085, 0.049895, 0.083052, 0.123936, 0.300577, 0.608840", \
           "0.024095, 0.029678, 0.050333, 0.083804, 0.125316, 0.313636, 0.604368", \
           "0.024353, 0.029959, 0.049383, 0.082691, 0.124383, 0.307409, 0.607929" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024318, 0.030006, 0.048280, 0.076521, 0.115009, 0.300151, 0.609109", \
           "0.024209, 0.029709, 0.047989, 0.078210, 0.118226, 0.303045, 0.615984", \
           "0.024214, 0.029923, 0.047868, 0.079582, 0.123653, 0.303802, 0.634333", \
           "0.024105, 0.029681, 0.049236, 0.083127, 0.125787, 0.300952, 0.608913", \
           "0.024306, 0.030085, 0.049895, 0.083052, 0.123936, 0.300577, 0.608840", \
           "0.024095, 0.029678, 0.050333, 0.083804, 0.125316, 0.313636, 0.604368", \
           "0.024353, 0.029959, 0.049383, 0.082691, 0.124383, 0.307409, 0.607929" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122112, 0.127372, 0.142188, 0.162569, 0.185553, 0.282676, 0.451106", \
           "0.123229, 0.128398, 0.143194, 0.163632, 0.186585, 0.283587, 0.452560", \
           "0.126701, 0.131822, 0.146729, 0.167083, 0.190177, 0.286601, 0.454427", \
           "0.133768, 0.139143, 0.153831, 0.174103, 0.197280, 0.294207, 0.462146", \
           "0.146771, 0.151954, 0.166819, 0.187171, 0.210298, 0.306381, 0.474052", \
           "0.160005, 0.165280, 0.180030, 0.200231, 0.223361, 0.319557, 0.487736", \
           "0.175688, 0.180998, 0.195704, 0.215879, 0.238710, 0.334212, 0.502343" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103795, 0.108267, 0.120860, 0.138184, 0.157720, 0.240275, 0.383440", \
           "0.104745, 0.109138, 0.121715, 0.139087, 0.158598, 0.241049, 0.384676", \
           "0.107696, 0.112049, 0.124719, 0.142021, 0.161651, 0.243611, 0.386263", \
           "0.113703, 0.118272, 0.130756, 0.147987, 0.167688, 0.250076, 0.392824", \
           "0.124755, 0.129161, 0.141796, 0.159095, 0.178754, 0.260423, 0.402945", \
           "0.136004, 0.140488, 0.153025, 0.170197, 0.189857, 0.271624, 0.414576", \
           "0.149335, 0.153849, 0.166349, 0.183497, 0.202903, 0.284080, 0.426991" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026140, 0.032003, 0.051511, 0.080909, 0.122785, 0.302574, 0.615019", \
           "0.026404, 0.033980, 0.052373, 0.082534, 0.124100, 0.297343, 0.607280", \
           "0.026303, 0.031978, 0.051330, 0.082738, 0.122183, 0.298881, 0.604387", \
           "0.026275, 0.032229, 0.051816, 0.084910, 0.122249, 0.301199, 0.607388", \
           "0.027909, 0.034064, 0.052761, 0.084048, 0.123970, 0.297750, 0.608630", \
           "0.026358, 0.033110, 0.053236, 0.086110, 0.128285, 0.301479, 0.608710", \
           "0.025779, 0.031891, 0.051779, 0.083050, 0.122911, 0.299094, 0.609972" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026140, 0.032003, 0.051511, 0.080909, 0.122785, 0.302574, 0.615019", \
           "0.026404, 0.033980, 0.052373, 0.082534, 0.124100, 0.297343, 0.607280", \
           "0.026303, 0.031978, 0.051330, 0.082738, 0.122183, 0.298881, 0.604387", \
           "0.026275, 0.032229, 0.051816, 0.084910, 0.122249, 0.301199, 0.607388", \
           "0.027909, 0.034064, 0.052761, 0.084048, 0.123970, 0.297750, 0.608630", \
           "0.026358, 0.033110, 0.053236, 0.086110, 0.128285, 0.301479, 0.608710", \
           "0.025779, 0.031891, 0.051779, 0.083050, 0.122911, 0.299094, 0.609972" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.294328, 0.298947, 0.312354, 0.331115, 0.352583, 0.446124, 0.608773", \
           "0.295424, 0.299884, 0.313350, 0.331944, 0.353461, 0.447131, 0.610907", \
           "0.300198, 0.304880, 0.318385, 0.337151, 0.358722, 0.452207, 0.615051", \
           "0.309426, 0.314042, 0.327608, 0.346250, 0.367825, 0.461327, 0.624299", \
           "0.322659, 0.327187, 0.340626, 0.359418, 0.380999, 0.474524, 0.637882", \
           "0.334523, 0.339131, 0.352619, 0.371438, 0.393155, 0.486826, 0.650330", \
           "0.348343, 0.353048, 0.366511, 0.385249, 0.406986, 0.499244, 0.664182" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.250178, 0.254105, 0.265501, 0.281448, 0.299696, 0.379205, 0.517457", \
           "0.251110, 0.254902, 0.266348, 0.282152, 0.300442, 0.380061, 0.519271", \
           "0.255168, 0.259148, 0.270627, 0.286578, 0.304914, 0.384376, 0.522793", \
           "0.263012, 0.266936, 0.278466, 0.294312, 0.312651, 0.392128, 0.530654", \
           "0.274260, 0.278109, 0.289532, 0.305505, 0.323849, 0.403346, 0.542199", \
           "0.284345, 0.288261, 0.299726, 0.315722, 0.334182, 0.413803, 0.552780", \
           "0.296091, 0.300091, 0.311535, 0.327462, 0.345938, 0.424358, 0.564555" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024264, 0.029900, 0.049509, 0.082872, 0.123790, 0.311163, 0.620436", \
           "0.024219, 0.029760, 0.049619, 0.082866, 0.124102, 0.299750, 0.618921", \
           "0.024188, 0.029781, 0.049494, 0.082759, 0.124915, 0.301564, 0.615938", \
           "0.024156, 0.029805, 0.049562, 0.082199, 0.124043, 0.301359, 0.611482", \
           "0.024635, 0.030341, 0.049656, 0.082734, 0.124846, 0.300353, 0.612438", \
           "0.024241, 0.029756, 0.049192, 0.082386, 0.123519, 0.303804, 0.620876", \
           "0.024193, 0.029894, 0.049364, 0.082865, 0.124388, 0.302169, 0.621424" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024264, 0.029900, 0.049509, 0.082872, 0.123790, 0.311163, 0.620436", \
           "0.024219, 0.029760, 0.049619, 0.082866, 0.124102, 0.299750, 0.618921", \
           "0.024188, 0.029781, 0.049494, 0.082759, 0.124915, 0.301564, 0.615938", \
           "0.024156, 0.029805, 0.049562, 0.082199, 0.124043, 0.301359, 0.611482", \
           "0.024635, 0.030341, 0.049656, 0.082734, 0.124846, 0.300353, 0.612438", \
           "0.024241, 0.029756, 0.049192, 0.082386, 0.123519, 0.303804, 0.620876", \
           "0.024193, 0.029894, 0.049364, 0.082865, 0.124388, 0.302169, 0.621424" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258847, 0.264108, 0.278923, 0.299305, 0.322289, 0.419412, 0.587842", \
           "0.260302, 0.265471, 0.280267, 0.300705, 0.323659, 0.420660, 0.589633", \
           "0.265603, 0.270724, 0.285630, 0.305985, 0.329079, 0.425503, 0.593329", \
           "0.274033, 0.279408, 0.294096, 0.314367, 0.337544, 0.434471, 0.602411", \
           "0.284277, 0.289460, 0.304324, 0.324677, 0.347804, 0.443886, 0.611558", \
           "0.292875, 0.298150, 0.312899, 0.333101, 0.356230, 0.452427, 0.620606", \
           "0.302535, 0.307846, 0.322551, 0.342726, 0.365557, 0.461059, 0.629190" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.220020, 0.224492, 0.237085, 0.254409, 0.273945, 0.356500, 0.499666", \
           "0.221257, 0.225650, 0.238227, 0.255599, 0.275110, 0.357561, 0.501188", \
           "0.225763, 0.230115, 0.242786, 0.260087, 0.279717, 0.361677, 0.504330", \
           "0.232928, 0.237497, 0.249981, 0.267212, 0.286913, 0.369301, 0.512049", \
           "0.241635, 0.246041, 0.258676, 0.275975, 0.295633, 0.377303, 0.519824", \
           "0.248943, 0.253427, 0.265964, 0.283136, 0.302796, 0.384563, 0.527515", \
           "0.257155, 0.261669, 0.274169, 0.291317, 0.310723, 0.391900, 0.534812" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026398, 0.032415, 0.051312, 0.082913, 0.121828, 0.297692, 0.612469", \
           "0.026420, 0.032583, 0.051431, 0.083859, 0.124639, 0.298861, 0.600657", \
           "0.026241, 0.032022, 0.051348, 0.085515, 0.123428, 0.301682, 0.607875", \
           "0.026504, 0.031857, 0.051495, 0.082890, 0.122490, 0.304721, 0.615424", \
           "0.026188, 0.032173, 0.052016, 0.083291, 0.123230, 0.298192, 0.614781", \
           "0.025926, 0.031977, 0.051862, 0.083643, 0.124300, 0.297423, 0.618414", \
           "0.026640, 0.032221, 0.051541, 0.083474, 0.122373, 0.297207, 0.607046" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026398, 0.032415, 0.051312, 0.082913, 0.121828, 0.297692, 0.612469", \
           "0.026420, 0.032583, 0.051431, 0.083859, 0.124639, 0.298861, 0.600657", \
           "0.026241, 0.032022, 0.051348, 0.085515, 0.123428, 0.301682, 0.607875", \
           "0.026504, 0.031857, 0.051495, 0.082890, 0.122490, 0.304721, 0.615424", \
           "0.026188, 0.032173, 0.052016, 0.083291, 0.123230, 0.298192, 0.614781", \
           "0.025926, 0.031977, 0.051862, 0.083643, 0.124300, 0.297423, 0.618414", \
           "0.026640, 0.032221, 0.051541, 0.083474, 0.122373, 0.297207, 0.607046" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.220925, 0.225545, 0.238952, 0.257713, 0.279181, 0.372722, 0.535371", \
           "0.222371, 0.226832, 0.240298, 0.258891, 0.280409, 0.374078, 0.537855", \
           "0.227441, 0.232123, 0.245628, 0.264394, 0.285965, 0.379450, 0.542294", \
           "0.235764, 0.240381, 0.253946, 0.272588, 0.294164, 0.387666, 0.550638", \
           "0.246190, 0.250718, 0.264157, 0.282949, 0.304530, 0.398056, 0.561413", \
           "0.254896, 0.259504, 0.272992, 0.291811, 0.313528, 0.407200, 0.570703", \
           "0.264258, 0.268964, 0.282427, 0.301165, 0.322902, 0.415160, 0.580098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.187787, 0.191713, 0.203109, 0.219056, 0.237304, 0.316814, 0.455065", \
           "0.189016, 0.192807, 0.204253, 0.220057, 0.238347, 0.317966, 0.457176", \
           "0.193325, 0.197305, 0.208784, 0.224735, 0.243070, 0.322532, 0.460950", \
           "0.200400, 0.204324, 0.215854, 0.231700, 0.250039, 0.329516, 0.468042", \
           "0.209262, 0.213111, 0.224533, 0.240507, 0.258851, 0.338347, 0.477201", \
           "0.216662, 0.220578, 0.232043, 0.248039, 0.266499, 0.346120, 0.485097", \
           "0.224619, 0.228619, 0.240063, 0.255990, 0.274466, 0.352886, 0.493083" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024188, 0.029850, 0.049636, 0.082908, 0.123487, 0.304906, 0.618114", \
           "0.024198, 0.029676, 0.049642, 0.083063, 0.124059, 0.305394, 0.617891", \
           "0.024212, 0.029751, 0.049279, 0.082169, 0.122823, 0.305313, 0.615534", \
           "0.024297, 0.029752, 0.049261, 0.082780, 0.124852, 0.303048, 0.618841", \
           "0.024204, 0.029719, 0.049648, 0.083287, 0.125913, 0.305406, 0.611089", \
           "0.024044, 0.029898, 0.049336, 0.082920, 0.123848, 0.304629, 0.617288", \
           "0.024882, 0.029871, 0.049307, 0.082691, 0.123370, 0.304286, 0.615487" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024188, 0.029850, 0.049636, 0.082908, 0.123487, 0.304906, 0.618114", \
           "0.024198, 0.029676, 0.049642, 0.083063, 0.124059, 0.305394, 0.617891", \
           "0.024212, 0.029751, 0.049279, 0.082169, 0.122823, 0.305313, 0.615534", \
           "0.024297, 0.029752, 0.049261, 0.082780, 0.124852, 0.303048, 0.618841", \
           "0.024204, 0.029719, 0.049648, 0.083287, 0.125913, 0.305406, 0.611089", \
           "0.024044, 0.029898, 0.049336, 0.082920, 0.123848, 0.304629, 0.617288", \
           "0.024882, 0.029871, 0.049307, 0.082691, 0.123370, 0.304286, 0.615487" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241321, 0.246581, 0.261397, 0.281778, 0.304762, 0.401885, 0.570315", \
           "0.242692, 0.247861, 0.262657, 0.283095, 0.306048, 0.403049, 0.572022", \
           "0.247684, 0.252805, 0.267712, 0.288066, 0.311160, 0.407584, 0.575411", \
           "0.256831, 0.262206, 0.276893, 0.297165, 0.320342, 0.417269, 0.585208", \
           "0.269713, 0.274897, 0.289761, 0.310113, 0.333241, 0.429323, 0.596995", \
           "0.281532, 0.286807, 0.301556, 0.321758, 0.344887, 0.441084, 0.609263", \
           "0.295439, 0.300749, 0.315455, 0.335630, 0.358461, 0.453963, 0.622094" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205122, 0.209594, 0.222187, 0.239511, 0.259047, 0.341602, 0.484768", \
           "0.206288, 0.210682, 0.223258, 0.240630, 0.260141, 0.342592, 0.486219", \
           "0.210532, 0.214884, 0.227555, 0.244856, 0.264486, 0.346446, 0.489099", \
           "0.218306, 0.222875, 0.235359, 0.252590, 0.272291, 0.354679, 0.497427", \
           "0.229256, 0.233662, 0.246297, 0.263596, 0.283255, 0.364925, 0.507446", \
           "0.239302, 0.243786, 0.256323, 0.273494, 0.293154, 0.374921, 0.517873", \
           "0.251123, 0.255637, 0.268137, 0.285285, 0.304692, 0.385868, 0.528780" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027542, 0.032941, 0.052364, 0.083829, 0.128140, 0.301014, 0.608650", \
           "0.026423, 0.031880, 0.051945, 0.082646, 0.122391, 0.305281, 0.611905", \
           "0.026239, 0.031791, 0.051746, 0.085581, 0.123342, 0.303955, 0.611659", \
           "0.026707, 0.031805, 0.051797, 0.083471, 0.127931, 0.298947, 0.612116", \
           "0.026777, 0.031907, 0.052517, 0.083600, 0.124149, 0.299305, 0.601843", \
           "0.026456, 0.032082, 0.051273, 0.083792, 0.123793, 0.299070, 0.616298", \
           "0.026497, 0.032540, 0.051249, 0.086195, 0.123693, 0.301262, 0.608063" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027542, 0.032941, 0.052364, 0.083829, 0.128140, 0.301014, 0.608650", \
           "0.026423, 0.031880, 0.051945, 0.082646, 0.122391, 0.305281, 0.611905", \
           "0.026239, 0.031791, 0.051746, 0.085581, 0.123342, 0.303955, 0.611659", \
           "0.026707, 0.031805, 0.051797, 0.083471, 0.127931, 0.298947, 0.612116", \
           "0.026777, 0.031907, 0.052517, 0.083600, 0.124149, 0.299305, 0.601843", \
           "0.026456, 0.032082, 0.051273, 0.083792, 0.123793, 0.299070, 0.616298", \
           "0.026497, 0.032540, 0.051249, 0.086195, 0.123693, 0.301262, 0.608063" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094718, 0.099978, 0.114794, 0.135175, 0.158159, 0.255282, 0.423712", \
           "0.096246, 0.101415, 0.116211, 0.136649, 0.159603, 0.256604, 0.425577", \
           "0.101638, 0.106759, 0.121665, 0.142020, 0.165114, 0.261537, 0.429364", \
           "0.110102, 0.115477, 0.130165, 0.150436, 0.173613, 0.270540, 0.438480", \
           "0.120321, 0.125504, 0.140368, 0.160720, 0.183848, 0.279930, 0.447602", \
           "0.128783, 0.134058, 0.148808, 0.169010, 0.192139, 0.288336, 0.456514", \
           "0.137886, 0.143196, 0.157902, 0.178077, 0.200908, 0.296410, 0.464541" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.080510, 0.084982, 0.097575, 0.114899, 0.134435, 0.216990, 0.360155", \
           "0.081809, 0.086203, 0.098780, 0.116152, 0.135662, 0.218113, 0.361740", \
           "0.086392, 0.090745, 0.103415, 0.120717, 0.140347, 0.222307, 0.364959", \
           "0.093587, 0.098156, 0.110640, 0.127871, 0.147571, 0.229959, 0.372708", \
           "0.102272, 0.106678, 0.119313, 0.136612, 0.156271, 0.237941, 0.380462", \
           "0.109466, 0.113950, 0.126487, 0.143658, 0.163318, 0.245085, 0.388037", \
           "0.117203, 0.121717, 0.134217, 0.151365, 0.170772, 0.251948, 0.394860" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025554, 0.030201, 0.049663, 0.082715, 0.124022, 0.300138, 0.621789", \
           "0.024346, 0.030311, 0.049628, 0.082704, 0.123998, 0.304055, 0.622141", \
           "0.024976, 0.030381, 0.049649, 0.082459, 0.123314, 0.302589, 0.615650", \
           "0.024655, 0.030361, 0.049570, 0.083018, 0.123637, 0.300969, 0.615987", \
           "0.025362, 0.031022, 0.050490, 0.082773, 0.126054, 0.306582, 0.621849", \
           "0.024630, 0.030256, 0.050211, 0.084131, 0.125599, 0.301643, 0.616549", \
           "0.025910, 0.030284, 0.050059, 0.082842, 0.123748, 0.301468, 0.615930" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025554, 0.030201, 0.049663, 0.082715, 0.124022, 0.300138, 0.621789", \
           "0.024346, 0.030311, 0.049628, 0.082704, 0.123998, 0.304055, 0.622141", \
           "0.024976, 0.030381, 0.049649, 0.082459, 0.123314, 0.302589, 0.615650", \
           "0.024655, 0.030361, 0.049570, 0.083018, 0.123637, 0.300969, 0.615987", \
           "0.025362, 0.031022, 0.050490, 0.082773, 0.126054, 0.306582, 0.621849", \
           "0.024630, 0.030256, 0.050211, 0.084131, 0.125599, 0.301643, 0.616549", \
           "0.025910, 0.030284, 0.050059, 0.082842, 0.123748, 0.301468, 0.615930" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.102209, 0.107469, 0.122285, 0.142666, 0.165650, 0.262773, 0.431203", \
           "0.103651, 0.108819, 0.123615, 0.144053, 0.167007, 0.264008, 0.432981", \
           "0.108855, 0.113976, 0.128882, 0.149237, 0.172331, 0.268754, 0.436581", \
           "0.118148, 0.123523, 0.138211, 0.158482, 0.181659, 0.278586, 0.446526", \
           "0.132571, 0.137754, 0.152618, 0.172971, 0.196098, 0.292180, 0.459852", \
           "0.145258, 0.150534, 0.165283, 0.185485, 0.208614, 0.304811, 0.472989", \
           "0.159743, 0.165053, 0.179759, 0.199934, 0.222765, 0.318267, 0.486398" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086878, 0.091349, 0.103942, 0.121266, 0.140803, 0.223357, 0.366523", \
           "0.088103, 0.092496, 0.105073, 0.122445, 0.141956, 0.224407, 0.368034", \
           "0.092527, 0.096879, 0.109550, 0.126851, 0.146481, 0.228441, 0.371094", \
           "0.100426, 0.104995, 0.117479, 0.134710, 0.154410, 0.236798, 0.379547", \
           "0.112685, 0.117091, 0.129725, 0.147025, 0.166683, 0.248353, 0.390874", \
           "0.123470, 0.127954, 0.140491, 0.157662, 0.177322, 0.259089, 0.402041", \
           "0.135781, 0.140295, 0.152795, 0.169944, 0.189350, 0.270527, 0.413438" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026418, 0.032592, 0.052343, 0.083507, 0.124062, 0.299945, 0.611685", \
           "0.026135, 0.032665, 0.051694, 0.083792, 0.123338, 0.300449, 0.613578", \
           "0.026285, 0.032260, 0.051901, 0.083722, 0.123499, 0.303708, 0.608844", \
           "0.026316, 0.031943, 0.051409, 0.083462, 0.123187, 0.301014, 0.607943", \
           "0.026652, 0.031840, 0.052081, 0.084520, 0.124587, 0.300189, 0.609369", \
           "0.026361, 0.032451, 0.053282, 0.085889, 0.126133, 0.303033, 0.610232", \
           "0.026539, 0.032811, 0.051779, 0.082676, 0.123013, 0.299220, 0.608307" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026418, 0.032592, 0.052343, 0.083507, 0.124062, 0.299945, 0.611685", \
           "0.026135, 0.032665, 0.051694, 0.083792, 0.123338, 0.300449, 0.613578", \
           "0.026285, 0.032260, 0.051901, 0.083722, 0.123499, 0.303708, 0.608844", \
           "0.026316, 0.031943, 0.051409, 0.083462, 0.123187, 0.301014, 0.607943", \
           "0.026652, 0.031840, 0.052081, 0.084520, 0.124587, 0.300189, 0.609369", \
           "0.026361, 0.032451, 0.053282, 0.085889, 0.126133, 0.303033, 0.610232", \
           "0.026539, 0.032811, 0.051779, 0.082676, 0.123013, 0.299220, 0.608307" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090977, 0.095596, 0.109003, 0.127764, 0.149232, 0.242773, 0.405422", \
           "0.092221, 0.096681, 0.110147, 0.128740, 0.150258, 0.243927, 0.407704", \
           "0.096604, 0.101287, 0.114791, 0.133557, 0.155129, 0.248613, 0.411457", \
           "0.104483, 0.109099, 0.122665, 0.141307, 0.162882, 0.256384, 0.419356", \
           "0.116510, 0.121038, 0.134477, 0.153269, 0.174850, 0.268376, 0.431733", \
           "0.126826, 0.131434, 0.144922, 0.163740, 0.185458, 0.279129, 0.442632", \
           "0.138743, 0.143448, 0.156911, 0.175650, 0.197386, 0.289644, 0.454582" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077330, 0.081256, 0.092653, 0.108599, 0.126847, 0.206357, 0.344608", \
           "0.078388, 0.082179, 0.093625, 0.109429, 0.127719, 0.207338, 0.346548", \
           "0.082114, 0.086094, 0.097573, 0.113523, 0.131859, 0.211321, 0.349738", \
           "0.088810, 0.092734, 0.104265, 0.120111, 0.138450, 0.217926, 0.356453", \
           "0.099034, 0.102883, 0.114306, 0.130279, 0.148623, 0.228119, 0.366973", \
           "0.107802, 0.111718, 0.123184, 0.139179, 0.157639, 0.237260, 0.376238", \
           "0.117931, 0.121931, 0.133375, 0.149302, 0.167778, 0.246198, 0.386395" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093705, 0.098965, 0.113781, 0.134162, 0.157146, 0.254269, 0.422699", \
           "0.094688, 0.099856, 0.114653, 0.135090, 0.158044, 0.255045, 0.424018", \
           "0.098378, 0.103499, 0.118405, 0.138760, 0.161854, 0.258277, 0.426104", \
           "0.105722, 0.111097, 0.125785, 0.146057, 0.169234, 0.266161, 0.434100", \
           "0.116474, 0.121658, 0.136522, 0.156874, 0.180002, 0.276084, 0.443756", \
           "0.125719, 0.130994, 0.145743, 0.165945, 0.189075, 0.285271, 0.453450", \
           "0.137104, 0.142415, 0.157121, 0.177295, 0.200126, 0.295628, 0.463759" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079649, 0.084121, 0.096714, 0.114038, 0.133574, 0.216129, 0.359294", \
           "0.080485, 0.084878, 0.097455, 0.114827, 0.134337, 0.216788, 0.360416", \
           "0.083621, 0.087974, 0.100644, 0.117946, 0.137576, 0.219536, 0.362188", \
           "0.089864, 0.094433, 0.106917, 0.124148, 0.143849, 0.226237, 0.368985", \
           "0.099003, 0.103409, 0.116044, 0.133343, 0.153001, 0.234671, 0.377192", \
           "0.106861, 0.111345, 0.123882, 0.141053, 0.160713, 0.242480, 0.385432", \
           "0.116538, 0.121053, 0.133552, 0.150701, 0.170107, 0.251284, 0.394195" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121625, 0.126245, 0.139652, 0.158413, 0.179881, 0.273422, 0.436070", \
           "0.122869, 0.127330, 0.140796, 0.159389, 0.180907, 0.274576, 0.438353", \
           "0.127253, 0.131935, 0.145440, 0.164206, 0.185777, 0.279262, 0.442106", \
           "0.135132, 0.139748, 0.153313, 0.171956, 0.193531, 0.287033, 0.450005", \
           "0.147159, 0.151687, 0.165126, 0.183918, 0.205499, 0.299024, 0.462382", \
           "0.157475, 0.162082, 0.175571, 0.194389, 0.216107, 0.309778, 0.473281", \
           "0.169392, 0.174097, 0.187560, 0.206298, 0.228035, 0.320293, 0.485231" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103382, 0.107308, 0.118704, 0.134651, 0.152899, 0.232409, 0.370660", \
           "0.104439, 0.108230, 0.119676, 0.135481, 0.153771, 0.233390, 0.372600", \
           "0.108165, 0.112145, 0.123624, 0.139575, 0.157911, 0.237373, 0.375790", \
           "0.114862, 0.118786, 0.130316, 0.146162, 0.164501, 0.243978, 0.382504", \
           "0.125085, 0.128934, 0.140357, 0.156330, 0.174674, 0.254171, 0.393025", \
           "0.133854, 0.137770, 0.149235, 0.165231, 0.183691, 0.263311, 0.402289", \
           "0.143983, 0.147983, 0.159426, 0.175354, 0.193830, 0.272249, 0.412447" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121494, 0.126754, 0.141570, 0.161951, 0.184935, 0.282058, 0.450488", \
           "0.122477, 0.127646, 0.142442, 0.162879, 0.185833, 0.282834, 0.451807", \
           "0.126167, 0.131288, 0.146194, 0.166549, 0.189643, 0.286066, 0.453893", \
           "0.133511, 0.138886, 0.153574, 0.173846, 0.197023, 0.293950, 0.461889", \
           "0.144263, 0.149447, 0.164311, 0.184663, 0.207791, 0.303873, 0.471545", \
           "0.153508, 0.158783, 0.173532, 0.193734, 0.216864, 0.313060, 0.481239", \
           "0.164893, 0.170204, 0.184910, 0.205084, 0.227915, 0.323417, 0.491548" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103270, 0.107741, 0.120335, 0.137659, 0.157195, 0.239749, 0.382915", \
           "0.104105, 0.108499, 0.121076, 0.138448, 0.157958, 0.240409, 0.384036", \
           "0.107242, 0.111595, 0.124265, 0.141566, 0.161196, 0.243156, 0.385809", \
           "0.113485, 0.118054, 0.130538, 0.147769, 0.167469, 0.249857, 0.392606", \
           "0.122624, 0.127030, 0.139664, 0.156964, 0.176622, 0.258292, 0.400813", \
           "0.130482, 0.134966, 0.147503, 0.164674, 0.184334, 0.266101, 0.409053", \
           "0.140159, 0.144673, 0.157173, 0.174322, 0.193728, 0.274905, 0.417816" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179450, 0.184070, 0.197477, 0.216238, 0.237706, 0.331247, 0.493895", \
           "0.180846, 0.185307, 0.198773, 0.217366, 0.238884, 0.332553, 0.496330", \
           "0.186131, 0.190813, 0.204318, 0.223083, 0.244655, 0.338139, 0.500983", \
           "0.194469, 0.199085, 0.212651, 0.231293, 0.252868, 0.346370, 0.509342", \
           "0.204950, 0.209478, 0.222917, 0.241709, 0.263290, 0.356815, 0.520173", \
           "0.213443, 0.218051, 0.231539, 0.250357, 0.272075, 0.365746, 0.529249", \
           "0.222288, 0.226994, 0.240457, 0.259195, 0.280932, 0.373190, 0.538128" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.152533, 0.156459, 0.167856, 0.183802, 0.202050, 0.281560, 0.419811", \
           "0.153719, 0.157511, 0.168957, 0.184761, 0.203051, 0.282670, 0.421880", \
           "0.158211, 0.162191, 0.173670, 0.189621, 0.207957, 0.287419, 0.425836", \
           "0.165299, 0.169222, 0.180753, 0.196599, 0.214938, 0.294415, 0.432941", \
           "0.174208, 0.178056, 0.189479, 0.205453, 0.223796, 0.303293, 0.442147", \
           "0.181427, 0.185343, 0.196808, 0.212804, 0.231264, 0.310884, 0.449862", \
           "0.188945, 0.192945, 0.204388, 0.220316, 0.238792, 0.317211, 0.457409" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031117, 0.037120, 0.058295, 0.094349, 0.138726, 0.322501, 0.679993", \
           "0.031310, 0.037156, 0.058286, 0.095335, 0.138719, 0.321864, 0.679885", \
           "0.031219, 0.037156, 0.058344, 0.093788, 0.140648, 0.323220, 0.649106", \
           "0.031347, 0.037192, 0.058581, 0.094730, 0.139201, 0.324093, 0.646171", \
           "0.031533, 0.037411, 0.058492, 0.094203, 0.137897, 0.326188, 0.651217", \
           "0.031559, 0.037835, 0.059216, 0.095101, 0.138256, 0.322930, 0.651024", \
           "0.033503, 0.039109, 0.060089, 0.095419, 0.138963, 0.323400, 0.649780" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031117, 0.037120, 0.058295, 0.094349, 0.138726, 0.322501, 0.679993", \
           "0.031310, 0.037156, 0.058286, 0.095335, 0.138719, 0.321864, 0.679885", \
           "0.031219, 0.037156, 0.058344, 0.093788, 0.140648, 0.323220, 0.649106", \
           "0.031347, 0.037192, 0.058581, 0.094730, 0.139201, 0.324093, 0.646171", \
           "0.031533, 0.037411, 0.058492, 0.094203, 0.137897, 0.326188, 0.651217", \
           "0.031559, 0.037835, 0.059216, 0.095101, 0.138256, 0.322930, 0.651024", \
           "0.033503, 0.039109, 0.060089, 0.095419, 0.138963, 0.323400, 0.649780" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185610, 0.190870, 0.205686, 0.226067, 0.249051, 0.346174, 0.514604", \
           "0.187051, 0.192220, 0.207016, 0.227454, 0.250408, 0.347409, 0.516382", \
           "0.192256, 0.197377, 0.212283, 0.232638, 0.255732, 0.352155, 0.519982", \
           "0.201549, 0.206924, 0.221611, 0.241883, 0.265060, 0.361987, 0.529926", \
           "0.215972, 0.221155, 0.236019, 0.256371, 0.279499, 0.375581, 0.543253", \
           "0.228659, 0.233934, 0.248684, 0.268886, 0.292015, 0.388212, 0.556390", \
           "0.243143, 0.248454, 0.263160, 0.283335, 0.306166, 0.401668, 0.569799" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.157768, 0.162240, 0.174833, 0.192157, 0.211693, 0.294248, 0.437414", \
           "0.158994, 0.163387, 0.175964, 0.193336, 0.212846, 0.295297, 0.438924", \
           "0.163417, 0.167770, 0.180441, 0.197742, 0.217372, 0.299332, 0.441985", \
           "0.171316, 0.175885, 0.188370, 0.205601, 0.225301, 0.307689, 0.450437", \
           "0.183576, 0.187982, 0.200616, 0.217916, 0.237574, 0.319244, 0.461765", \
           "0.194360, 0.198844, 0.211381, 0.228553, 0.248213, 0.329980, 0.472932", \
           "0.206672, 0.211186, 0.223686, 0.240834, 0.260241, 0.341417, 0.484329" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032575, 0.038110, 0.058007, 0.091009, 0.131063, 0.307877, 0.616620", \
           "0.032645, 0.038155, 0.057979, 0.090327, 0.130638, 0.307777, 0.612644", \
           "0.032602, 0.038132, 0.058219, 0.090477, 0.131103, 0.307179, 0.613085", \
           "0.032688, 0.038228, 0.058158, 0.090490, 0.131011, 0.306401, 0.611720", \
           "0.032783, 0.038381, 0.058363, 0.091423, 0.131321, 0.306343, 0.613317", \
           "0.033004, 0.038621, 0.058048, 0.090701, 0.131194, 0.306955, 0.610631", \
           "0.033751, 0.039062, 0.058490, 0.091296, 0.131679, 0.304762, 0.616139" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032575, 0.038110, 0.058007, 0.091009, 0.131063, 0.307877, 0.616620", \
           "0.032645, 0.038155, 0.057979, 0.090327, 0.130638, 0.307777, 0.612644", \
           "0.032602, 0.038132, 0.058219, 0.090477, 0.131103, 0.307179, 0.613085", \
           "0.032688, 0.038228, 0.058158, 0.090490, 0.131011, 0.306401, 0.611720", \
           "0.032783, 0.038381, 0.058363, 0.091423, 0.131321, 0.306343, 0.613317", \
           "0.033004, 0.038621, 0.058048, 0.090701, 0.131194, 0.306955, 0.610631", \
           "0.033751, 0.039062, 0.058490, 0.091296, 0.131679, 0.304762, 0.616139" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.242469, 0.247089, 0.260496, 0.279257, 0.300725, 0.394266, 0.556915", \
           "0.243689, 0.248150, 0.261616, 0.280209, 0.301727, 0.395396, 0.559173", \
           "0.248494, 0.253176, 0.266681, 0.285446, 0.307018, 0.400502, 0.563346", \
           "0.257299, 0.261915, 0.275481, 0.294123, 0.315699, 0.409200, 0.572172", \
           "0.270029, 0.274557, 0.287996, 0.306788, 0.328369, 0.421894, 0.585252", \
           "0.280550, 0.285157, 0.298646, 0.317464, 0.339182, 0.432853, 0.596356", \
           "0.292654, 0.297360, 0.310823, 0.329561, 0.351298, 0.443556, 0.608494" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.206099, 0.210025, 0.221422, 0.237368, 0.255616, 0.335126, 0.473377", \
           "0.207136, 0.210927, 0.222373, 0.238178, 0.256468, 0.336087, 0.475297", \
           "0.211220, 0.215199, 0.226679, 0.242629, 0.260965, 0.340427, 0.478844", \
           "0.218704, 0.222628, 0.234159, 0.250005, 0.268344, 0.347820, 0.486347", \
           "0.229525, 0.233374, 0.244797, 0.260770, 0.279114, 0.358610, 0.497464", \
           "0.238467, 0.242384, 0.253849, 0.269845, 0.288304, 0.367925, 0.506903", \
           "0.248756, 0.252756, 0.264199, 0.280127, 0.298603, 0.377022, 0.517220" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031028, 0.036956, 0.058206, 0.093967, 0.138151, 0.323221, 0.659645", \
           "0.031220, 0.037016, 0.058267, 0.094383, 0.138152, 0.321554, 0.648951", \
           "0.030995, 0.036880, 0.058184, 0.094037, 0.138346, 0.322590, 0.641762", \
           "0.031060, 0.036931, 0.058343, 0.094145, 0.138065, 0.321604, 0.654237", \
           "0.031015, 0.036900, 0.058252, 0.094114, 0.137436, 0.337764, 0.644147", \
           "0.031267, 0.037978, 0.059376, 0.094726, 0.138422, 0.323186, 0.660538", \
           "0.031256, 0.036940, 0.058425, 0.093930, 0.138342, 0.329770, 0.644148" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031028, 0.036956, 0.058206, 0.093967, 0.138151, 0.323221, 0.659645", \
           "0.031220, 0.037016, 0.058267, 0.094383, 0.138152, 0.321554, 0.648951", \
           "0.030995, 0.036880, 0.058184, 0.094037, 0.138346, 0.322590, 0.641762", \
           "0.031060, 0.036931, 0.058343, 0.094145, 0.138065, 0.321604, 0.654237", \
           "0.031015, 0.036900, 0.058252, 0.094114, 0.137436, 0.337764, 0.644147", \
           "0.031267, 0.037978, 0.059376, 0.094726, 0.138422, 0.323186, 0.660538", \
           "0.031256, 0.036940, 0.058425, 0.093930, 0.138342, 0.329770, 0.644148" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.245663, 0.250923, 0.265739, 0.286121, 0.309104, 0.406227, 0.574657", \
           "0.247225, 0.252394, 0.267190, 0.287628, 0.310581, 0.407583, 0.576556", \
           "0.252595, 0.257716, 0.272622, 0.292977, 0.316071, 0.412494, 0.580321", \
           "0.261283, 0.266658, 0.281346, 0.301618, 0.324795, 0.421722, 0.589661", \
           "0.272327, 0.277511, 0.292375, 0.312727, 0.335855, 0.431937, 0.599609", \
           "0.281484, 0.286759, 0.301509, 0.321710, 0.344840, 0.441036, 0.609215", \
           "0.291884, 0.297195, 0.311901, 0.332076, 0.354907, 0.450409, 0.618540" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.208814, 0.213285, 0.225878, 0.243202, 0.262739, 0.345293, 0.488459", \
           "0.210142, 0.214535, 0.227112, 0.244484, 0.263994, 0.346445, 0.490072", \
           "0.214706, 0.219058, 0.231729, 0.249030, 0.268660, 0.350620, 0.493273", \
           "0.222091, 0.226660, 0.239144, 0.256375, 0.276075, 0.358464, 0.501212", \
           "0.231478, 0.235884, 0.248519, 0.265818, 0.285477, 0.367146, 0.509667", \
           "0.239261, 0.243745, 0.256282, 0.273454, 0.293114, 0.374881, 0.517833", \
           "0.248102, 0.252616, 0.265116, 0.282264, 0.301671, 0.382847, 0.525759" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032443, 0.037918, 0.057569, 0.087953, 0.131181, 0.305743, 0.620982", \
           "0.032350, 0.037898, 0.057568, 0.090611, 0.131264, 0.306545, 0.609007", \
           "0.032299, 0.037912, 0.057545, 0.087929, 0.131056, 0.305954, 0.613026", \
           "0.032386, 0.037922, 0.057609, 0.090511, 0.131317, 0.306962, 0.610414", \
           "0.032373, 0.037804, 0.057578, 0.090486, 0.131047, 0.306452, 0.608706", \
           "0.033417, 0.038820, 0.057931, 0.091094, 0.131319, 0.306056, 0.621149", \
           "0.032334, 0.037941, 0.057645, 0.090411, 0.131124, 0.305832, 0.612843" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032443, 0.037918, 0.057569, 0.087953, 0.131181, 0.305743, 0.620982", \
           "0.032350, 0.037898, 0.057568, 0.090611, 0.131264, 0.306545, 0.609007", \
           "0.032299, 0.037912, 0.057545, 0.087929, 0.131056, 0.305954, 0.613026", \
           "0.032386, 0.037922, 0.057609, 0.090511, 0.131317, 0.306962, 0.610414", \
           "0.032373, 0.037804, 0.057578, 0.090486, 0.131047, 0.306452, 0.608706", \
           "0.033417, 0.038820, 0.057931, 0.091094, 0.131319, 0.306056, 0.621149", \
           "0.032334, 0.037941, 0.057645, 0.090411, 0.131124, 0.305832, 0.612843" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258486, 0.263106, 0.276513, 0.295274, 0.316742, 0.410283, 0.572932", \
           "0.259884, 0.264345, 0.277810, 0.296404, 0.317922, 0.411591, 0.575368", \
           "0.265160, 0.269842, 0.283347, 0.302112, 0.323684, 0.417168, 0.580012", \
           "0.273756, 0.278373, 0.291938, 0.310581, 0.332156, 0.425658, 0.588630", \
           "0.285069, 0.289597, 0.303036, 0.321828, 0.343409, 0.436934, 0.600292", \
           "0.294412, 0.299020, 0.312508, 0.331327, 0.353044, 0.446715, 0.610219", \
           "0.304461, 0.309166, 0.322629, 0.341367, 0.363104, 0.455362, 0.620300" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219713, 0.223640, 0.235036, 0.250983, 0.269231, 0.348741, 0.486992", \
           "0.220902, 0.224693, 0.236139, 0.251943, 0.270233, 0.349852, 0.489062", \
           "0.225386, 0.229365, 0.240845, 0.256795, 0.275131, 0.354593, 0.493010", \
           "0.232693, 0.236617, 0.248148, 0.263994, 0.282333, 0.361809, 0.500335", \
           "0.242309, 0.246158, 0.257580, 0.273554, 0.291898, 0.371394, 0.510248", \
           "0.250250, 0.254167, 0.265632, 0.281628, 0.300087, 0.379708, 0.518686", \
           "0.258791, 0.262791, 0.274235, 0.290162, 0.308639, 0.387058, 0.527255" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.030980, 0.036876, 0.058107, 0.093840, 0.137352, 0.321574, 0.649849", \
           "0.031100, 0.036695, 0.058136, 0.094157, 0.138457, 0.326604, 0.637104", \
           "0.031196, 0.036945, 0.058424, 0.094491, 0.137406, 0.321147, 0.650163", \
           "0.031094, 0.037001, 0.058320, 0.094395, 0.138538, 0.319725, 0.647780", \
           "0.031131, 0.036807, 0.058108, 0.094122, 0.137395, 0.326970, 0.647929", \
           "0.031111, 0.037444, 0.058313, 0.094581, 0.138345, 0.321272, 0.650279", \
           "0.030938, 0.036696, 0.058212, 0.094377, 0.137026, 0.319551, 0.650436" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.030980, 0.036876, 0.058107, 0.093840, 0.137352, 0.321574, 0.649849", \
           "0.031100, 0.036695, 0.058136, 0.094157, 0.138457, 0.326604, 0.637104", \
           "0.031196, 0.036945, 0.058424, 0.094491, 0.137406, 0.321147, 0.650163", \
           "0.031094, 0.037001, 0.058320, 0.094395, 0.138538, 0.319725, 0.647780", \
           "0.031131, 0.036807, 0.058108, 0.094122, 0.137395, 0.326970, 0.647929", \
           "0.031111, 0.037444, 0.058313, 0.094581, 0.138345, 0.321272, 0.650279", \
           "0.030938, 0.036696, 0.058212, 0.094377, 0.137026, 0.319551, 0.650436" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.265325, 0.270586, 0.285401, 0.305783, 0.328766, 0.425889, 0.594320", \
           "0.266642, 0.271811, 0.286607, 0.307045, 0.329998, 0.427000, 0.595973", \
           "0.271534, 0.276654, 0.291561, 0.311915, 0.335010, 0.431433, 0.599260", \
           "0.280540, 0.285915, 0.300603, 0.320874, 0.344051, 0.440978, 0.608917", \
           "0.292924, 0.298108, 0.312972, 0.333324, 0.356452, 0.452534, 0.620206", \
           "0.303553, 0.308828, 0.323578, 0.343779, 0.366909, 0.463106, 0.631284", \
           "0.315871, 0.321182, 0.335888, 0.356062, 0.378893, 0.474395, 0.642527" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.225527, 0.229998, 0.242591, 0.259915, 0.279451, 0.362006, 0.505172", \
           "0.226646, 0.231039, 0.243616, 0.260988, 0.280499, 0.362950, 0.506577", \
           "0.230804, 0.235156, 0.247827, 0.265128, 0.284758, 0.366718, 0.509371", \
           "0.238459, 0.243028, 0.255512, 0.272743, 0.292443, 0.374832, 0.517580", \
           "0.248986, 0.253391, 0.266026, 0.283325, 0.302984, 0.384654, 0.527175", \
           "0.258020, 0.262504, 0.275041, 0.292213, 0.311873, 0.393640, 0.536592", \
           "0.268491, 0.273005, 0.285505, 0.302653, 0.322059, 0.403236, 0.546148" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032422, 0.037833, 0.057472, 0.090419, 0.130858, 0.306143, 0.611876", \
           "0.032727, 0.038273, 0.057558, 0.090999, 0.131354, 0.306119, 0.622683", \
           "0.032948, 0.038511, 0.058114, 0.090866, 0.131680, 0.306715, 0.623224", \
           "0.032782, 0.038261, 0.057905, 0.090892, 0.130949, 0.307188, 0.623622", \
           "0.032429, 0.037864, 0.057555, 0.091126, 0.130972, 0.308267, 0.614532", \
           "0.032469, 0.037818, 0.057606, 0.090676, 0.131392, 0.308525, 0.610550", \
           "0.032304, 0.037864, 0.057792, 0.090584, 0.131377, 0.306857, 0.610849" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032422, 0.037833, 0.057472, 0.090419, 0.130858, 0.306143, 0.611876", \
           "0.032727, 0.038273, 0.057558, 0.090999, 0.131354, 0.306119, 0.622683", \
           "0.032948, 0.038511, 0.058114, 0.090866, 0.131680, 0.306715, 0.623224", \
           "0.032782, 0.038261, 0.057905, 0.090892, 0.130949, 0.307188, 0.623622", \
           "0.032429, 0.037864, 0.057555, 0.091126, 0.130972, 0.308267, 0.614532", \
           "0.032469, 0.037818, 0.057606, 0.090676, 0.131392, 0.308525, 0.610550", \
           "0.032304, 0.037864, 0.057792, 0.090584, 0.131377, 0.306857, 0.610849" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093675, 0.098294, 0.111702, 0.130462, 0.151931, 0.245471, 0.408120", \
           "0.094866, 0.099326, 0.112792, 0.131386, 0.152903, 0.246573, 0.410349", \
           "0.099425, 0.104108, 0.117612, 0.136378, 0.157950, 0.251434, 0.414278", \
           "0.107827, 0.112443, 0.126009, 0.144651, 0.166227, 0.259728, 0.422700", \
           "0.121446, 0.125974, 0.139413, 0.158205, 0.179786, 0.273312, 0.436669", \
           "0.133579, 0.138186, 0.151675, 0.170493, 0.192211, 0.285882, 0.449385", \
           "0.147958, 0.152664, 0.166127, 0.184865, 0.206602, 0.298860, 0.463798" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079624, 0.083550, 0.094946, 0.110893, 0.129141, 0.208651, 0.346902", \
           "0.080636, 0.084427, 0.095873, 0.111678, 0.129968, 0.209587, 0.348797", \
           "0.084512, 0.088491, 0.099970, 0.115921, 0.134257, 0.213719, 0.352136", \
           "0.091653, 0.095577, 0.107108, 0.122954, 0.141293, 0.220769, 0.359295", \
           "0.103229, 0.107078, 0.118501, 0.134475, 0.152818, 0.232315, 0.371169", \
           "0.113542, 0.117458, 0.128923, 0.144919, 0.163379, 0.243000, 0.381977", \
           "0.125764, 0.129764, 0.141208, 0.157135, 0.175611, 0.254031, 0.394228" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023619, 0.029160, 0.048763, 0.082510, 0.121767, 0.299327, 0.605232", \
           "0.023862, 0.029225, 0.048765, 0.081638, 0.122272, 0.295925, 0.600933", \
           "0.023752, 0.029399, 0.048698, 0.082372, 0.121945, 0.299474, 0.603995", \
           "0.023910, 0.029422, 0.048816, 0.082569, 0.123041, 0.299517, 0.606634", \
           "0.024095, 0.030129, 0.049218, 0.082617, 0.123140, 0.302668, 0.600803", \
           "0.023818, 0.029391, 0.048804, 0.081594, 0.122217, 0.296327, 0.595764", \
           "0.023998, 0.029477, 0.048859, 0.082192, 0.122114, 0.297466, 0.595538" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023619, 0.029160, 0.048763, 0.082510, 0.121767, 0.299327, 0.605232", \
           "0.023862, 0.029225, 0.048765, 0.081638, 0.122272, 0.295925, 0.600933", \
           "0.023752, 0.029399, 0.048698, 0.082372, 0.121945, 0.299474, 0.603995", \
           "0.023910, 0.029422, 0.048816, 0.082569, 0.123041, 0.299517, 0.606634", \
           "0.024095, 0.030129, 0.049218, 0.082617, 0.123140, 0.302668, 0.600803", \
           "0.023818, 0.029391, 0.048804, 0.081594, 0.122217, 0.296327, 0.595764", \
           "0.023998, 0.029477, 0.048859, 0.082192, 0.122114, 0.297466, 0.595538" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.100329, 0.105589, 0.120405, 0.140786, 0.163770, 0.260893, 0.429323", \
           "0.101320, 0.106489, 0.121285, 0.141723, 0.164676, 0.261678, 0.430651", \
           "0.104933, 0.110054, 0.124960, 0.145315, 0.168409, 0.264833, 0.432659", \
           "0.112108, 0.117483, 0.132170, 0.152442, 0.175619, 0.272546, 0.440485", \
           "0.123994, 0.129177, 0.144041, 0.164393, 0.187521, 0.283603, 0.451275", \
           "0.134253, 0.139528, 0.154278, 0.174479, 0.197609, 0.293805, 0.461984", \
           "0.146514, 0.151825, 0.166531, 0.186705, 0.209536, 0.305038, 0.473170" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085279, 0.089751, 0.102344, 0.119668, 0.139204, 0.221759, 0.364925", \
           "0.086122, 0.090515, 0.103092, 0.120464, 0.139975, 0.222426, 0.366053", \
           "0.089193, 0.093546, 0.106216, 0.123518, 0.143148, 0.225108, 0.367760", \
           "0.095292, 0.099860, 0.112345, 0.129576, 0.149276, 0.231664, 0.374413", \
           "0.105395, 0.109800, 0.122435, 0.139734, 0.159393, 0.241063, 0.383584", \
           "0.114115, 0.118599, 0.131136, 0.148307, 0.167968, 0.249735, 0.392687", \
           "0.124537, 0.129051, 0.141551, 0.158700, 0.178106, 0.259283, 0.402194" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025782, 0.031368, 0.050982, 0.082511, 0.122203, 0.294591, 0.600078", \
           "0.025716, 0.031348, 0.050508, 0.082643, 0.122803, 0.291838, 0.590128", \
           "0.025697, 0.031329, 0.051229, 0.082755, 0.121740, 0.293185, 0.592726", \
           "0.025827, 0.031360, 0.050616, 0.083339, 0.122480, 0.291566, 0.600322", \
           "0.026229, 0.031971, 0.051512, 0.083487, 0.122431, 0.294721, 0.597571", \
           "0.025800, 0.031430, 0.050490, 0.082292, 0.121301, 0.293785, 0.594335", \
           "0.025818, 0.031374, 0.050652, 0.082735, 0.121489, 0.294156, 0.594032" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025782, 0.031368, 0.050982, 0.082511, 0.122203, 0.294591, 0.600078", \
           "0.025716, 0.031348, 0.050508, 0.082643, 0.122803, 0.291838, 0.590128", \
           "0.025697, 0.031329, 0.051229, 0.082755, 0.121740, 0.293185, 0.592726", \
           "0.025827, 0.031360, 0.050616, 0.083339, 0.122480, 0.291566, 0.600322", \
           "0.026229, 0.031971, 0.051512, 0.083487, 0.122431, 0.294721, 0.597571", \
           "0.025800, 0.031430, 0.050490, 0.082292, 0.121301, 0.293785, 0.594335", \
           "0.025818, 0.031374, 0.050652, 0.082735, 0.121489, 0.294156, 0.594032" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.131986, 0.136605, 0.150013, 0.168773, 0.190242, 0.283782, 0.446431", \
           "0.133177, 0.137637, 0.151103, 0.169697, 0.191214, 0.284884, 0.448660", \
           "0.137736, 0.142419, 0.155923, 0.174689, 0.196261, 0.289745, 0.452589", \
           "0.146138, 0.150755, 0.164320, 0.182962, 0.204538, 0.298039, 0.461011", \
           "0.159757, 0.164285, 0.177724, 0.196516, 0.218097, 0.311623, 0.474980", \
           "0.171890, 0.176497, 0.189986, 0.208804, 0.230522, 0.324193, 0.487696", \
           "0.186269, 0.190975, 0.204438, 0.223176, 0.244913, 0.337171, 0.502109" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112188, 0.116114, 0.127511, 0.143457, 0.161705, 0.241215, 0.379466", \
           "0.113200, 0.116992, 0.128438, 0.144242, 0.162532, 0.242151, 0.381361", \
           "0.117076, 0.121056, 0.132535, 0.148486, 0.166821, 0.246283, 0.384701", \
           "0.124217, 0.128141, 0.139672, 0.155518, 0.173857, 0.253333, 0.391860", \
           "0.135794, 0.139643, 0.151066, 0.167039, 0.185383, 0.264879, 0.403733", \
           "0.146106, 0.150023, 0.161488, 0.177484, 0.195944, 0.275564, 0.414542", \
           "0.158329, 0.162328, 0.173772, 0.189699, 0.208176, 0.286595, 0.426792" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023934, 0.029434, 0.049055, 0.081632, 0.122593, 0.294448, 0.601148", \
           "0.023961, 0.029596, 0.048790, 0.081983, 0.122934, 0.298870, 0.603520", \
           "0.024073, 0.029478, 0.048604, 0.081649, 0.122139, 0.299258, 0.619789", \
           "0.024059, 0.029586, 0.048724, 0.082031, 0.123269, 0.296581, 0.599668", \
           "0.024005, 0.029532, 0.049157, 0.082602, 0.121729, 0.300528, 0.602111", \
           "0.024003, 0.029198, 0.049650, 0.082174, 0.123131, 0.298815, 0.595536", \
           "0.024154, 0.029517, 0.048883, 0.083631, 0.122541, 0.296769, 0.601432" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023934, 0.029434, 0.049055, 0.081632, 0.122593, 0.294448, 0.601148", \
           "0.023961, 0.029596, 0.048790, 0.081983, 0.122934, 0.298870, 0.603520", \
           "0.024073, 0.029478, 0.048604, 0.081649, 0.122139, 0.299258, 0.619789", \
           "0.024059, 0.029586, 0.048724, 0.082031, 0.123269, 0.296581, 0.599668", \
           "0.024005, 0.029532, 0.049157, 0.082602, 0.121729, 0.300528, 0.602111", \
           "0.024003, 0.029198, 0.049650, 0.082174, 0.123131, 0.298815, 0.595536", \
           "0.024154, 0.029517, 0.048883, 0.083631, 0.122541, 0.296769, 0.601432" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136398, 0.141658, 0.156474, 0.176855, 0.199839, 0.296962, 0.465392", \
           "0.137389, 0.142557, 0.157354, 0.177791, 0.200745, 0.297746, 0.466719", \
           "0.141002, 0.146123, 0.161029, 0.181384, 0.204478, 0.300901, 0.468728", \
           "0.148176, 0.153552, 0.168239, 0.188511, 0.211688, 0.308615, 0.476554", \
           "0.160062, 0.165246, 0.180110, 0.200462, 0.223590, 0.319672, 0.487344", \
           "0.170322, 0.175597, 0.190346, 0.210548, 0.233678, 0.329874, 0.498053", \
           "0.182583, 0.187894, 0.202600, 0.222774, 0.245605, 0.341107, 0.509238" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115938, 0.120409, 0.133002, 0.150327, 0.169863, 0.252417, 0.395583", \
           "0.116781, 0.121174, 0.133751, 0.151123, 0.170633, 0.253084, 0.396711", \
           "0.119852, 0.124204, 0.136875, 0.154176, 0.173806, 0.255766, 0.398419", \
           "0.125950, 0.130519, 0.143003, 0.160234, 0.179935, 0.262323, 0.405071", \
           "0.136053, 0.140459, 0.153093, 0.170393, 0.190051, 0.271721, 0.414242", \
           "0.144774, 0.149257, 0.161794, 0.178966, 0.198626, 0.280393, 0.423345", \
           "0.155196, 0.159710, 0.172210, 0.189358, 0.208764, 0.289941, 0.432853" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025917, 0.031609, 0.050643, 0.080488, 0.120018, 0.294125, 0.600315", \
           "0.026197, 0.033593, 0.051465, 0.080557, 0.121219, 0.290458, 0.592428", \
           "0.025991, 0.031523, 0.050409, 0.081025, 0.119564, 0.291289, 0.589964", \
           "0.026033, 0.031840, 0.050950, 0.082904, 0.119412, 0.293930, 0.593003", \
           "0.027630, 0.033658, 0.051865, 0.082169, 0.121061, 0.291140, 0.590769", \
           "0.026093, 0.032723, 0.052096, 0.084402, 0.125348, 0.293268, 0.593298", \
           "0.025561, 0.031480, 0.050672, 0.081478, 0.119861, 0.291955, 0.594831" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025917, 0.031609, 0.050643, 0.080488, 0.120018, 0.294125, 0.600315", \
           "0.026197, 0.033593, 0.051465, 0.080557, 0.121219, 0.290458, 0.592428", \
           "0.025991, 0.031523, 0.050409, 0.081025, 0.119564, 0.291289, 0.589964", \
           "0.026033, 0.031840, 0.050950, 0.082904, 0.119412, 0.293930, 0.593003", \
           "0.027630, 0.033658, 0.051865, 0.082169, 0.121061, 0.291140, 0.590769", \
           "0.026093, 0.032723, 0.052096, 0.084402, 0.125348, 0.293268, 0.593298", \
           "0.025561, 0.031480, 0.050672, 0.081478, 0.119861, 0.291955, 0.594831" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094049, 0.098668, 0.112076, 0.130836, 0.152305, 0.245846, 0.408494", \
           "0.095445, 0.099906, 0.113371, 0.131965, 0.153483, 0.247152, 0.410929", \
           "0.100729, 0.105412, 0.118916, 0.137682, 0.159254, 0.252738, 0.415582", \
           "0.109068, 0.113684, 0.127250, 0.145892, 0.167467, 0.260969, 0.423941", \
           "0.119549, 0.124077, 0.137515, 0.156308, 0.177889, 0.271414, 0.434771", \
           "0.128042, 0.132649, 0.146138, 0.164956, 0.186674, 0.280345, 0.443848", \
           "0.136887, 0.141592, 0.155055, 0.173794, 0.195530, 0.287788, 0.452726" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079942, 0.083868, 0.095264, 0.111211, 0.129459, 0.208969, 0.347220", \
           "0.081128, 0.084920, 0.096366, 0.112170, 0.130460, 0.210079, 0.349289", \
           "0.085620, 0.089600, 0.101079, 0.117030, 0.135366, 0.214827, 0.353245", \
           "0.092708, 0.096631, 0.108162, 0.124008, 0.142347, 0.221824, 0.360350", \
           "0.101616, 0.105465, 0.116888, 0.132861, 0.151205, 0.230702, 0.369556", \
           "0.108835, 0.112752, 0.124217, 0.140213, 0.158673, 0.238293, 0.377271", \
           "0.116354, 0.120354, 0.131797, 0.147725, 0.166201, 0.244620, 0.384817" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025509, 0.029859, 0.049134, 0.081708, 0.122781, 0.294693, 0.612694", \
           "0.024348, 0.030086, 0.049072, 0.081693, 0.122745, 0.298629, 0.612620", \
           "0.024834, 0.030162, 0.048991, 0.081294, 0.121581, 0.298181, 0.605402", \
           "0.024456, 0.030146, 0.048988, 0.081892, 0.121621, 0.297573, 0.604633", \
           "0.025249, 0.030811, 0.049730, 0.081701, 0.123629, 0.300913, 0.609049", \
           "0.024478, 0.030104, 0.049600, 0.082918, 0.124169, 0.297271, 0.606222", \
           "0.025873, 0.029940, 0.049512, 0.081505, 0.122028, 0.296272, 0.612012" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025509, 0.029859, 0.049134, 0.081708, 0.122781, 0.294693, 0.612694", \
           "0.024348, 0.030086, 0.049072, 0.081693, 0.122745, 0.298629, 0.612620", \
           "0.024834, 0.030162, 0.048991, 0.081294, 0.121581, 0.298181, 0.605402", \
           "0.024456, 0.030146, 0.048988, 0.081892, 0.121621, 0.297573, 0.604633", \
           "0.025249, 0.030811, 0.049730, 0.081701, 0.123629, 0.300913, 0.609049", \
           "0.024478, 0.030104, 0.049600, 0.082918, 0.124169, 0.297271, 0.606222", \
           "0.025873, 0.029940, 0.049512, 0.081505, 0.122028, 0.296272, 0.612012" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.101393, 0.106653, 0.121469, 0.141850, 0.164834, 0.261957, 0.430387", \
           "0.102835, 0.108003, 0.122799, 0.143237, 0.166191, 0.263192, 0.432165", \
           "0.108039, 0.113160, 0.128066, 0.148421, 0.171515, 0.267938, 0.435765", \
           "0.117332, 0.122707, 0.137395, 0.157666, 0.180843, 0.277770, 0.445710", \
           "0.131755, 0.136938, 0.151802, 0.172155, 0.195282, 0.291364, 0.459036", \
           "0.144442, 0.149718, 0.164467, 0.184669, 0.207798, 0.303995, 0.472173", \
           "0.158927, 0.164237, 0.178943, 0.199118, 0.221949, 0.317451, 0.485582" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086184, 0.090655, 0.103249, 0.120573, 0.140109, 0.222664, 0.365829", \
           "0.087409, 0.091803, 0.104379, 0.121751, 0.141262, 0.223713, 0.367340", \
           "0.091833, 0.096186, 0.108856, 0.126158, 0.145788, 0.227748, 0.370400", \
           "0.099732, 0.104301, 0.116785, 0.134016, 0.153717, 0.236105, 0.378853", \
           "0.111991, 0.116397, 0.129032, 0.146331, 0.165990, 0.247660, 0.390181", \
           "0.122776, 0.127260, 0.139797, 0.156968, 0.176628, 0.258396, 0.401347", \
           "0.135088, 0.139602, 0.152102, 0.169250, 0.188656, 0.269833, 0.412745" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026257, 0.032329, 0.051367, 0.081563, 0.120355, 0.291403, 0.597271", \
           "0.026042, 0.032496, 0.050925, 0.082034, 0.120444, 0.293784, 0.597239", \
           "0.026094, 0.031828, 0.051039, 0.081859, 0.120769, 0.295825, 0.591977", \
           "0.026223, 0.031844, 0.050430, 0.081911, 0.120384, 0.293220, 0.590902", \
           "0.026342, 0.031353, 0.051350, 0.082766, 0.121906, 0.292910, 0.594422", \
           "0.026210, 0.032134, 0.052363, 0.083934, 0.123292, 0.295421, 0.594549", \
           "0.026415, 0.032411, 0.051060, 0.080903, 0.120265, 0.291129, 0.592229" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026257, 0.032329, 0.051367, 0.081563, 0.120355, 0.291403, 0.597271", \
           "0.026042, 0.032496, 0.050925, 0.082034, 0.120444, 0.293784, 0.597239", \
           "0.026094, 0.031828, 0.051039, 0.081859, 0.120769, 0.295825, 0.591977", \
           "0.026223, 0.031844, 0.050430, 0.081911, 0.120384, 0.293220, 0.590902", \
           "0.026342, 0.031353, 0.051350, 0.082766, 0.121906, 0.292910, 0.594422", \
           "0.026210, 0.032134, 0.052363, 0.083934, 0.123292, 0.295421, 0.594549", \
           "0.026415, 0.032411, 0.051060, 0.080903, 0.120265, 0.291129, 0.592229" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090307, 0.094927, 0.108334, 0.127095, 0.148563, 0.242104, 0.404753", \
           "0.091796, 0.096257, 0.109722, 0.128316, 0.149834, 0.243503, 0.407280", \
           "0.096242, 0.100925, 0.114429, 0.133195, 0.154766, 0.248251, 0.411095", \
           "0.104141, 0.108758, 0.122323, 0.140965, 0.162541, 0.256042, 0.419015", \
           "0.116172, 0.120700, 0.134138, 0.152931, 0.174512, 0.268037, 0.431394", \
           "0.126496, 0.131103, 0.144592, 0.163410, 0.185128, 0.278799, 0.442302", \
           "0.138518, 0.143224, 0.156687, 0.175425, 0.197162, 0.289420, 0.454358" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.076761, 0.080688, 0.092084, 0.108030, 0.126279, 0.205788, 0.344040", \
           "0.078027, 0.081818, 0.093264, 0.109069, 0.127359, 0.206978, 0.346188", \
           "0.081806, 0.085786, 0.097265, 0.113216, 0.131552, 0.211013, 0.349431", \
           "0.088520, 0.092444, 0.103975, 0.119821, 0.138159, 0.217636, 0.356162", \
           "0.098746, 0.102595, 0.114018, 0.129991, 0.148335, 0.227831, 0.366685", \
           "0.107522, 0.111438, 0.122903, 0.138899, 0.157359, 0.236979, 0.375957", \
           "0.117740, 0.121740, 0.133184, 0.149111, 0.167587, 0.246007, 0.386204" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024038, 0.029719, 0.049540, 0.078760, 0.124094, 0.303313, 0.630115", \
           "0.024162, 0.029554, 0.047953, 0.082749, 0.124473, 0.300197, 0.613253", \
           "0.023981, 0.029721, 0.049437, 0.083324, 0.126082, 0.303529, 0.616832", \
           "0.024094, 0.029932, 0.049288, 0.083591, 0.124118, 0.303491, 0.617795", \
           "0.024469, 0.030462, 0.050010, 0.083699, 0.126324, 0.301973, 0.613871", \
           "0.024197, 0.029706, 0.049437, 0.082640, 0.124557, 0.300867, 0.609034", \
           "0.024186, 0.029804, 0.049476, 0.083219, 0.124553, 0.302177, 0.606868" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024038, 0.029719, 0.049540, 0.078760, 0.124094, 0.303313, 0.630115", \
           "0.024162, 0.029554, 0.047953, 0.082749, 0.124473, 0.300197, 0.613253", \
           "0.023981, 0.029721, 0.049437, 0.083324, 0.126082, 0.303529, 0.616832", \
           "0.024094, 0.029932, 0.049288, 0.083591, 0.124118, 0.303491, 0.617795", \
           "0.024469, 0.030462, 0.050010, 0.083699, 0.126324, 0.301973, 0.613871", \
           "0.024197, 0.029706, 0.049437, 0.082640, 0.124557, 0.300867, 0.609034", \
           "0.024186, 0.029804, 0.049476, 0.083219, 0.124553, 0.302177, 0.606868" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.092897, 0.098157, 0.112973, 0.133354, 0.156338, 0.253461, 0.421891", \
           "0.094105, 0.099274, 0.114070, 0.134508, 0.157462, 0.254463, 0.423436", \
           "0.097877, 0.102998, 0.117904, 0.138259, 0.161353, 0.257776, 0.425603", \
           "0.105200, 0.110575, 0.125263, 0.145534, 0.168711, 0.265638, 0.433578", \
           "0.115936, 0.121119, 0.135984, 0.156336, 0.179463, 0.275546, 0.443217", \
           "0.125200, 0.130475, 0.145224, 0.165426, 0.188555, 0.284752, 0.452931", \
           "0.136636, 0.141947, 0.156652, 0.176827, 0.199658, 0.295160, 0.463291" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.078962, 0.083434, 0.096027, 0.113351, 0.132887, 0.215442, 0.358608", \
           "0.079990, 0.084383, 0.096960, 0.114332, 0.133842, 0.216293, 0.359920", \
           "0.083195, 0.087548, 0.100219, 0.117520, 0.137150, 0.219110, 0.361763", \
           "0.089420, 0.093989, 0.106473, 0.123704, 0.143405, 0.225793, 0.368541", \
           "0.098546, 0.102951, 0.115586, 0.132885, 0.152544, 0.234214, 0.376735", \
           "0.106420, 0.110904, 0.123441, 0.140612, 0.160272, 0.242039, 0.384991", \
           "0.116141, 0.120655, 0.133155, 0.150303, 0.169709, 0.250886, 0.393798" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026026, 0.031752, 0.051996, 0.082362, 0.125058, 0.303336, 0.616591", \
           "0.025930, 0.031755, 0.051606, 0.084486, 0.125508, 0.298790, 0.609880", \
           "0.025958, 0.031713, 0.052209, 0.084597, 0.125342, 0.299769, 0.610424", \
           "0.026084, 0.031782, 0.051557, 0.085203, 0.125111, 0.301070, 0.615045", \
           "0.026543, 0.032471, 0.052458, 0.085483, 0.125190, 0.302652, 0.613634", \
           "0.026030, 0.031788, 0.051388, 0.084088, 0.124761, 0.300823, 0.607235", \
           "0.026118, 0.031805, 0.051583, 0.084546, 0.124237, 0.302243, 0.610846" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026026, 0.031752, 0.051996, 0.082362, 0.125058, 0.303336, 0.616591", \
           "0.025930, 0.031755, 0.051606, 0.084486, 0.125508, 0.298790, 0.609880", \
           "0.025958, 0.031713, 0.052209, 0.084597, 0.125342, 0.299769, 0.610424", \
           "0.026084, 0.031782, 0.051557, 0.085203, 0.125111, 0.301070, 0.615045", \
           "0.026543, 0.032471, 0.052458, 0.085483, 0.125190, 0.302652, 0.613634", \
           "0.026030, 0.031788, 0.051388, 0.084088, 0.124761, 0.300823, 0.607235", \
           "0.026118, 0.031805, 0.051583, 0.084546, 0.124237, 0.302243, 0.610846" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122482, 0.127101, 0.140508, 0.159269, 0.180737, 0.274278, 0.436927", \
           "0.123761, 0.128221, 0.141687, 0.160281, 0.181798, 0.275468, 0.439244", \
           "0.127943, 0.132625, 0.146130, 0.164896, 0.186467, 0.279952, 0.442796", \
           "0.135202, 0.139819, 0.153384, 0.172027, 0.193602, 0.287104, 0.450076", \
           "0.149717, 0.154245, 0.167684, 0.186476, 0.208057, 0.301582, 0.464940", \
           "0.164661, 0.169269, 0.182757, 0.201575, 0.223293, 0.316964, 0.480468", \
           "0.181993, 0.186698, 0.200161, 0.218899, 0.240636, 0.332894, 0.497832" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.104109, 0.108036, 0.119432, 0.135379, 0.153627, 0.233136, 0.371388", \
           "0.105197, 0.108988, 0.120434, 0.136239, 0.154529, 0.234148, 0.373358", \
           "0.108752, 0.112732, 0.124211, 0.140161, 0.158497, 0.237959, 0.376376", \
           "0.114922, 0.118846, 0.130377, 0.146223, 0.164562, 0.244038, 0.382564", \
           "0.127260, 0.131108, 0.142531, 0.158505, 0.176848, 0.256345, 0.395199", \
           "0.139962, 0.143878, 0.155343, 0.171339, 0.189799, 0.269419, 0.408397", \
           "0.154694, 0.158694, 0.170137, 0.186065, 0.204541, 0.282960, 0.423158" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024318, 0.030006, 0.048280, 0.076521, 0.115009, 0.300151, 0.609109", \
           "0.024209, 0.029709, 0.047989, 0.078210, 0.118226, 0.303045, 0.615984", \
           "0.024214, 0.029923, 0.047868, 0.079582, 0.123653, 0.303802, 0.634333", \
           "0.024105, 0.029681, 0.049236, 0.083127, 0.125787, 0.300952, 0.608913", \
           "0.024306, 0.030085, 0.049895, 0.083052, 0.123936, 0.300577, 0.608840", \
           "0.024095, 0.029678, 0.050333, 0.083804, 0.125316, 0.313636, 0.604368", \
           "0.024353, 0.029959, 0.049383, 0.082691, 0.124383, 0.307409, 0.607929" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024318, 0.030006, 0.048280, 0.076521, 0.115009, 0.300151, 0.609109", \
           "0.024209, 0.029709, 0.047989, 0.078210, 0.118226, 0.303045, 0.615984", \
           "0.024214, 0.029923, 0.047868, 0.079582, 0.123653, 0.303802, 0.634333", \
           "0.024105, 0.029681, 0.049236, 0.083127, 0.125787, 0.300952, 0.608913", \
           "0.024306, 0.030085, 0.049895, 0.083052, 0.123936, 0.300577, 0.608840", \
           "0.024095, 0.029678, 0.050333, 0.083804, 0.125316, 0.313636, 0.604368", \
           "0.024353, 0.029959, 0.049383, 0.082691, 0.124383, 0.307409, 0.607929" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122112, 0.127372, 0.142188, 0.162569, 0.185553, 0.282676, 0.451106", \
           "0.123229, 0.128398, 0.143194, 0.163632, 0.186585, 0.283587, 0.452560", \
           "0.126701, 0.131822, 0.146729, 0.167083, 0.190177, 0.286601, 0.454427", \
           "0.133768, 0.139143, 0.153831, 0.174103, 0.197280, 0.294207, 0.462146", \
           "0.146771, 0.151954, 0.166819, 0.187171, 0.210298, 0.306381, 0.474052", \
           "0.160005, 0.165280, 0.180030, 0.200231, 0.223361, 0.319557, 0.487736", \
           "0.175688, 0.180998, 0.195704, 0.215879, 0.238710, 0.334212, 0.502343" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103795, 0.108267, 0.120860, 0.138184, 0.157720, 0.240275, 0.383440", \
           "0.104745, 0.109138, 0.121715, 0.139087, 0.158598, 0.241049, 0.384676", \
           "0.107696, 0.112049, 0.124719, 0.142021, 0.161651, 0.243611, 0.386263", \
           "0.113703, 0.118272, 0.130756, 0.147987, 0.167688, 0.250076, 0.392824", \
           "0.124755, 0.129161, 0.141796, 0.159095, 0.178754, 0.260423, 0.402945", \
           "0.136004, 0.140488, 0.153025, 0.170197, 0.189857, 0.271624, 0.414576", \
           "0.149335, 0.153849, 0.166349, 0.183497, 0.202903, 0.284080, 0.426991" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026140, 0.032003, 0.051511, 0.080909, 0.122785, 0.302574, 0.615019", \
           "0.026404, 0.033980, 0.052373, 0.082534, 0.124100, 0.297343, 0.607280", \
           "0.026303, 0.031978, 0.051330, 0.082738, 0.122183, 0.298881, 0.604387", \
           "0.026275, 0.032229, 0.051816, 0.084910, 0.122249, 0.301199, 0.607388", \
           "0.027909, 0.034064, 0.052761, 0.084048, 0.123970, 0.297750, 0.608630", \
           "0.026358, 0.033110, 0.053236, 0.086110, 0.128285, 0.301479, 0.608710", \
           "0.025779, 0.031891, 0.051779, 0.083050, 0.122911, 0.299094, 0.609972" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026140, 0.032003, 0.051511, 0.080909, 0.122785, 0.302574, 0.615019", \
           "0.026404, 0.033980, 0.052373, 0.082534, 0.124100, 0.297343, 0.607280", \
           "0.026303, 0.031978, 0.051330, 0.082738, 0.122183, 0.298881, 0.604387", \
           "0.026275, 0.032229, 0.051816, 0.084910, 0.122249, 0.301199, 0.607388", \
           "0.027909, 0.034064, 0.052761, 0.084048, 0.123970, 0.297750, 0.608630", \
           "0.026358, 0.033110, 0.053236, 0.086110, 0.128285, 0.301479, 0.608710", \
           "0.025779, 0.031891, 0.051779, 0.083050, 0.122911, 0.299094, 0.609972" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.294328, 0.298947, 0.312354, 0.331115, 0.352583, 0.446124, 0.608773", \
           "0.295424, 0.299884, 0.313350, 0.331944, 0.353461, 0.447131, 0.610907", \
           "0.300198, 0.304880, 0.318385, 0.337151, 0.358722, 0.452207, 0.615051", \
           "0.309426, 0.314042, 0.327608, 0.346250, 0.367825, 0.461327, 0.624299", \
           "0.322659, 0.327187, 0.340626, 0.359418, 0.380999, 0.474524, 0.637882", \
           "0.334523, 0.339131, 0.352619, 0.371438, 0.393155, 0.486826, 0.650330", \
           "0.348343, 0.353048, 0.366511, 0.385249, 0.406986, 0.499244, 0.664182" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.250178, 0.254105, 0.265501, 0.281448, 0.299696, 0.379205, 0.517457", \
           "0.251110, 0.254902, 0.266348, 0.282152, 0.300442, 0.380061, 0.519271", \
           "0.255168, 0.259148, 0.270627, 0.286578, 0.304914, 0.384376, 0.522793", \
           "0.263012, 0.266936, 0.278466, 0.294312, 0.312651, 0.392128, 0.530654", \
           "0.274260, 0.278109, 0.289532, 0.305505, 0.323849, 0.403346, 0.542199", \
           "0.284345, 0.288261, 0.299726, 0.315722, 0.334182, 0.413803, 0.552780", \
           "0.296091, 0.300091, 0.311535, 0.327462, 0.345938, 0.424358, 0.564555" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024264, 0.029900, 0.049509, 0.082872, 0.123790, 0.311163, 0.620436", \
           "0.024219, 0.029760, 0.049619, 0.082866, 0.124102, 0.299750, 0.618921", \
           "0.024188, 0.029781, 0.049494, 0.082759, 0.124915, 0.301564, 0.615938", \
           "0.024156, 0.029805, 0.049562, 0.082199, 0.124043, 0.301359, 0.611482", \
           "0.024635, 0.030341, 0.049656, 0.082734, 0.124846, 0.300353, 0.612438", \
           "0.024241, 0.029756, 0.049192, 0.082386, 0.123519, 0.303804, 0.620876", \
           "0.024193, 0.029894, 0.049364, 0.082865, 0.124388, 0.302169, 0.621424" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024264, 0.029900, 0.049509, 0.082872, 0.123790, 0.311163, 0.620436", \
           "0.024219, 0.029760, 0.049619, 0.082866, 0.124102, 0.299750, 0.618921", \
           "0.024188, 0.029781, 0.049494, 0.082759, 0.124915, 0.301564, 0.615938", \
           "0.024156, 0.029805, 0.049562, 0.082199, 0.124043, 0.301359, 0.611482", \
           "0.024635, 0.030341, 0.049656, 0.082734, 0.124846, 0.300353, 0.612438", \
           "0.024241, 0.029756, 0.049192, 0.082386, 0.123519, 0.303804, 0.620876", \
           "0.024193, 0.029894, 0.049364, 0.082865, 0.124388, 0.302169, 0.621424" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258847, 0.264108, 0.278923, 0.299305, 0.322289, 0.419412, 0.587842", \
           "0.260302, 0.265471, 0.280267, 0.300705, 0.323659, 0.420660, 0.589633", \
           "0.265603, 0.270724, 0.285630, 0.305985, 0.329079, 0.425503, 0.593329", \
           "0.274033, 0.279408, 0.294096, 0.314367, 0.337544, 0.434471, 0.602411", \
           "0.284277, 0.289460, 0.304324, 0.324677, 0.347804, 0.443886, 0.611558", \
           "0.292875, 0.298150, 0.312899, 0.333101, 0.356230, 0.452427, 0.620606", \
           "0.302535, 0.307846, 0.322551, 0.342726, 0.365557, 0.461059, 0.629190" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.220020, 0.224492, 0.237085, 0.254409, 0.273945, 0.356500, 0.499666", \
           "0.221257, 0.225650, 0.238227, 0.255599, 0.275110, 0.357561, 0.501188", \
           "0.225763, 0.230115, 0.242786, 0.260087, 0.279717, 0.361677, 0.504330", \
           "0.232928, 0.237497, 0.249981, 0.267212, 0.286913, 0.369301, 0.512049", \
           "0.241635, 0.246041, 0.258676, 0.275975, 0.295633, 0.377303, 0.519824", \
           "0.248943, 0.253427, 0.265964, 0.283136, 0.302796, 0.384563, 0.527515", \
           "0.257155, 0.261669, 0.274169, 0.291317, 0.310723, 0.391900, 0.534812" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026398, 0.032415, 0.051312, 0.082913, 0.121828, 0.297692, 0.612469", \
           "0.026420, 0.032583, 0.051431, 0.083859, 0.124639, 0.298861, 0.600657", \
           "0.026241, 0.032022, 0.051348, 0.085515, 0.123428, 0.301682, 0.607875", \
           "0.026504, 0.031857, 0.051495, 0.082890, 0.122490, 0.304721, 0.615424", \
           "0.026188, 0.032173, 0.052016, 0.083291, 0.123230, 0.298192, 0.614781", \
           "0.025926, 0.031977, 0.051862, 0.083643, 0.124300, 0.297423, 0.618414", \
           "0.026640, 0.032221, 0.051541, 0.083474, 0.122373, 0.297207, 0.607046" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026398, 0.032415, 0.051312, 0.082913, 0.121828, 0.297692, 0.612469", \
           "0.026420, 0.032583, 0.051431, 0.083859, 0.124639, 0.298861, 0.600657", \
           "0.026241, 0.032022, 0.051348, 0.085515, 0.123428, 0.301682, 0.607875", \
           "0.026504, 0.031857, 0.051495, 0.082890, 0.122490, 0.304721, 0.615424", \
           "0.026188, 0.032173, 0.052016, 0.083291, 0.123230, 0.298192, 0.614781", \
           "0.025926, 0.031977, 0.051862, 0.083643, 0.124300, 0.297423, 0.618414", \
           "0.026640, 0.032221, 0.051541, 0.083474, 0.122373, 0.297207, 0.607046" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.220925, 0.225545, 0.238952, 0.257713, 0.279181, 0.372722, 0.535371", \
           "0.222371, 0.226832, 0.240298, 0.258891, 0.280409, 0.374078, 0.537855", \
           "0.227441, 0.232123, 0.245628, 0.264394, 0.285965, 0.379450, 0.542294", \
           "0.235764, 0.240381, 0.253946, 0.272588, 0.294164, 0.387666, 0.550638", \
           "0.246190, 0.250718, 0.264157, 0.282949, 0.304530, 0.398056, 0.561413", \
           "0.254896, 0.259504, 0.272992, 0.291811, 0.313528, 0.407200, 0.570703", \
           "0.264258, 0.268964, 0.282427, 0.301165, 0.322902, 0.415160, 0.580098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.187787, 0.191713, 0.203109, 0.219056, 0.237304, 0.316814, 0.455065", \
           "0.189016, 0.192807, 0.204253, 0.220057, 0.238347, 0.317966, 0.457176", \
           "0.193325, 0.197305, 0.208784, 0.224735, 0.243070, 0.322532, 0.460950", \
           "0.200400, 0.204324, 0.215854, 0.231700, 0.250039, 0.329516, 0.468042", \
           "0.209262, 0.213111, 0.224533, 0.240507, 0.258851, 0.338347, 0.477201", \
           "0.216662, 0.220578, 0.232043, 0.248039, 0.266499, 0.346120, 0.485097", \
           "0.224619, 0.228619, 0.240063, 0.255990, 0.274466, 0.352886, 0.493083" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024188, 0.029850, 0.049636, 0.082908, 0.123487, 0.304906, 0.618114", \
           "0.024198, 0.029676, 0.049642, 0.083063, 0.124059, 0.305394, 0.617891", \
           "0.024212, 0.029751, 0.049279, 0.082169, 0.122823, 0.305313, 0.615534", \
           "0.024297, 0.029752, 0.049261, 0.082780, 0.124852, 0.303048, 0.618841", \
           "0.024204, 0.029719, 0.049648, 0.083287, 0.125913, 0.305406, 0.611089", \
           "0.024044, 0.029898, 0.049336, 0.082920, 0.123848, 0.304629, 0.617288", \
           "0.024882, 0.029871, 0.049307, 0.082691, 0.123370, 0.304286, 0.615487" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024188, 0.029850, 0.049636, 0.082908, 0.123487, 0.304906, 0.618114", \
           "0.024198, 0.029676, 0.049642, 0.083063, 0.124059, 0.305394, 0.617891", \
           "0.024212, 0.029751, 0.049279, 0.082169, 0.122823, 0.305313, 0.615534", \
           "0.024297, 0.029752, 0.049261, 0.082780, 0.124852, 0.303048, 0.618841", \
           "0.024204, 0.029719, 0.049648, 0.083287, 0.125913, 0.305406, 0.611089", \
           "0.024044, 0.029898, 0.049336, 0.082920, 0.123848, 0.304629, 0.617288", \
           "0.024882, 0.029871, 0.049307, 0.082691, 0.123370, 0.304286, 0.615487" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241321, 0.246581, 0.261397, 0.281778, 0.304762, 0.401885, 0.570315", \
           "0.242692, 0.247861, 0.262657, 0.283095, 0.306048, 0.403049, 0.572022", \
           "0.247684, 0.252805, 0.267712, 0.288066, 0.311160, 0.407584, 0.575411", \
           "0.256831, 0.262206, 0.276893, 0.297165, 0.320342, 0.417269, 0.585208", \
           "0.269713, 0.274897, 0.289761, 0.310113, 0.333241, 0.429323, 0.596995", \
           "0.281532, 0.286807, 0.301556, 0.321758, 0.344887, 0.441084, 0.609263", \
           "0.295439, 0.300749, 0.315455, 0.335630, 0.358461, 0.453963, 0.622094" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.205122, 0.209594, 0.222187, 0.239511, 0.259047, 0.341602, 0.484768", \
           "0.206288, 0.210682, 0.223258, 0.240630, 0.260141, 0.342592, 0.486219", \
           "0.210532, 0.214884, 0.227555, 0.244856, 0.264486, 0.346446, 0.489099", \
           "0.218306, 0.222875, 0.235359, 0.252590, 0.272291, 0.354679, 0.497427", \
           "0.229256, 0.233662, 0.246297, 0.263596, 0.283255, 0.364925, 0.507446", \
           "0.239302, 0.243786, 0.256323, 0.273494, 0.293154, 0.374921, 0.517873", \
           "0.251123, 0.255637, 0.268137, 0.285285, 0.304692, 0.385868, 0.528780" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027542, 0.032941, 0.052364, 0.083829, 0.128140, 0.301014, 0.608650", \
           "0.026423, 0.031880, 0.051945, 0.082646, 0.122391, 0.305281, 0.611905", \
           "0.026239, 0.031791, 0.051746, 0.085581, 0.123342, 0.303955, 0.611659", \
           "0.026707, 0.031805, 0.051797, 0.083471, 0.127931, 0.298947, 0.612116", \
           "0.026777, 0.031907, 0.052517, 0.083600, 0.124149, 0.299305, 0.601843", \
           "0.026456, 0.032082, 0.051273, 0.083792, 0.123793, 0.299070, 0.616298", \
           "0.026497, 0.032540, 0.051249, 0.086195, 0.123693, 0.301262, 0.608063" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027542, 0.032941, 0.052364, 0.083829, 0.128140, 0.301014, 0.608650", \
           "0.026423, 0.031880, 0.051945, 0.082646, 0.122391, 0.305281, 0.611905", \
           "0.026239, 0.031791, 0.051746, 0.085581, 0.123342, 0.303955, 0.611659", \
           "0.026707, 0.031805, 0.051797, 0.083471, 0.127931, 0.298947, 0.612116", \
           "0.026777, 0.031907, 0.052517, 0.083600, 0.124149, 0.299305, 0.601843", \
           "0.026456, 0.032082, 0.051273, 0.083792, 0.123793, 0.299070, 0.616298", \
           "0.026497, 0.032540, 0.051249, 0.086195, 0.123693, 0.301262, 0.608063" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094718, 0.099978, 0.114794, 0.135175, 0.158159, 0.255282, 0.423712", \
           "0.096246, 0.101415, 0.116211, 0.136649, 0.159603, 0.256604, 0.425577", \
           "0.101638, 0.106759, 0.121665, 0.142020, 0.165114, 0.261537, 0.429364", \
           "0.110102, 0.115477, 0.130165, 0.150436, 0.173613, 0.270540, 0.438480", \
           "0.120321, 0.125504, 0.140368, 0.160720, 0.183848, 0.279930, 0.447602", \
           "0.128783, 0.134058, 0.148808, 0.169010, 0.192139, 0.288336, 0.456514", \
           "0.137886, 0.143196, 0.157902, 0.178077, 0.200908, 0.296410, 0.464541" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.080510, 0.084982, 0.097575, 0.114899, 0.134435, 0.216990, 0.360155", \
           "0.081809, 0.086203, 0.098780, 0.116152, 0.135662, 0.218113, 0.361740", \
           "0.086392, 0.090745, 0.103415, 0.120717, 0.140347, 0.222307, 0.364959", \
           "0.093587, 0.098156, 0.110640, 0.127871, 0.147571, 0.229959, 0.372708", \
           "0.102272, 0.106678, 0.119313, 0.136612, 0.156271, 0.237941, 0.380462", \
           "0.109466, 0.113950, 0.126487, 0.143658, 0.163318, 0.245085, 0.388037", \
           "0.117203, 0.121717, 0.134217, 0.151365, 0.170772, 0.251948, 0.394860" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025554, 0.030201, 0.049663, 0.082715, 0.124022, 0.300138, 0.621789", \
           "0.024346, 0.030311, 0.049628, 0.082704, 0.123998, 0.304055, 0.622141", \
           "0.024976, 0.030381, 0.049649, 0.082459, 0.123314, 0.302589, 0.615650", \
           "0.024655, 0.030361, 0.049570, 0.083018, 0.123637, 0.300969, 0.615987", \
           "0.025362, 0.031022, 0.050490, 0.082773, 0.126054, 0.306582, 0.621849", \
           "0.024630, 0.030256, 0.050211, 0.084131, 0.125599, 0.301643, 0.616549", \
           "0.025910, 0.030284, 0.050059, 0.082842, 0.123748, 0.301468, 0.615930" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025554, 0.030201, 0.049663, 0.082715, 0.124022, 0.300138, 0.621789", \
           "0.024346, 0.030311, 0.049628, 0.082704, 0.123998, 0.304055, 0.622141", \
           "0.024976, 0.030381, 0.049649, 0.082459, 0.123314, 0.302589, 0.615650", \
           "0.024655, 0.030361, 0.049570, 0.083018, 0.123637, 0.300969, 0.615987", \
           "0.025362, 0.031022, 0.050490, 0.082773, 0.126054, 0.306582, 0.621849", \
           "0.024630, 0.030256, 0.050211, 0.084131, 0.125599, 0.301643, 0.616549", \
           "0.025910, 0.030284, 0.050059, 0.082842, 0.123748, 0.301468, 0.615930" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.102209, 0.107469, 0.122285, 0.142666, 0.165650, 0.262773, 0.431203", \
           "0.103651, 0.108819, 0.123615, 0.144053, 0.167007, 0.264008, 0.432981", \
           "0.108855, 0.113976, 0.128882, 0.149237, 0.172331, 0.268754, 0.436581", \
           "0.118148, 0.123523, 0.138211, 0.158482, 0.181659, 0.278586, 0.446526", \
           "0.132571, 0.137754, 0.152618, 0.172971, 0.196098, 0.292180, 0.459852", \
           "0.145258, 0.150534, 0.165283, 0.185485, 0.208614, 0.304811, 0.472989", \
           "0.159743, 0.165053, 0.179759, 0.199934, 0.222765, 0.318267, 0.486398" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086878, 0.091349, 0.103942, 0.121266, 0.140803, 0.223357, 0.366523", \
           "0.088103, 0.092496, 0.105073, 0.122445, 0.141956, 0.224407, 0.368034", \
           "0.092527, 0.096879, 0.109550, 0.126851, 0.146481, 0.228441, 0.371094", \
           "0.100426, 0.104995, 0.117479, 0.134710, 0.154410, 0.236798, 0.379547", \
           "0.112685, 0.117091, 0.129725, 0.147025, 0.166683, 0.248353, 0.390874", \
           "0.123470, 0.127954, 0.140491, 0.157662, 0.177322, 0.259089, 0.402041", \
           "0.135781, 0.140295, 0.152795, 0.169944, 0.189350, 0.270527, 0.413438" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026418, 0.032592, 0.052343, 0.083507, 0.124062, 0.299945, 0.611685", \
           "0.026135, 0.032665, 0.051694, 0.083792, 0.123338, 0.300449, 0.613578", \
           "0.026285, 0.032260, 0.051901, 0.083722, 0.123499, 0.303708, 0.608844", \
           "0.026316, 0.031943, 0.051409, 0.083462, 0.123187, 0.301014, 0.607943", \
           "0.026652, 0.031840, 0.052081, 0.084520, 0.124587, 0.300189, 0.609369", \
           "0.026361, 0.032451, 0.053282, 0.085889, 0.126133, 0.303033, 0.610232", \
           "0.026539, 0.032811, 0.051779, 0.082676, 0.123013, 0.299220, 0.608307" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026418, 0.032592, 0.052343, 0.083507, 0.124062, 0.299945, 0.611685", \
           "0.026135, 0.032665, 0.051694, 0.083792, 0.123338, 0.300449, 0.613578", \
           "0.026285, 0.032260, 0.051901, 0.083722, 0.123499, 0.303708, 0.608844", \
           "0.026316, 0.031943, 0.051409, 0.083462, 0.123187, 0.301014, 0.607943", \
           "0.026652, 0.031840, 0.052081, 0.084520, 0.124587, 0.300189, 0.609369", \
           "0.026361, 0.032451, 0.053282, 0.085889, 0.126133, 0.303033, 0.610232", \
           "0.026539, 0.032811, 0.051779, 0.082676, 0.123013, 0.299220, 0.608307" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762", \
           "0.258885, 0.258916, 0.259025, 0.259197, 0.259401, 0.260261, 0.261762" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918", \
           "0.509041, 0.509072, 0.509182, 0.509354, 0.509557, 0.510417, 0.511918" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352", \
           "0.051777, 0.051783, 0.051805, 0.051839, 0.051880, 0.052052, 0.052352" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384", \
           "0.101808, 0.101814, 0.101836, 0.101871, 0.101911, 0.102083, 0.102384" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.090977, 0.095596, 0.109003, 0.127764, 0.149232, 0.242773, 0.405422", \
           "0.092221, 0.096681, 0.110147, 0.128740, 0.150258, 0.243927, 0.407704", \
           "0.096604, 0.101287, 0.114791, 0.133557, 0.155129, 0.248613, 0.411457", \
           "0.104483, 0.109099, 0.122665, 0.141307, 0.162882, 0.256384, 0.419356", \
           "0.116510, 0.121038, 0.134477, 0.153269, 0.174850, 0.268376, 0.431733", \
           "0.126826, 0.131434, 0.144922, 0.163740, 0.185458, 0.279129, 0.442632", \
           "0.138743, 0.143448, 0.156911, 0.175650, 0.197386, 0.289644, 0.454582" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077330, 0.081256, 0.092653, 0.108599, 0.126847, 0.206357, 0.344608", \
           "0.078388, 0.082179, 0.093625, 0.109429, 0.127719, 0.207338, 0.346548", \
           "0.082114, 0.086094, 0.097573, 0.113523, 0.131859, 0.211321, 0.349738", \
           "0.088810, 0.092734, 0.104265, 0.120111, 0.138450, 0.217926, 0.356453", \
           "0.099034, 0.102883, 0.114306, 0.130279, 0.148623, 0.228119, 0.366973", \
           "0.107802, 0.111718, 0.123184, 0.139179, 0.157639, 0.237260, 0.376238", \
           "0.117931, 0.121931, 0.133375, 0.149302, 0.167778, 0.246198, 0.386395" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093705, 0.098965, 0.113781, 0.134162, 0.157146, 0.254269, 0.422699", \
           "0.094688, 0.099856, 0.114653, 0.135090, 0.158044, 0.255045, 0.424018", \
           "0.098378, 0.103499, 0.118405, 0.138760, 0.161854, 0.258277, 0.426104", \
           "0.105722, 0.111097, 0.125785, 0.146057, 0.169234, 0.266161, 0.434100", \
           "0.116474, 0.121658, 0.136522, 0.156874, 0.180002, 0.276084, 0.443756", \
           "0.125719, 0.130994, 0.145743, 0.165945, 0.189075, 0.285271, 0.453450", \
           "0.137104, 0.142415, 0.157121, 0.177295, 0.200126, 0.295628, 0.463759" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079649, 0.084121, 0.096714, 0.114038, 0.133574, 0.216129, 0.359294", \
           "0.080485, 0.084878, 0.097455, 0.114827, 0.134337, 0.216788, 0.360416", \
           "0.083621, 0.087974, 0.100644, 0.117946, 0.137576, 0.219536, 0.362188", \
           "0.089864, 0.094433, 0.106917, 0.124148, 0.143849, 0.226237, 0.368985", \
           "0.099003, 0.103409, 0.116044, 0.133343, 0.153001, 0.234671, 0.377192", \
           "0.106861, 0.111345, 0.123882, 0.141053, 0.160713, 0.242480, 0.385432", \
           "0.116538, 0.121053, 0.133552, 0.150701, 0.170107, 0.251284, 0.394195" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121625, 0.126245, 0.139652, 0.158413, 0.179881, 0.273422, 0.436070", \
           "0.122869, 0.127330, 0.140796, 0.159389, 0.180907, 0.274576, 0.438353", \
           "0.127253, 0.131935, 0.145440, 0.164206, 0.185777, 0.279262, 0.442106", \
           "0.135132, 0.139748, 0.153313, 0.171956, 0.193531, 0.287033, 0.450005", \
           "0.147159, 0.151687, 0.165126, 0.183918, 0.205499, 0.299024, 0.462382", \
           "0.157475, 0.162082, 0.175571, 0.194389, 0.216107, 0.309778, 0.473281", \
           "0.169392, 0.174097, 0.187560, 0.206298, 0.228035, 0.320293, 0.485231" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103382, 0.107308, 0.118704, 0.134651, 0.152899, 0.232409, 0.370660", \
           "0.104439, 0.108230, 0.119676, 0.135481, 0.153771, 0.233390, 0.372600", \
           "0.108165, 0.112145, 0.123624, 0.139575, 0.157911, 0.237373, 0.375790", \
           "0.114862, 0.118786, 0.130316, 0.146162, 0.164501, 0.243978, 0.382504", \
           "0.125085, 0.128934, 0.140357, 0.156330, 0.174674, 0.254171, 0.393025", \
           "0.133854, 0.137770, 0.149235, 0.165231, 0.183691, 0.263311, 0.402289", \
           "0.143983, 0.147983, 0.159426, 0.175354, 0.193830, 0.272249, 0.412447" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024787, 0.030480, 0.049898, 0.085749, 0.125455, 0.300685, 0.609633", \
           "0.026470, 0.030167, 0.048376, 0.083673, 0.125037, 0.303399, 0.616719", \
           "0.024627, 0.030351, 0.049822, 0.083736, 0.124240, 0.304231, 0.635063", \
           "0.024656, 0.030144, 0.049816, 0.083565, 0.126356, 0.301374, 0.609302", \
           "0.024755, 0.030564, 0.050374, 0.083540, 0.125912, 0.301017, 0.609474", \
           "0.024630, 0.030182, 0.050779, 0.084356, 0.125853, 0.314574, 0.604739", \
           "0.024805, 0.030480, 0.050016, 0.083585, 0.124905, 0.308059, 0.611275" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121494, 0.126754, 0.141570, 0.161951, 0.184935, 0.282058, 0.450488", \
           "0.122477, 0.127646, 0.142442, 0.162879, 0.185833, 0.282834, 0.451807", \
           "0.126167, 0.131288, 0.146194, 0.166549, 0.189643, 0.286066, 0.453893", \
           "0.133511, 0.138886, 0.153574, 0.173846, 0.197023, 0.293950, 0.461889", \
           "0.144263, 0.149447, 0.164311, 0.184663, 0.207791, 0.303873, 0.471545", \
           "0.153508, 0.158783, 0.173532, 0.193734, 0.216864, 0.313060, 0.481239", \
           "0.164893, 0.170204, 0.184910, 0.205084, 0.227915, 0.323417, 0.491548" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.103270, 0.107741, 0.120335, 0.137659, 0.157195, 0.239749, 0.382915", \
           "0.104105, 0.108499, 0.121076, 0.138448, 0.157958, 0.240409, 0.384036", \
           "0.107242, 0.111595, 0.124265, 0.141566, 0.161196, 0.243156, 0.385809", \
           "0.113485, 0.118054, 0.130538, 0.147769, 0.167469, 0.249857, 0.392606", \
           "0.122624, 0.127030, 0.139664, 0.156964, 0.176622, 0.258292, 0.400813", \
           "0.130482, 0.134966, 0.147503, 0.164674, 0.184334, 0.266101, 0.409053", \
           "0.140159, 0.144673, 0.157173, 0.174322, 0.193728, 0.274905, 0.417816" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026757, 0.032353, 0.051662, 0.082050, 0.122054, 0.299411, 0.608940", \
           "0.026935, 0.034347, 0.052516, 0.082278, 0.123326, 0.294707, 0.601138", \
           "0.026650, 0.032505, 0.051504, 0.082506, 0.121479, 0.295996, 0.598407", \
           "0.026742, 0.032559, 0.051968, 0.084654, 0.121508, 0.298369, 0.601387", \
           "0.028382, 0.034419, 0.052905, 0.083790, 0.123190, 0.295159, 0.600228", \
           "0.026849, 0.033511, 0.053421, 0.085873, 0.127876, 0.298441, 0.602377", \
           "0.026229, 0.032289, 0.051999, 0.082857, 0.122128, 0.296351, 0.602896" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179450, 0.184070, 0.197477, 0.216238, 0.237706, 0.331247, 0.493895", \
           "0.180846, 0.185307, 0.198773, 0.217366, 0.238884, 0.332553, 0.496330", \
           "0.186131, 0.190813, 0.204318, 0.223083, 0.244655, 0.338139, 0.500983", \
           "0.194469, 0.199085, 0.212651, 0.231293, 0.252868, 0.346370, 0.509342", \
           "0.204950, 0.209478, 0.222917, 0.241709, 0.263290, 0.356815, 0.520173", \
           "0.213443, 0.218051, 0.231539, 0.250357, 0.272075, 0.365746, 0.529249", \
           "0.222288, 0.226994, 0.240457, 0.259195, 0.280932, 0.373190, 0.538128" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.152533, 0.156459, 0.167856, 0.183802, 0.202050, 0.281560, 0.419811", \
           "0.153719, 0.157511, 0.168957, 0.184761, 0.203051, 0.282670, 0.421880", \
           "0.158211, 0.162191, 0.173670, 0.189621, 0.207957, 0.287419, 0.425836", \
           "0.165299, 0.169222, 0.180753, 0.196599, 0.214938, 0.294415, 0.432941", \
           "0.174208, 0.178056, 0.189479, 0.205453, 0.223796, 0.303293, 0.442147", \
           "0.181427, 0.185343, 0.196808, 0.212804, 0.231264, 0.310884, 0.449862", \
           "0.188945, 0.192945, 0.204388, 0.220316, 0.238792, 0.317211, 0.457409" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031117, 0.037120, 0.058295, 0.094349, 0.138726, 0.322501, 0.679993", \
           "0.031310, 0.037156, 0.058286, 0.095335, 0.138719, 0.321864, 0.679885", \
           "0.031219, 0.037156, 0.058344, 0.093788, 0.140648, 0.323220, 0.649106", \
           "0.031347, 0.037192, 0.058581, 0.094730, 0.139201, 0.324093, 0.646171", \
           "0.031533, 0.037411, 0.058492, 0.094203, 0.137897, 0.326188, 0.651217", \
           "0.031559, 0.037835, 0.059216, 0.095101, 0.138256, 0.322930, 0.651024", \
           "0.033503, 0.039109, 0.060089, 0.095419, 0.138963, 0.323400, 0.649780" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031117, 0.037120, 0.058295, 0.094349, 0.138726, 0.322501, 0.679993", \
           "0.031310, 0.037156, 0.058286, 0.095335, 0.138719, 0.321864, 0.679885", \
           "0.031219, 0.037156, 0.058344, 0.093788, 0.140648, 0.323220, 0.649106", \
           "0.031347, 0.037192, 0.058581, 0.094730, 0.139201, 0.324093, 0.646171", \
           "0.031533, 0.037411, 0.058492, 0.094203, 0.137897, 0.326188, 0.651217", \
           "0.031559, 0.037835, 0.059216, 0.095101, 0.138256, 0.322930, 0.651024", \
           "0.033503, 0.039109, 0.060089, 0.095419, 0.138963, 0.323400, 0.649780" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.185610, 0.190870, 0.205686, 0.226067, 0.249051, 0.346174, 0.514604", \
           "0.187051, 0.192220, 0.207016, 0.227454, 0.250408, 0.347409, 0.516382", \
           "0.192256, 0.197377, 0.212283, 0.232638, 0.255732, 0.352155, 0.519982", \
           "0.201549, 0.206924, 0.221611, 0.241883, 0.265060, 0.361987, 0.529926", \
           "0.215972, 0.221155, 0.236019, 0.256371, 0.279499, 0.375581, 0.543253", \
           "0.228659, 0.233934, 0.248684, 0.268886, 0.292015, 0.388212, 0.556390", \
           "0.243143, 0.248454, 0.263160, 0.283335, 0.306166, 0.401668, 0.569799" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.157768, 0.162240, 0.174833, 0.192157, 0.211693, 0.294248, 0.437414", \
           "0.158994, 0.163387, 0.175964, 0.193336, 0.212846, 0.295297, 0.438924", \
           "0.163417, 0.167770, 0.180441, 0.197742, 0.217372, 0.299332, 0.441985", \
           "0.171316, 0.175885, 0.188370, 0.205601, 0.225301, 0.307689, 0.450437", \
           "0.183576, 0.187982, 0.200616, 0.217916, 0.237574, 0.319244, 0.461765", \
           "0.194360, 0.198844, 0.211381, 0.228553, 0.248213, 0.329980, 0.472932", \
           "0.206672, 0.211186, 0.223686, 0.240834, 0.260241, 0.341417, 0.484329" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032575, 0.038110, 0.058007, 0.091009, 0.131063, 0.307877, 0.616620", \
           "0.032645, 0.038155, 0.057979, 0.090327, 0.130638, 0.307777, 0.612644", \
           "0.032602, 0.038132, 0.058219, 0.090477, 0.131103, 0.307179, 0.613085", \
           "0.032688, 0.038228, 0.058158, 0.090490, 0.131011, 0.306401, 0.611720", \
           "0.032783, 0.038381, 0.058363, 0.091423, 0.131321, 0.306343, 0.613317", \
           "0.033004, 0.038621, 0.058048, 0.090701, 0.131194, 0.306955, 0.610631", \
           "0.033751, 0.039062, 0.058490, 0.091296, 0.131679, 0.304762, 0.616139" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032575, 0.038110, 0.058007, 0.091009, 0.131063, 0.307877, 0.616620", \
           "0.032645, 0.038155, 0.057979, 0.090327, 0.130638, 0.307777, 0.612644", \
           "0.032602, 0.038132, 0.058219, 0.090477, 0.131103, 0.307179, 0.613085", \
           "0.032688, 0.038228, 0.058158, 0.090490, 0.131011, 0.306401, 0.611720", \
           "0.032783, 0.038381, 0.058363, 0.091423, 0.131321, 0.306343, 0.613317", \
           "0.033004, 0.038621, 0.058048, 0.090701, 0.131194, 0.306955, 0.610631", \
           "0.033751, 0.039062, 0.058490, 0.091296, 0.131679, 0.304762, 0.616139" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856", \
           "0.287979, 0.288010, 0.288120, 0.288292, 0.288495, 0.289355, 0.290856" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955", \
           "0.327077, 0.327108, 0.327218, 0.327390, 0.327593, 0.328453, 0.329955" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171", \
           "0.057596, 0.057602, 0.057624, 0.057658, 0.057699, 0.057871, 0.058171" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991", \
           "0.065415, 0.065422, 0.065444, 0.065478, 0.065519, 0.065691, 0.065991" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.242469, 0.247089, 0.260496, 0.279257, 0.300725, 0.394266, 0.556915", \
           "0.243689, 0.248150, 0.261616, 0.280209, 0.301727, 0.395396, 0.559173", \
           "0.248494, 0.253176, 0.266681, 0.285446, 0.307018, 0.400502, 0.563346", \
           "0.257299, 0.261915, 0.275481, 0.294123, 0.315699, 0.409200, 0.572172", \
           "0.270029, 0.274557, 0.287996, 0.306788, 0.328369, 0.421894, 0.585252", \
           "0.280550, 0.285157, 0.298646, 0.317464, 0.339182, 0.432853, 0.596356", \
           "0.292654, 0.297360, 0.310823, 0.329561, 0.351298, 0.443556, 0.608494" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.206099, 0.210025, 0.221422, 0.237368, 0.255616, 0.335126, 0.473377", \
           "0.207136, 0.210927, 0.222373, 0.238178, 0.256468, 0.336087, 0.475297", \
           "0.211220, 0.215199, 0.226679, 0.242629, 0.260965, 0.340427, 0.478844", \
           "0.218704, 0.222628, 0.234159, 0.250005, 0.268344, 0.347820, 0.486347", \
           "0.229525, 0.233374, 0.244797, 0.260770, 0.279114, 0.358610, 0.497464", \
           "0.238467, 0.242384, 0.253849, 0.269845, 0.288304, 0.367925, 0.506903", \
           "0.248756, 0.252756, 0.264199, 0.280127, 0.298603, 0.377022, 0.517220" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031028, 0.036956, 0.058206, 0.093967, 0.138151, 0.323221, 0.659645", \
           "0.031220, 0.037016, 0.058267, 0.094383, 0.138152, 0.321554, 0.648951", \
           "0.030995, 0.036880, 0.058184, 0.094037, 0.138346, 0.322590, 0.641762", \
           "0.031060, 0.036931, 0.058343, 0.094145, 0.138065, 0.321604, 0.654237", \
           "0.031015, 0.036900, 0.058252, 0.094114, 0.137436, 0.337764, 0.644147", \
           "0.031267, 0.037978, 0.059376, 0.094726, 0.138422, 0.323186, 0.660538", \
           "0.031256, 0.036940, 0.058425, 0.093930, 0.138342, 0.329770, 0.644148" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031028, 0.036956, 0.058206, 0.093967, 0.138151, 0.323221, 0.659645", \
           "0.031220, 0.037016, 0.058267, 0.094383, 0.138152, 0.321554, 0.648951", \
           "0.030995, 0.036880, 0.058184, 0.094037, 0.138346, 0.322590, 0.641762", \
           "0.031060, 0.036931, 0.058343, 0.094145, 0.138065, 0.321604, 0.654237", \
           "0.031015, 0.036900, 0.058252, 0.094114, 0.137436, 0.337764, 0.644147", \
           "0.031267, 0.037978, 0.059376, 0.094726, 0.138422, 0.323186, 0.660538", \
           "0.031256, 0.036940, 0.058425, 0.093930, 0.138342, 0.329770, 0.644148" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.245663, 0.250923, 0.265739, 0.286121, 0.309104, 0.406227, 0.574657", \
           "0.247225, 0.252394, 0.267190, 0.287628, 0.310581, 0.407583, 0.576556", \
           "0.252595, 0.257716, 0.272622, 0.292977, 0.316071, 0.412494, 0.580321", \
           "0.261283, 0.266658, 0.281346, 0.301618, 0.324795, 0.421722, 0.589661", \
           "0.272327, 0.277511, 0.292375, 0.312727, 0.335855, 0.431937, 0.599609", \
           "0.281484, 0.286759, 0.301509, 0.321710, 0.344840, 0.441036, 0.609215", \
           "0.291884, 0.297195, 0.311901, 0.332076, 0.354907, 0.450409, 0.618540" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.208814, 0.213285, 0.225878, 0.243202, 0.262739, 0.345293, 0.488459", \
           "0.210142, 0.214535, 0.227112, 0.244484, 0.263994, 0.346445, 0.490072", \
           "0.214706, 0.219058, 0.231729, 0.249030, 0.268660, 0.350620, 0.493273", \
           "0.222091, 0.226660, 0.239144, 0.256375, 0.276075, 0.358464, 0.501212", \
           "0.231478, 0.235884, 0.248519, 0.265818, 0.285477, 0.367146, 0.509667", \
           "0.239261, 0.243745, 0.256282, 0.273454, 0.293114, 0.374881, 0.517833", \
           "0.248102, 0.252616, 0.265116, 0.282264, 0.301671, 0.382847, 0.525759" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032443, 0.037918, 0.057569, 0.087953, 0.131181, 0.305743, 0.620982", \
           "0.032350, 0.037898, 0.057568, 0.090611, 0.131264, 0.306545, 0.609007", \
           "0.032299, 0.037912, 0.057545, 0.087929, 0.131056, 0.305954, 0.613026", \
           "0.032386, 0.037922, 0.057609, 0.090511, 0.131317, 0.306962, 0.610414", \
           "0.032373, 0.037804, 0.057578, 0.090486, 0.131047, 0.306452, 0.608706", \
           "0.033417, 0.038820, 0.057931, 0.091094, 0.131319, 0.306056, 0.621149", \
           "0.032334, 0.037941, 0.057645, 0.090411, 0.131124, 0.305832, 0.612843" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032443, 0.037918, 0.057569, 0.087953, 0.131181, 0.305743, 0.620982", \
           "0.032350, 0.037898, 0.057568, 0.090611, 0.131264, 0.306545, 0.609007", \
           "0.032299, 0.037912, 0.057545, 0.087929, 0.131056, 0.305954, 0.613026", \
           "0.032386, 0.037922, 0.057609, 0.090511, 0.131317, 0.306962, 0.610414", \
           "0.032373, 0.037804, 0.057578, 0.090486, 0.131047, 0.306452, 0.608706", \
           "0.033417, 0.038820, 0.057931, 0.091094, 0.131319, 0.306056, 0.621149", \
           "0.032334, 0.037941, 0.057645, 0.090411, 0.131124, 0.305832, 0.612843" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258486, 0.263106, 0.276513, 0.295274, 0.316742, 0.410283, 0.572932", \
           "0.259884, 0.264345, 0.277810, 0.296404, 0.317922, 0.411591, 0.575368", \
           "0.265160, 0.269842, 0.283347, 0.302112, 0.323684, 0.417168, 0.580012", \
           "0.273756, 0.278373, 0.291938, 0.310581, 0.332156, 0.425658, 0.588630", \
           "0.285069, 0.289597, 0.303036, 0.321828, 0.343409, 0.436934, 0.600292", \
           "0.294412, 0.299020, 0.312508, 0.331327, 0.353044, 0.446715, 0.610219", \
           "0.304461, 0.309166, 0.322629, 0.341367, 0.363104, 0.455362, 0.620300" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219713, 0.223640, 0.235036, 0.250983, 0.269231, 0.348741, 0.486992", \
           "0.220902, 0.224693, 0.236139, 0.251943, 0.270233, 0.349852, 0.489062", \
           "0.225386, 0.229365, 0.240845, 0.256795, 0.275131, 0.354593, 0.493010", \
           "0.232693, 0.236617, 0.248148, 0.263994, 0.282333, 0.361809, 0.500335", \
           "0.242309, 0.246158, 0.257580, 0.273554, 0.291898, 0.371394, 0.510248", \
           "0.250250, 0.254167, 0.265632, 0.281628, 0.300087, 0.379708, 0.518686", \
           "0.258791, 0.262791, 0.274235, 0.290162, 0.308639, 0.387058, 0.527255" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.030980, 0.036876, 0.058107, 0.093840, 0.137352, 0.321574, 0.649849", \
           "0.031100, 0.036695, 0.058136, 0.094157, 0.138457, 0.326604, 0.637104", \
           "0.031196, 0.036945, 0.058424, 0.094491, 0.137406, 0.321147, 0.650163", \
           "0.031094, 0.037001, 0.058320, 0.094395, 0.138538, 0.319725, 0.647780", \
           "0.031131, 0.036807, 0.058108, 0.094122, 0.137395, 0.326970, 0.647929", \
           "0.031111, 0.037444, 0.058313, 0.094581, 0.138345, 0.321272, 0.650279", \
           "0.030938, 0.036696, 0.058212, 0.094377, 0.137026, 0.319551, 0.650436" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.030980, 0.036876, 0.058107, 0.093840, 0.137352, 0.321574, 0.649849", \
           "0.031100, 0.036695, 0.058136, 0.094157, 0.138457, 0.326604, 0.637104", \
           "0.031196, 0.036945, 0.058424, 0.094491, 0.137406, 0.321147, 0.650163", \
           "0.031094, 0.037001, 0.058320, 0.094395, 0.138538, 0.319725, 0.647780", \
           "0.031131, 0.036807, 0.058108, 0.094122, 0.137395, 0.326970, 0.647929", \
           "0.031111, 0.037444, 0.058313, 0.094581, 0.138345, 0.321272, 0.650279", \
           "0.030938, 0.036696, 0.058212, 0.094377, 0.137026, 0.319551, 0.650436" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.265325, 0.270586, 0.285401, 0.305783, 0.328766, 0.425889, 0.594320", \
           "0.266642, 0.271811, 0.286607, 0.307045, 0.329998, 0.427000, 0.595973", \
           "0.271534, 0.276654, 0.291561, 0.311915, 0.335010, 0.431433, 0.599260", \
           "0.280540, 0.285915, 0.300603, 0.320874, 0.344051, 0.440978, 0.608917", \
           "0.292924, 0.298108, 0.312972, 0.333324, 0.356452, 0.452534, 0.620206", \
           "0.303553, 0.308828, 0.323578, 0.343779, 0.366909, 0.463106, 0.631284", \
           "0.315871, 0.321182, 0.335888, 0.356062, 0.378893, 0.474395, 0.642527" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.225527, 0.229998, 0.242591, 0.259915, 0.279451, 0.362006, 0.505172", \
           "0.226646, 0.231039, 0.243616, 0.260988, 0.280499, 0.362950, 0.506577", \
           "0.230804, 0.235156, 0.247827, 0.265128, 0.284758, 0.366718, 0.509371", \
           "0.238459, 0.243028, 0.255512, 0.272743, 0.292443, 0.374832, 0.517580", \
           "0.248986, 0.253391, 0.266026, 0.283325, 0.302984, 0.384654, 0.527175", \
           "0.258020, 0.262504, 0.275041, 0.292213, 0.311873, 0.393640, 0.536592", \
           "0.268491, 0.273005, 0.285505, 0.302653, 0.322059, 0.403236, 0.546148" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032422, 0.037833, 0.057472, 0.090419, 0.130858, 0.306143, 0.611876", \
           "0.032727, 0.038273, 0.057558, 0.090999, 0.131354, 0.306119, 0.622683", \
           "0.032948, 0.038511, 0.058114, 0.090866, 0.131680, 0.306715, 0.623224", \
           "0.032782, 0.038261, 0.057905, 0.090892, 0.130949, 0.307188, 0.623622", \
           "0.032429, 0.037864, 0.057555, 0.091126, 0.130972, 0.308267, 0.614532", \
           "0.032469, 0.037818, 0.057606, 0.090676, 0.131392, 0.308525, 0.610550", \
           "0.032304, 0.037864, 0.057792, 0.090584, 0.131377, 0.306857, 0.610849" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032422, 0.037833, 0.057472, 0.090419, 0.130858, 0.306143, 0.611876", \
           "0.032727, 0.038273, 0.057558, 0.090999, 0.131354, 0.306119, 0.622683", \
           "0.032948, 0.038511, 0.058114, 0.090866, 0.131680, 0.306715, 0.623224", \
           "0.032782, 0.038261, 0.057905, 0.090892, 0.130949, 0.307188, 0.623622", \
           "0.032429, 0.037864, 0.057555, 0.091126, 0.130972, 0.308267, 0.614532", \
           "0.032469, 0.037818, 0.057606, 0.090676, 0.131392, 0.308525, 0.610550", \
           "0.032304, 0.037864, 0.057792, 0.090584, 0.131377, 0.306857, 0.610849" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093675, 0.098294, 0.111702, 0.130462, 0.151931, 0.245471, 0.408120", \
           "0.094866, 0.099326, 0.112792, 0.131386, 0.152903, 0.246573, 0.410349", \
           "0.099425, 0.104108, 0.117612, 0.136378, 0.157950, 0.251434, 0.414278", \
           "0.107827, 0.112443, 0.126009, 0.144651, 0.166227, 0.259728, 0.422700", \
           "0.121446, 0.125974, 0.139413, 0.158205, 0.179786, 0.273312, 0.436669", \
           "0.133579, 0.138186, 0.151675, 0.170493, 0.192211, 0.285882, 0.449385", \
           "0.147958, 0.152664, 0.166127, 0.184865, 0.206602, 0.298860, 0.463798" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079624, 0.083550, 0.094946, 0.110893, 0.129141, 0.208651, 0.346902", \
           "0.080636, 0.084427, 0.095873, 0.111678, 0.129968, 0.209587, 0.348797", \
           "0.084512, 0.088491, 0.099970, 0.115921, 0.134257, 0.213719, 0.352136", \
           "0.091653, 0.095577, 0.107108, 0.122954, 0.141293, 0.220769, 0.359295", \
           "0.103229, 0.107078, 0.118501, 0.134475, 0.152818, 0.232315, 0.371169", \
           "0.113542, 0.117458, 0.128923, 0.144919, 0.163379, 0.243000, 0.381977", \
           "0.125764, 0.129764, 0.141208, 0.157135, 0.175611, 0.254031, 0.394228" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023619, 0.029160, 0.048763, 0.082510, 0.121767, 0.299327, 0.605232", \
           "0.023862, 0.029225, 0.048765, 0.081638, 0.122272, 0.295925, 0.600933", \
           "0.023752, 0.029399, 0.048698, 0.082372, 0.121945, 0.299474, 0.603995", \
           "0.023910, 0.029422, 0.048816, 0.082569, 0.123041, 0.299517, 0.606634", \
           "0.024095, 0.030129, 0.049218, 0.082617, 0.123140, 0.302668, 0.600803", \
           "0.023818, 0.029391, 0.048804, 0.081594, 0.122217, 0.296327, 0.595764", \
           "0.023998, 0.029477, 0.048859, 0.082192, 0.122114, 0.297466, 0.595538" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023619, 0.029160, 0.048763, 0.082510, 0.121767, 0.299327, 0.605232", \
           "0.023862, 0.029225, 0.048765, 0.081638, 0.122272, 0.295925, 0.600933", \
           "0.023752, 0.029399, 0.048698, 0.082372, 0.121945, 0.299474, 0.603995", \
           "0.023910, 0.029422, 0.048816, 0.082569, 0.123041, 0.299517, 0.606634", \
           "0.024095, 0.030129, 0.049218, 0.082617, 0.123140, 0.302668, 0.600803", \
           "0.023818, 0.029391, 0.048804, 0.081594, 0.122217, 0.296327, 0.595764", \
           "0.023998, 0.029477, 0.048859, 0.082192, 0.122114, 0.297466, 0.595538" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.100329, 0.105589, 0.120405, 0.140786, 0.163770, 0.260893, 0.429323", \
           "0.101320, 0.106489, 0.121285, 0.141723, 0.164676, 0.261678, 0.430651", \
           "0.104933, 0.110054, 0.124960, 0.145315, 0.168409, 0.264833, 0.432659", \
           "0.112108, 0.117483, 0.132170, 0.152442, 0.175619, 0.272546, 0.440485", \
           "0.123994, 0.129177, 0.144041, 0.164393, 0.187521, 0.283603, 0.451275", \
           "0.134253, 0.139528, 0.154278, 0.174479, 0.197609, 0.293805, 0.461984", \
           "0.146514, 0.151825, 0.166531, 0.186705, 0.209536, 0.305038, 0.473170" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085279, 0.089751, 0.102344, 0.119668, 0.139204, 0.221759, 0.364925", \
           "0.086122, 0.090515, 0.103092, 0.120464, 0.139975, 0.222426, 0.366053", \
           "0.089193, 0.093546, 0.106216, 0.123518, 0.143148, 0.225108, 0.367760", \
           "0.095292, 0.099860, 0.112345, 0.129576, 0.149276, 0.231664, 0.374413", \
           "0.105395, 0.109800, 0.122435, 0.139734, 0.159393, 0.241063, 0.383584", \
           "0.114115, 0.118599, 0.131136, 0.148307, 0.167968, 0.249735, 0.392687", \
           "0.124537, 0.129051, 0.141551, 0.158700, 0.178106, 0.259283, 0.402194" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025782, 0.031368, 0.050982, 0.082511, 0.122203, 0.294591, 0.600078", \
           "0.025716, 0.031348, 0.050508, 0.082643, 0.122803, 0.291838, 0.590128", \
           "0.025697, 0.031329, 0.051229, 0.082755, 0.121740, 0.293185, 0.592726", \
           "0.025827, 0.031360, 0.050616, 0.083339, 0.122480, 0.291566, 0.600322", \
           "0.026229, 0.031971, 0.051512, 0.083487, 0.122431, 0.294721, 0.597571", \
           "0.025800, 0.031430, 0.050490, 0.082292, 0.121301, 0.293785, 0.594335", \
           "0.025818, 0.031374, 0.050652, 0.082735, 0.121489, 0.294156, 0.594032" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025782, 0.031368, 0.050982, 0.082511, 0.122203, 0.294591, 0.600078", \
           "0.025716, 0.031348, 0.050508, 0.082643, 0.122803, 0.291838, 0.590128", \
           "0.025697, 0.031329, 0.051229, 0.082755, 0.121740, 0.293185, 0.592726", \
           "0.025827, 0.031360, 0.050616, 0.083339, 0.122480, 0.291566, 0.600322", \
           "0.026229, 0.031971, 0.051512, 0.083487, 0.122431, 0.294721, 0.597571", \
           "0.025800, 0.031430, 0.050490, 0.082292, 0.121301, 0.293785, 0.594335", \
           "0.025818, 0.031374, 0.050652, 0.082735, 0.121489, 0.294156, 0.594032" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.131986, 0.136605, 0.150013, 0.168773, 0.190242, 0.283782, 0.446431", \
           "0.133177, 0.137637, 0.151103, 0.169697, 0.191214, 0.284884, 0.448660", \
           "0.137736, 0.142419, 0.155923, 0.174689, 0.196261, 0.289745, 0.452589", \
           "0.146138, 0.150755, 0.164320, 0.182962, 0.204538, 0.298039, 0.461011", \
           "0.159757, 0.164285, 0.177724, 0.196516, 0.218097, 0.311623, 0.474980", \
           "0.171890, 0.176497, 0.189986, 0.208804, 0.230522, 0.324193, 0.487696", \
           "0.186269, 0.190975, 0.204438, 0.223176, 0.244913, 0.337171, 0.502109" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112188, 0.116114, 0.127511, 0.143457, 0.161705, 0.241215, 0.379466", \
           "0.113200, 0.116992, 0.128438, 0.144242, 0.162532, 0.242151, 0.381361", \
           "0.117076, 0.121056, 0.132535, 0.148486, 0.166821, 0.246283, 0.384701", \
           "0.124217, 0.128141, 0.139672, 0.155518, 0.173857, 0.253333, 0.391860", \
           "0.135794, 0.139643, 0.151066, 0.167039, 0.185383, 0.264879, 0.403733", \
           "0.146106, 0.150023, 0.161488, 0.177484, 0.195944, 0.275564, 0.414542", \
           "0.158329, 0.162328, 0.173772, 0.189699, 0.208176, 0.286595, 0.426792" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023934, 0.029434, 0.049055, 0.081632, 0.122593, 0.294448, 0.601148", \
           "0.023961, 0.029596, 0.048790, 0.081983, 0.122934, 0.298870, 0.603520", \
           "0.024073, 0.029478, 0.048604, 0.081649, 0.122139, 0.299258, 0.619789", \
           "0.024059, 0.029586, 0.048724, 0.082031, 0.123269, 0.296581, 0.599668", \
           "0.024005, 0.029532, 0.049157, 0.082602, 0.121729, 0.300528, 0.602111", \
           "0.024003, 0.029198, 0.049650, 0.082174, 0.123131, 0.298815, 0.595536", \
           "0.024154, 0.029517, 0.048883, 0.083631, 0.122541, 0.296769, 0.601432" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023934, 0.029434, 0.049055, 0.081632, 0.122593, 0.294448, 0.601148", \
           "0.023961, 0.029596, 0.048790, 0.081983, 0.122934, 0.298870, 0.603520", \
           "0.024073, 0.029478, 0.048604, 0.081649, 0.122139, 0.299258, 0.619789", \
           "0.024059, 0.029586, 0.048724, 0.082031, 0.123269, 0.296581, 0.599668", \
           "0.024005, 0.029532, 0.049157, 0.082602, 0.121729, 0.300528, 0.602111", \
           "0.024003, 0.029198, 0.049650, 0.082174, 0.123131, 0.298815, 0.595536", \
           "0.024154, 0.029517, 0.048883, 0.083631, 0.122541, 0.296769, 0.601432" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136398, 0.141658, 0.156474, 0.176855, 0.199839, 0.296962, 0.465392", \
           "0.137389, 0.142557, 0.157354, 0.177791, 0.200745, 0.297746, 0.466719", \
           "0.141002, 0.146123, 0.161029, 0.181384, 0.204478, 0.300901, 0.468728", \
           "0.148176, 0.153552, 0.168239, 0.188511, 0.211688, 0.308615, 0.476554", \
           "0.160062, 0.165246, 0.180110, 0.200462, 0.223590, 0.319672, 0.487344", \
           "0.170322, 0.175597, 0.190346, 0.210548, 0.233678, 0.329874, 0.498053", \
           "0.182583, 0.187894, 0.202600, 0.222774, 0.245605, 0.341107, 0.509238" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115938, 0.120409, 0.133002, 0.150327, 0.169863, 0.252417, 0.395583", \
           "0.116781, 0.121174, 0.133751, 0.151123, 0.170633, 0.253084, 0.396711", \
           "0.119852, 0.124204, 0.136875, 0.154176, 0.173806, 0.255766, 0.398419", \
           "0.125950, 0.130519, 0.143003, 0.160234, 0.179935, 0.262323, 0.405071", \
           "0.136053, 0.140459, 0.153093, 0.170393, 0.190051, 0.271721, 0.414242", \
           "0.144774, 0.149257, 0.161794, 0.178966, 0.198626, 0.280393, 0.423345", \
           "0.155196, 0.159710, 0.172210, 0.189358, 0.208764, 0.289941, 0.432853" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025917, 0.031609, 0.050643, 0.080488, 0.120018, 0.294125, 0.600315", \
           "0.026197, 0.033593, 0.051465, 0.080557, 0.121219, 0.290458, 0.592428", \
           "0.025991, 0.031523, 0.050409, 0.081025, 0.119564, 0.291289, 0.589964", \
           "0.026033, 0.031840, 0.050950, 0.082904, 0.119412, 0.293930, 0.593003", \
           "0.027630, 0.033658, 0.051865, 0.082169, 0.121061, 0.291140, 0.590769", \
           "0.026093, 0.032723, 0.052096, 0.084402, 0.125348, 0.293268, 0.593298", \
           "0.025561, 0.031480, 0.050672, 0.081478, 0.119861, 0.291955, 0.594831" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025917, 0.031609, 0.050643, 0.080488, 0.120018, 0.294125, 0.600315", \
           "0.026197, 0.033593, 0.051465, 0.080557, 0.121219, 0.290458, 0.592428", \
           "0.025991, 0.031523, 0.050409, 0.081025, 0.119564, 0.291289, 0.589964", \
           "0.026033, 0.031840, 0.050950, 0.082904, 0.119412, 0.293930, 0.593003", \
           "0.027630, 0.033658, 0.051865, 0.082169, 0.121061, 0.291140, 0.590769", \
           "0.026093, 0.032723, 0.052096, 0.084402, 0.125348, 0.293268, 0.593298", \
           "0.025561, 0.031480, 0.050672, 0.081478, 0.119861, 0.291955, 0.594831" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.094049, 0.098668, 0.112076, 0.130836, 0.152305, 0.245846, 0.408494", \
           "0.095445, 0.099906, 0.113371, 0.131965, 0.153483, 0.247152, 0.410929", \
           "0.100729, 0.105412, 0.118916, 0.137682, 0.159254, 0.252738, 0.415582", \
           "0.109068, 0.113684, 0.127250, 0.145892, 0.167467, 0.260969, 0.423941", \
           "0.119549, 0.124077, 0.137515, 0.156308, 0.177889, 0.271414, 0.434771", \
           "0.128042, 0.132649, 0.146138, 0.164956, 0.186674, 0.280345, 0.443848", \
           "0.136887, 0.141592, 0.155055, 0.173794, 0.195530, 0.287788, 0.452726" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079942, 0.083868, 0.095264, 0.111211, 0.129459, 0.208969, 0.347220", \
           "0.081128, 0.084920, 0.096366, 0.112170, 0.130460, 0.210079, 0.349289", \
           "0.085620, 0.089600, 0.101079, 0.117030, 0.135366, 0.214827, 0.353245", \
           "0.092708, 0.096631, 0.108162, 0.124008, 0.142347, 0.221824, 0.360350", \
           "0.101616, 0.105465, 0.116888, 0.132861, 0.151205, 0.230702, 0.369556", \
           "0.108835, 0.112752, 0.124217, 0.140213, 0.158673, 0.238293, 0.377271", \
           "0.116354, 0.120354, 0.131797, 0.147725, 0.166201, 0.244620, 0.384817" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025509, 0.029859, 0.049134, 0.081708, 0.122781, 0.294693, 0.612694", \
           "0.024348, 0.030086, 0.049072, 0.081693, 0.122745, 0.298629, 0.612620", \
           "0.024834, 0.030162, 0.048991, 0.081294, 0.121581, 0.298181, 0.605402", \
           "0.024456, 0.030146, 0.048988, 0.081892, 0.121621, 0.297573, 0.604633", \
           "0.025249, 0.030811, 0.049730, 0.081701, 0.123629, 0.300913, 0.609049", \
           "0.024478, 0.030104, 0.049600, 0.082918, 0.124169, 0.297271, 0.606222", \
           "0.025873, 0.029940, 0.049512, 0.081505, 0.122028, 0.296272, 0.612012" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.025509, 0.029859, 0.049134, 0.081708, 0.122781, 0.294693, 0.612694", \
           "0.024348, 0.030086, 0.049072, 0.081693, 0.122745, 0.298629, 0.612620", \
           "0.024834, 0.030162, 0.048991, 0.081294, 0.121581, 0.298181, 0.605402", \
           "0.024456, 0.030146, 0.048988, 0.081892, 0.121621, 0.297573, 0.604633", \
           "0.025249, 0.030811, 0.049730, 0.081701, 0.123629, 0.300913, 0.609049", \
           "0.024478, 0.030104, 0.049600, 0.082918, 0.124169, 0.297271, 0.606222", \
           "0.025873, 0.029940, 0.049512, 0.081505, 0.122028, 0.296272, 0.612012" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.101393, 0.106653, 0.121469, 0.141850, 0.164834, 0.261957, 0.430387", \
           "0.102835, 0.108003, 0.122799, 0.143237, 0.166191, 0.263192, 0.432165", \
           "0.108039, 0.113160, 0.128066, 0.148421, 0.171515, 0.267938, 0.435765", \
           "0.117332, 0.122707, 0.137395, 0.157666, 0.180843, 0.277770, 0.445710", \
           "0.131755, 0.136938, 0.151802, 0.172155, 0.195282, 0.291364, 0.459036", \
           "0.144442, 0.149718, 0.164467, 0.184669, 0.207798, 0.303995, 0.472173", \
           "0.158927, 0.164237, 0.178943, 0.199118, 0.221949, 0.317451, 0.485582" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.086184, 0.090655, 0.103249, 0.120573, 0.140109, 0.222664, 0.365829", \
           "0.087409, 0.091803, 0.104379, 0.121751, 0.141262, 0.223713, 0.367340", \
           "0.091833, 0.096186, 0.108856, 0.126158, 0.145788, 0.227748, 0.370400", \
           "0.099732, 0.104301, 0.116785, 0.134016, 0.153717, 0.236105, 0.378853", \
           "0.111991, 0.116397, 0.129032, 0.146331, 0.165990, 0.247660, 0.390181", \
           "0.122776, 0.127260, 0.139797, 0.156968, 0.176628, 0.258396, 0.401347", \
           "0.135088, 0.139602, 0.152102, 0.169250, 0.188656, 0.269833, 0.412745" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026257, 0.032329, 0.051367, 0.081563, 0.120355, 0.291403, 0.597271", \
           "0.026042, 0.032496, 0.050925, 0.082034, 0.120444, 0.293784, 0.597239", \
           "0.026094, 0.031828, 0.051039, 0.081859, 0.120769, 0.295825, 0.591977", \
           "0.026223, 0.031844, 0.050430, 0.081911, 0.120384, 0.293220, 0.590902", \
           "0.026342, 0.031353, 0.051350, 0.082766, 0.121906, 0.292910, 0.594422", \
           "0.026210, 0.032134, 0.052363, 0.083934, 0.123292, 0.295421, 0.594549", \
           "0.026415, 0.032411, 0.051060, 0.080903, 0.120265, 0.291129, 0.592229" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026257, 0.032329, 0.051367, 0.081563, 0.120355, 0.291403, 0.597271", \
           "0.026042, 0.032496, 0.050925, 0.082034, 0.120444, 0.293784, 0.597239", \
           "0.026094, 0.031828, 0.051039, 0.081859, 0.120769, 0.295825, 0.591977", \
           "0.026223, 0.031844, 0.050430, 0.081911, 0.120384, 0.293220, 0.590902", \
           "0.026342, 0.031353, 0.051350, 0.082766, 0.121906, 0.292910, 0.594422", \
           "0.026210, 0.032134, 0.052363, 0.083934, 0.123292, 0.295421, 0.594549", \
           "0.026415, 0.032411, 0.051060, 0.080903, 0.120265, 0.291129, 0.592229" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841", \
           "0.528963, 0.528995, 0.529104, 0.529276, 0.529479, 0.530340, 0.531841" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393", \
           "0.271515, 0.271546, 0.271656, 0.271828, 0.272031, 0.272891, 0.274393" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368", \
           "0.105793, 0.105799, 0.105821, 0.105855, 0.105896, 0.106068, 0.106368" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879", \
           "0.054303, 0.054309, 0.054331, 0.054366, 0.054406, 0.054578, 0.054879" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.294290, 0.298909, 0.312317, 0.331077, 0.352546, 0.446087, 0.608735", \
             "0.295472, 0.299933, 0.313399, 0.331992, 0.353510, 0.447179, 0.610956", \
             "0.300386, 0.305068, 0.318573, 0.337338, 0.358910, 0.452395, 0.615238", \
             "0.309578, 0.314194, 0.327760, 0.346402, 0.367977, 0.461479, 0.624451", \
             "0.322649, 0.327177, 0.340616, 0.359408, 0.380989, 0.474515, 0.637872", \
             "0.334529, 0.339136, 0.352625, 0.371443, 0.393161, 0.486832, 0.650335", \
             "0.348315, 0.353020, 0.366483, 0.385222, 0.406958, 0.499216, 0.664154" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.250147, 0.254073, 0.265469, 0.281416, 0.299664, 0.379174, 0.517425", \
             "0.251151, 0.254943, 0.266389, 0.282193, 0.300483, 0.380102, 0.519312", \
             "0.255328, 0.259308, 0.270787, 0.286738, 0.305073, 0.384535, 0.522953", \
             "0.263141, 0.267065, 0.278596, 0.294442, 0.312781, 0.392257, 0.530783", \
             "0.274252, 0.278101, 0.289524, 0.305497, 0.323841, 0.403337, 0.542191", \
             "0.284350, 0.288266, 0.299731, 0.315727, 0.334187, 0.413807, 0.552785", \
             "0.296068, 0.300067, 0.311511, 0.327438, 0.345915, 0.424334, 0.564531" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023989, 0.029688, 0.048643, 0.080965, 0.121367, 0.297847, 0.608260", \
             "0.023895, 0.029678, 0.048846, 0.081496, 0.122519, 0.296111, 0.608416", \
             "0.024297, 0.029656, 0.048678, 0.081920, 0.121931, 0.294586, 0.604229", \
             "0.024024, 0.029462, 0.049097, 0.080963, 0.122443, 0.297591, 0.599694", \
             "0.023856, 0.029475, 0.049069, 0.081837, 0.122746, 0.295844, 0.602606", \
             "0.023874, 0.029360, 0.048849, 0.081114, 0.121692, 0.299861, 0.608331", \
             "0.023859, 0.029600, 0.048794, 0.081414, 0.122578, 0.295382, 0.607575" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.258872, 0.264132, 0.278948, 0.299329, 0.322313, 0.419436, 0.587866", \
             "0.260327, 0.265495, 0.280292, 0.300729, 0.323683, 0.420684, 0.589657", \
             "0.265631, 0.270752, 0.285658, 0.306012, 0.329107, 0.425530, 0.593357", \
             "0.274025, 0.279400, 0.294087, 0.314359, 0.337536, 0.434463, 0.602402", \
             "0.284305, 0.289488, 0.304352, 0.324705, 0.347832, 0.443914, 0.611586", \
             "0.292904, 0.298179, 0.312928, 0.333130, 0.356259, 0.452456, 0.620635", \
             "0.302551, 0.307862, 0.322568, 0.342742, 0.365573, 0.461075, 0.629207" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220041, 0.224512, 0.237105, 0.254430, 0.273966, 0.356520, 0.499686", \
             "0.221278, 0.225671, 0.238248, 0.255620, 0.275131, 0.357582, 0.501209", \
             "0.225786, 0.230139, 0.242809, 0.260111, 0.279741, 0.361701, 0.504353", \
             "0.232921, 0.237490, 0.249974, 0.267205, 0.286906, 0.369294, 0.512042", \
             "0.241659, 0.246065, 0.258699, 0.275999, 0.295657, 0.377327, 0.519848", \
             "0.248968, 0.253452, 0.265989, 0.283160, 0.302821, 0.384588, 0.527540", \
             "0.257169, 0.261683, 0.274183, 0.291331, 0.310737, 0.391914, 0.534826" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.025998, 0.031433, 0.050581, 0.081188, 0.118643, 0.289896, 0.598318", \
             "0.026459, 0.031497, 0.050200, 0.081926, 0.121197, 0.291472, 0.585977", \
             "0.026224, 0.031835, 0.050871, 0.082936, 0.120306, 0.294234, 0.592780", \
             "0.025879, 0.031799, 0.050417, 0.080753, 0.119410, 0.297667, 0.600108", \
             "0.026051, 0.031636, 0.051004, 0.080932, 0.120026, 0.290336, 0.598141", \
             "0.026153, 0.031625, 0.050676, 0.081474, 0.121277, 0.289968, 0.603073", \
             "0.025949, 0.031389, 0.050711, 0.081287, 0.119424, 0.289522, 0.592045" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.220926, 0.225545, 0.238953, 0.257713, 0.279182, 0.372722, 0.535371", \
             "0.222331, 0.226792, 0.240258, 0.258851, 0.280369, 0.374038, 0.537815", \
             "0.227436, 0.232118, 0.245623, 0.264388, 0.285960, 0.379445, 0.542288", \
             "0.235771, 0.240387, 0.253953, 0.272595, 0.294170, 0.387672, 0.550644", \
             "0.246186, 0.250714, 0.264153, 0.282945, 0.304526, 0.398051, 0.561409", \
             "0.254909, 0.259516, 0.273004, 0.291823, 0.313541, 0.407212, 0.570715", \
             "0.264289, 0.268995, 0.282458, 0.301196, 0.322933, 0.415191, 0.580129" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.187787, 0.191713, 0.203110, 0.219056, 0.237304, 0.316814, 0.455065", \
             "0.188982, 0.192773, 0.204219, 0.220023, 0.238314, 0.317932, 0.457142", \
             "0.193320, 0.197300, 0.208779, 0.224730, 0.243066, 0.322528, 0.460945", \
             "0.200405, 0.204329, 0.215860, 0.231706, 0.250045, 0.329521, 0.468048", \
             "0.209258, 0.213107, 0.224530, 0.240503, 0.258847, 0.338344, 0.477198", \
             "0.216672, 0.220589, 0.232054, 0.248050, 0.266509, 0.346130, 0.485108", \
             "0.224646, 0.228646, 0.240089, 0.256017, 0.274493, 0.352912, 0.493110" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023943, 0.029455, 0.049029, 0.081483, 0.121376, 0.299834, 0.608769", \
             "0.023972, 0.029483, 0.049034, 0.081723, 0.123500, 0.300234, 0.606257", \
             "0.023974, 0.029443, 0.048659, 0.080979, 0.120983, 0.299795, 0.606238", \
             "0.023983, 0.029483, 0.048666, 0.081424, 0.123083, 0.298516, 0.609381", \
             "0.023959, 0.029432, 0.049040, 0.082018, 0.123940, 0.299905, 0.601955", \
             "0.023819, 0.029578, 0.048796, 0.081729, 0.121773, 0.300228, 0.608154", \
             "0.024682, 0.029499, 0.048531, 0.081617, 0.121763, 0.299794, 0.606194" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.241333, 0.246594, 0.261409, 0.281791, 0.304774, 0.401898, 0.570328", \
             "0.242693, 0.247861, 0.262658, 0.283095, 0.306049, 0.403050, 0.572023", \
             "0.247687, 0.252807, 0.267714, 0.288068, 0.311163, 0.407586, 0.575413", \
             "0.256838, 0.262213, 0.276900, 0.297172, 0.320349, 0.417276, 0.585215", \
             "0.269723, 0.274906, 0.289771, 0.310123, 0.333250, 0.429333, 0.597004", \
             "0.281502, 0.286777, 0.301526, 0.321728, 0.344858, 0.441054, 0.609233", \
             "0.295421, 0.300731, 0.315437, 0.335612, 0.358443, 0.453945, 0.622076" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.205133, 0.209605, 0.222198, 0.239522, 0.259058, 0.341613, 0.484779", \
             "0.206289, 0.210682, 0.223259, 0.240631, 0.260142, 0.342593, 0.486220", \
             "0.210534, 0.214886, 0.227557, 0.244858, 0.264488, 0.346448, 0.489101", \
             "0.218312, 0.222881, 0.235365, 0.252596, 0.272297, 0.354685, 0.497433", \
             "0.229265, 0.233670, 0.246305, 0.263604, 0.283263, 0.364933, 0.507454", \
             "0.239277, 0.243760, 0.256297, 0.273469, 0.293129, 0.374896, 0.517848", \
             "0.251108, 0.255622, 0.268122, 0.285270, 0.304676, 0.385853, 0.528764" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.027214, 0.032687, 0.051325, 0.082061, 0.125421, 0.294173, 0.592366", \
             "0.026098, 0.031613, 0.051186, 0.080874, 0.119472, 0.299003, 0.594078", \
             "0.026007, 0.031374, 0.050725, 0.083864, 0.120413, 0.297219, 0.598615", \
             "0.026400, 0.031382, 0.050645, 0.081316, 0.125272, 0.290552, 0.599148", \
             "0.026515, 0.031386, 0.051413, 0.081983, 0.121058, 0.291587, 0.587837", \
             "0.026191, 0.031501, 0.050381, 0.082114, 0.120632, 0.290970, 0.599066", \
             "0.026233, 0.032220, 0.050331, 0.084415, 0.120876, 0.293978, 0.593456" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.606369, 0.610082, 0.620433, 0.636509, 0.670853, 0.739551, 0.877742", \
           "0.606974, 0.611211, 0.621219, 0.637334, 0.672503, 0.741508, 0.879492", \
           "0.611906, 0.615897, 0.625853, 0.641936, 0.676257, 0.746518, 0.883526", \
           "0.620346, 0.624633, 0.634491, 0.650822, 0.685001, 0.753929, 0.891687", \
           "0.631021, 0.635821, 0.646322, 0.662018, 0.695242, 0.763816, 0.900776", \
           "0.640322, 0.645660, 0.656949, 0.672861, 0.705883, 0.773160, 0.910719", \
           "0.650598, 0.656689, 0.669212, 0.685634, 0.719066, 0.786184, 0.920518" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.627836, 0.631953, 0.641847, 0.658037, 0.691567, 0.758724, 0.893042", \
           "0.629349, 0.632935, 0.643014, 0.659112, 0.692700, 0.760017, 0.896394", \
           "0.633745, 0.637980, 0.647796, 0.664206, 0.697401, 0.764930, 0.899823", \
           "0.642239, 0.646743, 0.656998, 0.672990, 0.707111, 0.774692, 0.909396", \
           "0.652569, 0.657931, 0.668032, 0.685974, 0.717296, 0.783016, 0.918079", \
           "0.661830, 0.667023, 0.679441, 0.695390, 0.728197, 0.793561, 0.928514", \
           "0.672371, 0.677676, 0.689827, 0.707264, 0.740772, 0.807406, 0.937483" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654576, 0.658289, 0.668639, 0.684715, 0.719060, 0.787757, 0.925948", \
           "0.655181, 0.659417, 0.669426, 0.685540, 0.720709, 0.789714, 0.927698", \
           "0.660112, 0.664103, 0.674059, 0.690142, 0.724463, 0.794725, 0.931732", \
           "0.668552, 0.672839, 0.682698, 0.699028, 0.733207, 0.802136, 0.939893", \
           "0.679227, 0.684027, 0.694528, 0.710224, 0.743448, 0.812022, 0.948982", \
           "0.688528, 0.693866, 0.705155, 0.721068, 0.754089, 0.821366, 0.958925", \
           "0.698804, 0.704895, 0.717418, 0.733841, 0.767272, 0.834391, 0.968724" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.676043, 0.680159, 0.690053, 0.706243, 0.739773, 0.806930, 0.941248", \
           "0.677555, 0.681141, 0.691221, 0.707319, 0.740906, 0.808223, 0.944600", \
           "0.681952, 0.686186, 0.696003, 0.712412, 0.745608, 0.813137, 0.948029", \
           "0.690445, 0.694949, 0.705204, 0.721196, 0.755318, 0.822898, 0.957602", \
           "0.700775, 0.706137, 0.716238, 0.734180, 0.765502, 0.831223, 0.966285", \
           "0.710036, 0.715229, 0.727647, 0.743597, 0.776403, 0.841767, 0.976720", \
           "0.720577, 0.725882, 0.738033, 0.755470, 0.788979, 0.855612, 0.985690" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.688402, 0.692115, 0.702465, 0.718541, 0.752886, 0.821583, 0.959774", \
           "0.689007, 0.693243, 0.703252, 0.719366, 0.754535, 0.823540, 0.961524", \
           "0.693938, 0.697929, 0.707885, 0.723968, 0.758289, 0.828551, 0.965558", \
           "0.702378, 0.706665, 0.716524, 0.732854, 0.767033, 0.835962, 0.973719", \
           "0.713053, 0.717853, 0.728354, 0.744050, 0.777274, 0.845848, 0.982809", \
           "0.722354, 0.727692, 0.738981, 0.754894, 0.787915, 0.855192, 0.992751", \
           "0.732630, 0.738721, 0.751244, 0.767667, 0.801098, 0.868217, 1.002550" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.709869, 0.713985, 0.723880, 0.740069, 0.773599, 0.840756, 0.975075", \
           "0.711381, 0.714967, 0.725047, 0.741145, 0.774732, 0.842049, 0.978427", \
           "0.715778, 0.720012, 0.729829, 0.746238, 0.779434, 0.846963, 0.981855", \
           "0.724271, 0.728775, 0.739030, 0.755022, 0.789144, 0.856724, 0.991428", \
           "0.734601, 0.739963, 0.750064, 0.768006, 0.799328, 0.865049, 1.000111", \
           "0.743862, 0.749055, 0.761473, 0.777423, 0.810230, 0.875594, 1.010546", \
           "0.754403, 0.759708, 0.771859, 0.789296, 0.822805, 0.889438, 1.019516" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.755802, 0.759515, 0.769866, 0.785942, 0.820286, 0.888984, 1.027175", \
           "0.756407, 0.760643, 0.770652, 0.786766, 0.821936, 0.890941, 1.028925", \
           "0.761339, 0.765329, 0.775286, 0.791369, 0.825690, 0.895951, 1.032959", \
           "0.769779, 0.774066, 0.783924, 0.800254, 0.834434, 0.903362, 1.041119", \
           "0.780454, 0.785254, 0.795755, 0.811451, 0.844675, 0.913249, 1.050209", \
           "0.789755, 0.795093, 0.806382, 0.822294, 0.855316, 0.922593, 1.060152", \
           "0.800030, 0.806122, 0.818645, 0.835067, 0.868499, 0.935617, 1.069950" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.777269, 0.781386, 0.791280, 0.807470, 0.840999, 0.908157, 1.042475", \
           "0.778782, 0.782368, 0.792447, 0.808545, 0.842133, 0.909450, 1.045827", \
           "0.783178, 0.787412, 0.797229, 0.813639, 0.846834, 0.914363, 1.049256", \
           "0.791672, 0.796176, 0.806430, 0.822423, 0.856544, 0.924125, 1.058829", \
           "0.802001, 0.807364, 0.817464, 0.835407, 0.866729, 0.932449, 1.067512", \
           "0.811263, 0.816456, 0.828874, 0.844823, 0.877630, 0.942994, 1.077947", \
           "0.821804, 0.827109, 0.839260, 0.856697, 0.890205, 0.956839, 1.086916" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.830003, 0.833716, 0.844067, 0.860143, 0.894487, 0.963185, 1.101376", \
           "0.830608, 0.834845, 0.844853, 0.860967, 0.896137, 0.965142, 1.103126", \
           "0.835540, 0.839530, 0.849487, 0.865570, 0.899891, 0.970152, 1.107160", \
           "0.843980, 0.848267, 0.858125, 0.874455, 0.908635, 0.977563, 1.115321", \
           "0.854655, 0.859455, 0.869956, 0.885652, 0.918876, 0.987450, 1.124410", \
           "0.863956, 0.869294, 0.880583, 0.896495, 0.929517, 0.996794, 1.134353", \
           "0.874232, 0.880323, 0.892846, 0.909268, 0.942700, 1.009818, 1.144151" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.851470, 0.855587, 0.865481, 0.881671, 0.915200, 0.982358, 1.116676", \
           "0.852983, 0.856569, 0.866648, 0.882746, 0.916334, 0.983651, 1.120028", \
           "0.857379, 0.861614, 0.871430, 0.887840, 0.921035, 0.988564, 1.123457", \
           "0.865873, 0.870377, 0.880631, 0.896624, 0.930745, 0.998326, 1.133030", \
           "0.876202, 0.881565, 0.891665, 0.909608, 0.940930, 1.006650, 1.141713", \
           "0.885464, 0.890657, 0.903075, 0.919024, 0.951831, 1.017195, 1.152148", \
           "0.896005, 0.901310, 0.913461, 0.930898, 0.964406, 1.031040, 1.161117" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.879787, 0.883500, 0.893851, 0.909927, 0.944271, 1.012969, 1.151160", \
           "0.880392, 0.884628, 0.894637, 0.910751, 0.945921, 1.014925, 1.152910", \
           "0.885324, 0.889314, 0.899271, 0.915354, 0.949675, 1.019936, 1.156943", \
           "0.893764, 0.898051, 0.907909, 0.924239, 0.958419, 1.027347, 1.165104", \
           "0.904439, 0.909238, 0.919740, 0.935435, 0.968660, 1.037234, 1.174194", \
           "0.913740, 0.919078, 0.930366, 0.946279, 0.979300, 1.046578, 1.184137", \
           "0.924015, 0.930107, 0.942630, 0.959052, 0.992483, 1.059602, 1.193935" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.901254, 0.905371, 0.915265, 0.931455, 0.964984, 1.032142, 1.166460", \
           "0.902767, 0.906353, 0.916432, 0.932530, 0.966118, 1.033435, 1.169812", \
           "0.907163, 0.911397, 0.921214, 0.937624, 0.970819, 1.038348, 1.173241", \
           "0.915657, 0.920161, 0.930415, 0.946407, 0.980529, 1.048110, 1.182814", \
           "0.925986, 0.931349, 0.941449, 0.959392, 0.990714, 1.056434, 1.191497", \
           "0.935248, 0.940441, 0.952859, 0.968808, 1.001615, 1.066979, 1.201932", \
           "0.945788, 0.951093, 0.963245, 0.980682, 1.014190, 1.080824, 1.210901" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.943365, 0.947078, 0.957428, 0.973505, 1.007849, 1.076546, 1.214738", \
           "0.943970, 0.948206, 0.958215, 0.974329, 1.009499, 1.078503, 1.216487", \
           "0.948902, 0.952892, 0.962849, 0.978932, 1.013253, 1.083514, 1.220521", \
           "0.957341, 0.961629, 0.971487, 0.987817, 1.021996, 1.090925, 1.228682", \
           "0.968016, 0.972816, 0.983318, 0.999013, 1.032237, 1.100811, 1.237772", \
           "0.977317, 0.982656, 0.993944, 1.009857, 1.042878, 1.110155, 1.247714", \
           "0.987593, 0.993685, 1.006208, 1.022630, 1.056061, 1.123180, 1.257513" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.964832, 0.968949, 0.978843, 0.995033, 1.028562, 1.095719, 1.230038", \
           "0.966345, 0.969931, 0.980010, 0.996108, 1.029695, 1.097012, 1.233390", \
           "0.970741, 0.974975, 0.984792, 1.001201, 1.034397, 1.101926, 1.236819", \
           "0.979235, 0.983739, 0.993993, 1.009985, 1.044107, 1.111687, 1.246392", \
           "0.989564, 0.994927, 1.005027, 1.022969, 1.054292, 1.120012, 1.255075", \
           "0.998825, 1.004019, 1.016437, 1.032386, 1.065193, 1.130557, 1.265509", \
           "1.009366, 1.014671, 1.026823, 1.044260, 1.077768, 1.144402, 1.274479" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.988724, 0.992437, 1.002787, 1.018863, 1.053208, 1.121905, 1.260096", \
           "0.989329, 0.993565, 1.003574, 1.019688, 1.054858, 1.123862, 1.261846", \
           "0.994260, 0.998251, 1.008207, 1.024290, 1.058612, 1.128873, 1.265880", \
           "1.002700, 1.006987, 1.016846, 1.033176, 1.067355, 1.136284, 1.274041", \
           "1.013375, 1.018175, 1.028676, 1.044372, 1.077596, 1.146170, 1.283131", \
           "1.022676, 1.028014, 1.039303, 1.055216, 1.088237, 1.155514, 1.293073", \
           "1.032952, 1.039043, 1.051566, 1.067989, 1.101420, 1.168539, 1.302872" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.010191, 1.014307, 1.024202, 1.040391, 1.073921, 1.141078, 1.275397", \
           "1.011703, 1.015289, 1.025369, 1.041467, 1.075054, 1.142371, 1.278749", \
           "1.016100, 1.020334, 1.030151, 1.046560, 1.079756, 1.147285, 1.282177", \
           "1.024593, 1.029097, 1.039352, 1.055344, 1.089466, 1.157046, 1.291750", \
           "1.034923, 1.040285, 1.050386, 1.068328, 1.099650, 1.165371, 1.300433", \
           "1.044184, 1.049377, 1.061795, 1.077745, 1.110552, 1.175916, 1.310868", \
           "1.054725, 1.060030, 1.072181, 1.089619, 1.123127, 1.189760, 1.319838" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.274840, 0.278553, 0.288903, 0.304979, 0.339324, 0.408021, 0.546212", \
           "0.275445, 0.279681, 0.289689, 0.305804, 0.340973, 0.409978, 0.547962", \
           "0.280376, 0.284367, 0.294323, 0.310406, 0.344727, 0.414989, 0.551996", \
           "0.288816, 0.293103, 0.302962, 0.319292, 0.353471, 0.422400, 0.560157", \
           "0.299491, 0.304291, 0.314792, 0.330488, 0.363712, 0.432286, 0.569246", \
           "0.308792, 0.314130, 0.325419, 0.341332, 0.374353, 0.441630, 0.579189", \
           "0.319068, 0.325159, 0.337682, 0.354105, 0.387536, 0.454655, 0.588988" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.198464, 0.202177, 0.212528, 0.228604, 0.262948, 0.331645, 0.469837", \
           "0.199069, 0.203305, 0.213314, 0.229428, 0.264598, 0.333602, 0.471586", \
           "0.204001, 0.207991, 0.217948, 0.234031, 0.268352, 0.338613, 0.475620", \
           "0.212440, 0.216728, 0.226586, 0.242916, 0.277095, 0.346024, 0.483781", \
           "0.223116, 0.227915, 0.238417, 0.254112, 0.287336, 0.355910, 0.492871", \
           "0.232416, 0.237755, 0.249043, 0.264956, 0.297977, 0.365254, 0.502813", \
           "0.242692, 0.248784, 0.261307, 0.277729, 0.311160, 0.378279, 0.512612" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.313932, 0.318049, 0.327943, 0.344133, 0.377662, 0.444819, 0.579138", \
           "0.315445, 0.319031, 0.329110, 0.345208, 0.378795, 0.446113, 0.582490", \
           "0.319841, 0.324075, 0.333892, 0.350301, 0.383497, 0.451026, 0.585919", \
           "0.328335, 0.332839, 0.343093, 0.359085, 0.393207, 0.460787, 0.595492", \
           "0.338664, 0.344027, 0.354127, 0.372070, 0.403392, 0.469112, 0.604175", \
           "0.347925, 0.353119, 0.365537, 0.381486, 0.414293, 0.479657, 0.614609", \
           "0.358466, 0.363771, 0.375923, 0.393360, 0.426868, 0.493502, 0.623579" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.221440, 0.225557, 0.235451, 0.251640, 0.285170, 0.352327, 0.486646", \
           "0.222953, 0.226539, 0.236618, 0.252716, 0.286303, 0.353620, 0.489998", \
           "0.227349, 0.231583, 0.241400, 0.257809, 0.291005, 0.358534, 0.493427", \
           "0.235843, 0.240346, 0.250601, 0.266593, 0.300715, 0.368295, 0.502999", \
           "0.246172, 0.251535, 0.261635, 0.279577, 0.310900, 0.376620, 0.511683", \
           "0.255433, 0.260626, 0.273045, 0.288994, 0.321801, 0.387165, 0.522117", \
           "0.265974, 0.271279, 0.283431, 0.300868, 0.334376, 0.401010, 0.531087" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.072516, 0.072853, 0.073736, 0.075166, 0.078110, 0.083999, 0.095776");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.020739, 0.021076, 0.021959, 0.023389, 0.026333, 0.032222, 0.043999");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.072516, 0.072853, 0.073736, 0.075166, 0.078110, 0.083999, 0.095776");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.020739, 0.021076, 0.021959, 0.023389, 0.026333, 0.032222, 0.043999");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.606369, 0.610082, 0.620433, 0.636509, 0.670853, 0.739551, 0.877742", \
           "0.606974, 0.611211, 0.621219, 0.637334, 0.672503, 0.741508, 0.879492", \
           "0.611906, 0.615897, 0.625853, 0.641936, 0.676257, 0.746518, 0.883526", \
           "0.620346, 0.624633, 0.634491, 0.650822, 0.685001, 0.753929, 0.891687", \
           "0.631021, 0.635821, 0.646322, 0.662018, 0.695242, 0.763816, 0.900776", \
           "0.640322, 0.645660, 0.656949, 0.672861, 0.705883, 0.773160, 0.910719", \
           "0.650598, 0.656689, 0.669212, 0.685634, 0.719066, 0.786184, 0.920518" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.627836, 0.631953, 0.641847, 0.658037, 0.691567, 0.758724, 0.893042", \
           "0.629349, 0.632935, 0.643014, 0.659112, 0.692700, 0.760017, 0.896394", \
           "0.633745, 0.637980, 0.647796, 0.664206, 0.697401, 0.764930, 0.899823", \
           "0.642239, 0.646743, 0.656998, 0.672990, 0.707111, 0.774692, 0.909396", \
           "0.652569, 0.657931, 0.668032, 0.685974, 0.717296, 0.783016, 0.918079", \
           "0.661830, 0.667023, 0.679441, 0.695390, 0.728197, 0.793561, 0.928514", \
           "0.672371, 0.677676, 0.689827, 0.707264, 0.740772, 0.807406, 0.937483" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654576, 0.658289, 0.668639, 0.684715, 0.719060, 0.787757, 0.925948", \
           "0.655181, 0.659417, 0.669426, 0.685540, 0.720709, 0.789714, 0.927698", \
           "0.660112, 0.664103, 0.674059, 0.690142, 0.724463, 0.794725, 0.931732", \
           "0.668552, 0.672839, 0.682698, 0.699028, 0.733207, 0.802136, 0.939893", \
           "0.679227, 0.684027, 0.694528, 0.710224, 0.743448, 0.812022, 0.948982", \
           "0.688528, 0.693866, 0.705155, 0.721068, 0.754089, 0.821366, 0.958925", \
           "0.698804, 0.704895, 0.717418, 0.733841, 0.767272, 0.834391, 0.968724" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.676043, 0.680159, 0.690053, 0.706243, 0.739773, 0.806930, 0.941248", \
           "0.677555, 0.681141, 0.691221, 0.707319, 0.740906, 0.808223, 0.944600", \
           "0.681952, 0.686186, 0.696003, 0.712412, 0.745608, 0.813137, 0.948029", \
           "0.690445, 0.694949, 0.705204, 0.721196, 0.755318, 0.822898, 0.957602", \
           "0.700775, 0.706137, 0.716238, 0.734180, 0.765502, 0.831223, 0.966285", \
           "0.710036, 0.715229, 0.727647, 0.743597, 0.776403, 0.841767, 0.976720", \
           "0.720577, 0.725882, 0.738033, 0.755470, 0.788979, 0.855612, 0.985690" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.688402, 0.692115, 0.702465, 0.718541, 0.752886, 0.821583, 0.959774", \
           "0.689007, 0.693243, 0.703252, 0.719366, 0.754535, 0.823540, 0.961524", \
           "0.693938, 0.697929, 0.707885, 0.723968, 0.758289, 0.828551, 0.965558", \
           "0.702378, 0.706665, 0.716524, 0.732854, 0.767033, 0.835962, 0.973719", \
           "0.713053, 0.717853, 0.728354, 0.744050, 0.777274, 0.845848, 0.982809", \
           "0.722354, 0.727692, 0.738981, 0.754894, 0.787915, 0.855192, 0.992751", \
           "0.732630, 0.738721, 0.751244, 0.767667, 0.801098, 0.868217, 1.002550" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.709869, 0.713985, 0.723880, 0.740069, 0.773599, 0.840756, 0.975075", \
           "0.711381, 0.714967, 0.725047, 0.741145, 0.774732, 0.842049, 0.978427", \
           "0.715778, 0.720012, 0.729829, 0.746238, 0.779434, 0.846963, 0.981855", \
           "0.724271, 0.728775, 0.739030, 0.755022, 0.789144, 0.856724, 0.991428", \
           "0.734601, 0.739963, 0.750064, 0.768006, 0.799328, 0.865049, 1.000111", \
           "0.743862, 0.749055, 0.761473, 0.777423, 0.810230, 0.875594, 1.010546", \
           "0.754403, 0.759708, 0.771859, 0.789296, 0.822805, 0.889438, 1.019516" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.755802, 0.759515, 0.769866, 0.785942, 0.820286, 0.888984, 1.027175", \
           "0.756407, 0.760643, 0.770652, 0.786766, 0.821936, 0.890941, 1.028925", \
           "0.761339, 0.765329, 0.775286, 0.791369, 0.825690, 0.895951, 1.032959", \
           "0.769779, 0.774066, 0.783924, 0.800254, 0.834434, 0.903362, 1.041119", \
           "0.780454, 0.785254, 0.795755, 0.811451, 0.844675, 0.913249, 1.050209", \
           "0.789755, 0.795093, 0.806382, 0.822294, 0.855316, 0.922593, 1.060152", \
           "0.800030, 0.806122, 0.818645, 0.835067, 0.868499, 0.935617, 1.069950" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.777269, 0.781386, 0.791280, 0.807470, 0.840999, 0.908157, 1.042475", \
           "0.778782, 0.782368, 0.792447, 0.808545, 0.842133, 0.909450, 1.045827", \
           "0.783178, 0.787412, 0.797229, 0.813639, 0.846834, 0.914363, 1.049256", \
           "0.791672, 0.796176, 0.806430, 0.822423, 0.856544, 0.924125, 1.058829", \
           "0.802001, 0.807364, 0.817464, 0.835407, 0.866729, 0.932449, 1.067512", \
           "0.811263, 0.816456, 0.828874, 0.844823, 0.877630, 0.942994, 1.077947", \
           "0.821804, 0.827109, 0.839260, 0.856697, 0.890205, 0.956839, 1.086916" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.830003, 0.833716, 0.844067, 0.860143, 0.894487, 0.963185, 1.101376", \
           "0.830608, 0.834845, 0.844853, 0.860967, 0.896137, 0.965142, 1.103126", \
           "0.835540, 0.839530, 0.849487, 0.865570, 0.899891, 0.970152, 1.107160", \
           "0.843980, 0.848267, 0.858125, 0.874455, 0.908635, 0.977563, 1.115321", \
           "0.854655, 0.859455, 0.869956, 0.885652, 0.918876, 0.987450, 1.124410", \
           "0.863956, 0.869294, 0.880583, 0.896495, 0.929517, 0.996794, 1.134353", \
           "0.874232, 0.880323, 0.892846, 0.909268, 0.942700, 1.009818, 1.144151" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.851470, 0.855587, 0.865481, 0.881671, 0.915200, 0.982358, 1.116676", \
           "0.852983, 0.856569, 0.866648, 0.882746, 0.916334, 0.983651, 1.120028", \
           "0.857379, 0.861614, 0.871430, 0.887840, 0.921035, 0.988564, 1.123457", \
           "0.865873, 0.870377, 0.880631, 0.896624, 0.930745, 0.998326, 1.133030", \
           "0.876202, 0.881565, 0.891665, 0.909608, 0.940930, 1.006650, 1.141713", \
           "0.885464, 0.890657, 0.903075, 0.919024, 0.951831, 1.017195, 1.152148", \
           "0.896005, 0.901310, 0.913461, 0.930898, 0.964406, 1.031040, 1.161117" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.879787, 0.883500, 0.893851, 0.909927, 0.944271, 1.012969, 1.151160", \
           "0.880392, 0.884628, 0.894637, 0.910751, 0.945921, 1.014925, 1.152910", \
           "0.885324, 0.889314, 0.899271, 0.915354, 0.949675, 1.019936, 1.156943", \
           "0.893764, 0.898051, 0.907909, 0.924239, 0.958419, 1.027347, 1.165104", \
           "0.904439, 0.909238, 0.919740, 0.935435, 0.968660, 1.037234, 1.174194", \
           "0.913740, 0.919078, 0.930366, 0.946279, 0.979300, 1.046578, 1.184137", \
           "0.924015, 0.930107, 0.942630, 0.959052, 0.992483, 1.059602, 1.193935" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.901254, 0.905371, 0.915265, 0.931455, 0.964984, 1.032142, 1.166460", \
           "0.902767, 0.906353, 0.916432, 0.932530, 0.966118, 1.033435, 1.169812", \
           "0.907163, 0.911397, 0.921214, 0.937624, 0.970819, 1.038348, 1.173241", \
           "0.915657, 0.920161, 0.930415, 0.946407, 0.980529, 1.048110, 1.182814", \
           "0.925986, 0.931349, 0.941449, 0.959392, 0.990714, 1.056434, 1.191497", \
           "0.935248, 0.940441, 0.952859, 0.968808, 1.001615, 1.066979, 1.201932", \
           "0.945788, 0.951093, 0.963245, 0.980682, 1.014190, 1.080824, 1.210901" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.943365, 0.947078, 0.957428, 0.973505, 1.007849, 1.076546, 1.214738", \
           "0.943970, 0.948206, 0.958215, 0.974329, 1.009499, 1.078503, 1.216487", \
           "0.948902, 0.952892, 0.962849, 0.978932, 1.013253, 1.083514, 1.220521", \
           "0.957341, 0.961629, 0.971487, 0.987817, 1.021996, 1.090925, 1.228682", \
           "0.968016, 0.972816, 0.983318, 0.999013, 1.032237, 1.100811, 1.237772", \
           "0.977317, 0.982656, 0.993944, 1.009857, 1.042878, 1.110155, 1.247714", \
           "0.987593, 0.993685, 1.006208, 1.022630, 1.056061, 1.123180, 1.257513" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.964832, 0.968949, 0.978843, 0.995033, 1.028562, 1.095719, 1.230038", \
           "0.966345, 0.969931, 0.980010, 0.996108, 1.029695, 1.097012, 1.233390", \
           "0.970741, 0.974975, 0.984792, 1.001201, 1.034397, 1.101926, 1.236819", \
           "0.979235, 0.983739, 0.993993, 1.009985, 1.044107, 1.111687, 1.246392", \
           "0.989564, 0.994927, 1.005027, 1.022969, 1.054292, 1.120012, 1.255075", \
           "0.998825, 1.004019, 1.016437, 1.032386, 1.065193, 1.130557, 1.265509", \
           "1.009366, 1.014671, 1.026823, 1.044260, 1.077768, 1.144402, 1.274479" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.988724, 0.992437, 1.002787, 1.018863, 1.053208, 1.121905, 1.260096", \
           "0.989329, 0.993565, 1.003574, 1.019688, 1.054858, 1.123862, 1.261846", \
           "0.994260, 0.998251, 1.008207, 1.024290, 1.058612, 1.128873, 1.265880", \
           "1.002700, 1.006987, 1.016846, 1.033176, 1.067355, 1.136284, 1.274041", \
           "1.013375, 1.018175, 1.028676, 1.044372, 1.077596, 1.146170, 1.283131", \
           "1.022676, 1.028014, 1.039303, 1.055216, 1.088237, 1.155514, 1.293073", \
           "1.032952, 1.039043, 1.051566, 1.067989, 1.101420, 1.168539, 1.302872" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473559, 0.477272, 0.487622, 0.503698, 0.538043, 0.606740, 0.744931", \
           "0.474164, 0.478400, 0.488408, 0.504523, 0.539692, 0.608697, 0.746681", \
           "0.479095, 0.483086, 0.493042, 0.509125, 0.543446, 0.613708, 0.750715", \
           "0.487535, 0.491822, 0.501681, 0.518011, 0.552190, 0.621119, 0.758876", \
           "0.498210, 0.503010, 0.513511, 0.529207, 0.562431, 0.631005, 0.767965", \
           "0.507511, 0.512849, 0.524138, 0.540051, 0.573072, 0.640349, 0.777908", \
           "0.517787, 0.523878, 0.536401, 0.552824, 0.586255, 0.653374, 0.787707" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.010191, 1.014307, 1.024202, 1.040391, 1.073921, 1.141078, 1.275397", \
           "1.011703, 1.015289, 1.025369, 1.041467, 1.075054, 1.142371, 1.278749", \
           "1.016100, 1.020334, 1.030151, 1.046560, 1.079756, 1.147285, 1.282177", \
           "1.024593, 1.029097, 1.039352, 1.055344, 1.089466, 1.157046, 1.291750", \
           "1.034923, 1.040285, 1.050386, 1.068328, 1.099650, 1.165371, 1.300433", \
           "1.044184, 1.049377, 1.061795, 1.077745, 1.110552, 1.175916, 1.310868", \
           "1.054725, 1.060030, 1.072181, 1.089619, 1.123127, 1.189760, 1.319838" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.473367, 0.477484, 0.487378, 0.503568, 0.537098, 0.604255, 0.738573", \
           "0.474880, 0.478466, 0.488545, 0.504644, 0.538231, 0.605548, 0.741925", \
           "0.479277, 0.483511, 0.493328, 0.509737, 0.542933, 0.610462, 0.745354", \
           "0.487770, 0.492274, 0.502529, 0.518521, 0.552643, 0.620223, 0.754927", \
           "0.498100, 0.503462, 0.513563, 0.531505, 0.562827, 0.628548, 0.763610", \
           "0.507361, 0.512554, 0.524972, 0.540922, 0.573728, 0.639092, 0.774045", \
           "0.517902, 0.523207, 0.535358, 0.552795, 0.586303, 0.652937, 0.783014" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.274840, 0.278553, 0.288903, 0.304979, 0.339324, 0.408021, 0.546212", \
           "0.275445, 0.279681, 0.289689, 0.305804, 0.340973, 0.409978, 0.547962", \
           "0.280376, 0.284367, 0.294323, 0.310406, 0.344727, 0.414989, 0.551996", \
           "0.288816, 0.293103, 0.302962, 0.319292, 0.353471, 0.422400, 0.560157", \
           "0.299491, 0.304291, 0.314792, 0.330488, 0.363712, 0.432286, 0.569246", \
           "0.308792, 0.314130, 0.325419, 0.341332, 0.374353, 0.441630, 0.579189", \
           "0.319068, 0.325159, 0.337682, 0.354105, 0.387536, 0.454655, 0.588988" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.198464, 0.202177, 0.212528, 0.228604, 0.262948, 0.331645, 0.469837", \
           "0.199069, 0.203305, 0.213314, 0.229428, 0.264598, 0.333602, 0.471586", \
           "0.204001, 0.207991, 0.217948, 0.234031, 0.268352, 0.338613, 0.475620", \
           "0.212440, 0.216728, 0.226586, 0.242916, 0.277095, 0.346024, 0.483781", \
           "0.223116, 0.227915, 0.238417, 0.254112, 0.287336, 0.355910, 0.492871", \
           "0.232416, 0.237755, 0.249043, 0.264956, 0.297977, 0.365254, 0.502813", \
           "0.242692, 0.248784, 0.261307, 0.277729, 0.311160, 0.378279, 0.512612" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566", \
           "0.022354, 0.028038, 0.044310, 0.074145, 0.136997, 0.264327, 0.527566" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.313932, 0.318049, 0.327943, 0.344133, 0.377662, 0.444819, 0.579138", \
           "0.315445, 0.319031, 0.329110, 0.345208, 0.378795, 0.446113, 0.582490", \
           "0.319841, 0.324075, 0.333892, 0.350301, 0.383497, 0.451026, 0.585919", \
           "0.328335, 0.332839, 0.343093, 0.359085, 0.393207, 0.460787, 0.595492", \
           "0.338664, 0.344027, 0.354127, 0.372070, 0.403392, 0.469112, 0.604175", \
           "0.347925, 0.353119, 0.365537, 0.381486, 0.414293, 0.479657, 0.614609", \
           "0.358466, 0.363771, 0.375923, 0.393360, 0.426868, 0.493502, 0.623579" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.221440, 0.225557, 0.235451, 0.251640, 0.285170, 0.352327, 0.486646", \
           "0.222953, 0.226539, 0.236618, 0.252716, 0.286303, 0.353620, 0.489998", \
           "0.227349, 0.231583, 0.241400, 0.257809, 0.291005, 0.358534, 0.493427", \
           "0.235843, 0.240346, 0.250601, 0.266593, 0.300715, 0.368295, 0.502999", \
           "0.246172, 0.251535, 0.261635, 0.279577, 0.310900, 0.376620, 0.511683", \
           "0.255433, 0.260626, 0.273045, 0.288994, 0.321801, 0.387165, 0.522117", \
           "0.265974, 0.271279, 0.283431, 0.300868, 0.334376, 0.401010, 0.531087" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383", \
           "0.020913, 0.027445, 0.040771, 0.069813, 0.126527, 0.243304, 0.477383" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.072516, 0.072853, 0.073736, 0.075166, 0.078110, 0.083999, 0.095776");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.020739, 0.021076, 0.021959, 0.023389, 0.026333, 0.032222, 0.043999");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.072516, 0.072853, 0.073736, 0.075166, 0.078110, 0.083999, 0.095776");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.020739, 0.021076, 0.021959, 0.023389, 0.026333, 0.032222, 0.043999");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.662514, 0.664880, 0.672221, 0.682892, 0.695330, 0.748334, 0.842967", \
           "0.663753, 0.666149, 0.673491, 0.684152, 0.696613, 0.749268, 0.844218", \
           "0.668332, 0.670709, 0.677990, 0.688641, 0.701063, 0.754036, 0.848449", \
           "0.676540, 0.679058, 0.686391, 0.697252, 0.709633, 0.762499, 0.856361", \
           "0.687186, 0.690076, 0.698332, 0.709483, 0.721779, 0.774502, 0.868973", \
           "0.696843, 0.700245, 0.709429, 0.720925, 0.733319, 0.786015, 0.881323", \
           "0.706466, 0.710920, 0.720803, 0.733764, 0.746668, 0.799167, 0.891504" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.675240, 0.678369, 0.686141, 0.697168, 0.709818, 0.762638, 0.855118", \
           "0.676141, 0.678714, 0.686493, 0.697507, 0.710107, 0.762944, 0.855546", \
           "0.681079, 0.683615, 0.691371, 0.702377, 0.714985, 0.767844, 0.860296", \
           "0.689278, 0.691924, 0.699953, 0.711081, 0.723685, 0.776503, 0.869109", \
           "0.700558, 0.702761, 0.711346, 0.722936, 0.735691, 0.790163, 0.880489", \
           "0.708671, 0.712053, 0.721384, 0.733552, 0.746732, 0.800685, 0.892551", \
           "0.718949, 0.722391, 0.732601, 0.745835, 0.759483, 0.812428, 0.904218" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.710720, 0.713086, 0.720427, 0.731099, 0.743536, 0.796540, 0.891173", \
           "0.711959, 0.714355, 0.721698, 0.732358, 0.744819, 0.797475, 0.892425", \
           "0.716538, 0.718915, 0.726196, 0.736847, 0.749269, 0.802243, 0.896655", \
           "0.724747, 0.727264, 0.734597, 0.745459, 0.757839, 0.810705, 0.904567", \
           "0.735392, 0.738282, 0.746538, 0.757689, 0.769985, 0.822708, 0.917179", \
           "0.745049, 0.748452, 0.757635, 0.769132, 0.781526, 0.834221, 0.929530", \
           "0.754672, 0.759126, 0.769010, 0.781970, 0.794874, 0.847373, 0.939711" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.723447, 0.726575, 0.734347, 0.745374, 0.758024, 0.810844, 0.903324", \
           "0.724347, 0.726920, 0.734700, 0.745713, 0.758313, 0.811151, 0.903752", \
           "0.729285, 0.731822, 0.739578, 0.750584, 0.763192, 0.816050, 0.908502", \
           "0.737484, 0.740130, 0.748160, 0.759287, 0.771891, 0.824709, 0.917315", \
           "0.748764, 0.750968, 0.759552, 0.771143, 0.783898, 0.838369, 0.928695", \
           "0.756878, 0.760259, 0.769590, 0.781758, 0.794939, 0.848891, 0.940757", \
           "0.767155, 0.770598, 0.780807, 0.794041, 0.807690, 0.860634, 0.952425" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.744546, 0.746912, 0.754253, 0.764925, 0.777363, 0.830366, 0.924999", \
           "0.745785, 0.748181, 0.755524, 0.766184, 0.778645, 0.831301, 0.926251", \
           "0.750364, 0.752741, 0.760022, 0.770673, 0.783095, 0.836069, 0.930481", \
           "0.758573, 0.761090, 0.768423, 0.779285, 0.791665, 0.844531, 0.938393", \
           "0.769218, 0.772108, 0.780364, 0.791515, 0.803812, 0.856534, 0.951005", \
           "0.778875, 0.782278, 0.791461, 0.802958, 0.815352, 0.868047, 0.963356", \
           "0.788498, 0.792952, 0.802836, 0.815796, 0.828700, 0.881199, 0.973537" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.757273, 0.760401, 0.768173, 0.779200, 0.791850, 0.844670, 0.937150", \
           "0.758174, 0.760746, 0.768526, 0.779539, 0.792140, 0.844977, 0.937578", \
           "0.763111, 0.765648, 0.773404, 0.784410, 0.797018, 0.849876, 0.942328", \
           "0.771311, 0.773956, 0.781986, 0.793113, 0.805718, 0.858535, 0.951141", \
           "0.782590, 0.784794, 0.793378, 0.804969, 0.817724, 0.872196, 0.962521", \
           "0.790704, 0.794085, 0.803416, 0.815584, 0.828765, 0.882717, 0.974583", \
           "0.800981, 0.804424, 0.814633, 0.827867, 0.841516, 0.894460, 0.986251" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.811947, 0.814313, 0.821654, 0.832325, 0.844763, 0.897767, 0.992400", \
           "0.813185, 0.815581, 0.822924, 0.833584, 0.846046, 0.898701, 0.993651", \
           "0.817765, 0.820142, 0.827423, 0.838074, 0.850496, 0.903469, 0.997882", \
           "0.825973, 0.828491, 0.835823, 0.846685, 0.859066, 0.911932, 1.005794", \
           "0.836619, 0.839508, 0.847764, 0.858916, 0.871212, 0.923935, 1.018406", \
           "0.846276, 0.849678, 0.858862, 0.870358, 0.882752, 0.935448, 1.030756", \
           "0.855899, 0.860353, 0.870236, 0.883196, 0.896101, 0.948600, 1.040937" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.824673, 0.827802, 0.835573, 0.846601, 0.859251, 0.912071, 1.004551", \
           "0.825574, 0.828147, 0.835926, 0.846939, 0.859540, 0.912377, 1.004979", \
           "0.830512, 0.833048, 0.840804, 0.851810, 0.864418, 0.917276, 1.009729", \
           "0.838711, 0.841356, 0.849386, 0.860513, 0.873118, 0.925935, 1.018542", \
           "0.849991, 0.852194, 0.860779, 0.872369, 0.885124, 0.939596, 1.029922", \
           "0.858104, 0.861485, 0.870817, 0.882985, 0.896165, 0.950118, 1.041984", \
           "0.868382, 0.871824, 0.882034, 0.895268, 0.908916, 0.961861, 1.053651" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.886148, 0.888514, 0.895855, 0.906526, 0.918964, 0.971968, 1.066601", \
           "0.887387, 0.889783, 0.897125, 0.907785, 0.920247, 0.972902, 1.067852", \
           "0.891966, 0.894343, 0.901624, 0.912275, 0.924697, 0.977670, 1.072083", \
           "0.900174, 0.902692, 0.910025, 0.920886, 0.933267, 0.986133, 1.079995", \
           "0.910820, 0.913709, 0.921965, 0.933117, 0.945413, 0.998136, 1.092607", \
           "0.920477, 0.923879, 0.933063, 0.944559, 0.956953, 1.009649, 1.104957", \
           "0.930100, 0.934554, 0.944437, 0.957397, 0.970302, 1.022801, 1.115138" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.898874, 0.902003, 0.909774, 0.920802, 0.933452, 0.986272, 1.078752", \
           "0.899775, 0.902348, 0.910127, 0.921141, 0.933741, 0.986578, 1.079180", \
           "0.904713, 0.907249, 0.915005, 0.926011, 0.938619, 0.991477, 1.083930", \
           "0.912912, 0.915558, 0.923587, 0.934715, 0.947319, 1.000137, 1.092743", \
           "0.924192, 0.926395, 0.934980, 0.946570, 0.959325, 1.013797, 1.104123", \
           "0.932305, 0.935687, 0.945018, 0.957186, 0.970366, 1.024319, 1.116185", \
           "0.942583, 0.946025, 0.956235, 0.969469, 0.983117, 1.036062, 1.127852" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.935932, 0.938297, 0.945639, 0.956310, 0.968748, 1.021752, 1.116385", \
           "0.937170, 0.939566, 0.946909, 0.957569, 0.970030, 1.022686, 1.117636", \
           "0.941750, 0.944127, 0.951408, 0.962059, 0.974481, 1.027454, 1.121867", \
           "0.949958, 0.952476, 0.959808, 0.970670, 0.983051, 1.035917, 1.129779", \
           "0.960604, 0.963493, 0.971749, 0.982901, 0.995197, 1.047920, 1.142390", \
           "0.970261, 0.973663, 0.982847, 0.994343, 1.006737, 1.059433, 1.154741", \
           "0.979884, 0.984338, 0.994221, 1.007181, 1.020086, 1.072585, 1.164922" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.948658, 0.951787, 0.959558, 0.970586, 0.983235, 1.036056, 1.128536", \
           "0.949559, 0.952132, 0.959911, 0.970924, 0.983525, 1.036362, 1.128964", \
           "0.954497, 0.957033, 0.964789, 0.975795, 0.988403, 1.041261, 1.133714", \
           "0.962696, 0.965341, 0.973371, 0.984498, 0.997103, 1.049920, 1.142527", \
           "0.973976, 0.976179, 0.984764, 0.996354, 1.009109, 1.063581, 1.153907", \
           "0.982089, 0.985470, 0.994802, 1.006970, 1.020150, 1.074103, 1.165969", \
           "0.992367, 0.995809, 1.006019, 1.019253, 1.032901, 1.085846, 1.177636" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.999510, 1.001875, 1.009217, 1.019888, 1.032326, 1.085329, 1.179963", \
           "1.000748, 1.003144, 1.010487, 1.021147, 1.033608, 1.086264, 1.181214", \
           "1.005327, 1.007705, 1.014985, 1.025636, 1.038059, 1.091032, 1.185445", \
           "1.013536, 1.016054, 1.023386, 1.034248, 1.046628, 1.099495, 1.193357", \
           "1.024181, 1.027071, 1.035327, 1.046479, 1.058775, 1.111498, 1.205968", \
           "1.033838, 1.037241, 1.046424, 1.057921, 1.070315, 1.123010, 1.218319", \
           "1.043461, 1.047916, 1.057799, 1.070759, 1.083663, 1.136163, 1.228500" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012236, 1.015364, 1.023136, 1.034164, 1.046813, 1.099634, 1.192114", \
           "1.013137, 1.015709, 1.023489, 1.034502, 1.047103, 1.099940, 1.192542", \
           "1.018074, 1.020611, 1.028367, 1.039373, 1.051981, 1.104839, 1.197292", \
           "1.026274, 1.028919, 1.036949, 1.048076, 1.060681, 1.113498, 1.206104", \
           "1.037554, 1.039757, 1.048342, 1.059932, 1.072687, 1.127159, 1.217485", \
           "1.045667, 1.049048, 1.058380, 1.070547, 1.083728, 1.137680, 1.229547", \
           "1.055944, 1.059387, 1.069597, 1.082831, 1.096479, 1.149424, 1.241214" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.044868, 1.047234, 1.054575, 1.065247, 1.077685, 1.130688, 1.225321", \
           "1.046107, 1.048503, 1.055846, 1.066506, 1.078967, 1.131623, 1.226573", \
           "1.050686, 1.053063, 1.060344, 1.070995, 1.083418, 1.136391, 1.230803", \
           "1.058895, 1.061412, 1.068745, 1.079607, 1.091987, 1.144853, 1.238715", \
           "1.069540, 1.072430, 1.080686, 1.091837, 1.104134, 1.156857, 1.251327", \
           "1.079197, 1.082600, 1.091783, 1.103280, 1.115674, 1.168369, 1.263678", \
           "1.088820, 1.093274, 1.103158, 1.116118, 1.129022, 1.181521, 1.273859" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.057595, 1.060723, 1.068495, 1.079522, 1.092172, 1.144992, 1.237472", \
           "1.058496, 1.061068, 1.068848, 1.079861, 1.092462, 1.145299, 1.237900", \
           "1.063433, 1.065970, 1.073726, 1.084732, 1.097340, 1.150198, 1.242650", \
           "1.071633, 1.074278, 1.082308, 1.093435, 1.106040, 1.158857, 1.251463", \
           "1.082912, 1.085116, 1.093700, 1.105291, 1.118046, 1.172518, 1.262843", \
           "1.091026, 1.094407, 1.103738, 1.115906, 1.129087, 1.183039, 1.274905", \
           "1.101303, 1.104746, 1.114955, 1.128189, 1.141838, 1.194782, 1.286573" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.330984, 0.333350, 0.340691, 0.351363, 0.363800, 0.416804, 0.511437", \
           "0.332223, 0.334619, 0.341962, 0.352622, 0.365083, 0.417739, 0.512689", \
           "0.336802, 0.339179, 0.346460, 0.357111, 0.369533, 0.422507, 0.516919", \
           "0.345011, 0.347528, 0.354861, 0.365723, 0.378103, 0.430969, 0.524831", \
           "0.355656, 0.358546, 0.366802, 0.377953, 0.390249, 0.442972, 0.537443", \
           "0.365313, 0.368715, 0.377899, 0.389396, 0.401790, 0.454485, 0.549793", \
           "0.374936, 0.379390, 0.389273, 0.402234, 0.415138, 0.467637, 0.559975" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219782, 0.222148, 0.229489, 0.240161, 0.252598, 0.305602, 0.400235", \
           "0.221021, 0.223417, 0.230760, 0.241420, 0.253881, 0.306537, 0.401487", \
           "0.225600, 0.227977, 0.235258, 0.245909, 0.258331, 0.311305, 0.405717", \
           "0.233809, 0.236326, 0.243659, 0.254521, 0.266901, 0.319767, 0.413629", \
           "0.244454, 0.247344, 0.255600, 0.266751, 0.279047, 0.331770, 0.426241", \
           "0.254111, 0.257514, 0.266697, 0.278194, 0.290588, 0.343283, 0.438591", \
           "0.263734, 0.268188, 0.278072, 0.291032, 0.303936, 0.356435, 0.448773" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361336, 0.364464, 0.372236, 0.383264, 0.395913, 0.448734, 0.541214", \
           "0.362237, 0.364810, 0.372589, 0.383602, 0.396203, 0.449040, 0.541642", \
           "0.367174, 0.369711, 0.377467, 0.388473, 0.401081, 0.453939, 0.546392", \
           "0.375374, 0.378019, 0.386049, 0.397176, 0.409781, 0.462598, 0.555204", \
           "0.386654, 0.388857, 0.397442, 0.409032, 0.421787, 0.476259, 0.566585", \
           "0.394767, 0.398148, 0.407480, 0.419647, 0.432828, 0.486780, 0.578647", \
           "0.405045, 0.408487, 0.418697, 0.431931, 0.445579, 0.498524, 0.590314" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241655, 0.244783, 0.252555, 0.263582, 0.276232, 0.329052, 0.421532", \
           "0.242556, 0.245128, 0.252908, 0.263921, 0.276522, 0.329359, 0.421960", \
           "0.247493, 0.250030, 0.257786, 0.268792, 0.281400, 0.334258, 0.426710", \
           "0.255693, 0.258338, 0.266368, 0.277495, 0.290100, 0.342917, 0.435523", \
           "0.266972, 0.269176, 0.277760, 0.289351, 0.302106, 0.356578, 0.446903", \
           "0.275086, 0.278467, 0.287798, 0.299966, 0.313147, 0.367099, 0.458965", \
           "0.285363, 0.288806, 0.299015, 0.312249, 0.325898, 0.378842, 0.470633" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.036153, 0.036195, 0.036342, 0.036574, 0.036847, 0.038004, 0.040022");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.010265, 0.010307, 0.010454, 0.010685, 0.010959, 0.012115, 0.014134");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.036153, 0.036195, 0.036342, 0.036574, 0.036847, 0.038004, 0.040022");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.010265, 0.010307, 0.010454, 0.010685, 0.010959, 0.012115, 0.014134");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.662514, 0.664880, 0.672221, 0.682892, 0.695330, 0.748334, 0.842967", \
           "0.663753, 0.666149, 0.673491, 0.684152, 0.696613, 0.749268, 0.844218", \
           "0.668332, 0.670709, 0.677990, 0.688641, 0.701063, 0.754036, 0.848449", \
           "0.676540, 0.679058, 0.686391, 0.697252, 0.709633, 0.762499, 0.856361", \
           "0.687186, 0.690076, 0.698332, 0.709483, 0.721779, 0.774502, 0.868973", \
           "0.696843, 0.700245, 0.709429, 0.720925, 0.733319, 0.786015, 0.881323", \
           "0.706466, 0.710920, 0.720803, 0.733764, 0.746668, 0.799167, 0.891504" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.675240, 0.678369, 0.686141, 0.697168, 0.709818, 0.762638, 0.855118", \
           "0.676141, 0.678714, 0.686493, 0.697507, 0.710107, 0.762944, 0.855546", \
           "0.681079, 0.683615, 0.691371, 0.702377, 0.714985, 0.767844, 0.860296", \
           "0.689278, 0.691924, 0.699953, 0.711081, 0.723685, 0.776503, 0.869109", \
           "0.700558, 0.702761, 0.711346, 0.722936, 0.735691, 0.790163, 0.880489", \
           "0.708671, 0.712053, 0.721384, 0.733552, 0.746732, 0.800685, 0.892551", \
           "0.718949, 0.722391, 0.732601, 0.745835, 0.759483, 0.812428, 0.904218" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.710720, 0.713086, 0.720427, 0.731099, 0.743536, 0.796540, 0.891173", \
           "0.711959, 0.714355, 0.721698, 0.732358, 0.744819, 0.797475, 0.892425", \
           "0.716538, 0.718915, 0.726196, 0.736847, 0.749269, 0.802243, 0.896655", \
           "0.724747, 0.727264, 0.734597, 0.745459, 0.757839, 0.810705, 0.904567", \
           "0.735392, 0.738282, 0.746538, 0.757689, 0.769985, 0.822708, 0.917179", \
           "0.745049, 0.748452, 0.757635, 0.769132, 0.781526, 0.834221, 0.929530", \
           "0.754672, 0.759126, 0.769010, 0.781970, 0.794874, 0.847373, 0.939711" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.723447, 0.726575, 0.734347, 0.745374, 0.758024, 0.810844, 0.903324", \
           "0.724347, 0.726920, 0.734700, 0.745713, 0.758313, 0.811151, 0.903752", \
           "0.729285, 0.731822, 0.739578, 0.750584, 0.763192, 0.816050, 0.908502", \
           "0.737484, 0.740130, 0.748160, 0.759287, 0.771891, 0.824709, 0.917315", \
           "0.748764, 0.750968, 0.759552, 0.771143, 0.783898, 0.838369, 0.928695", \
           "0.756878, 0.760259, 0.769590, 0.781758, 0.794939, 0.848891, 0.940757", \
           "0.767155, 0.770598, 0.780807, 0.794041, 0.807690, 0.860634, 0.952425" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.744546, 0.746912, 0.754253, 0.764925, 0.777363, 0.830366, 0.924999", \
           "0.745785, 0.748181, 0.755524, 0.766184, 0.778645, 0.831301, 0.926251", \
           "0.750364, 0.752741, 0.760022, 0.770673, 0.783095, 0.836069, 0.930481", \
           "0.758573, 0.761090, 0.768423, 0.779285, 0.791665, 0.844531, 0.938393", \
           "0.769218, 0.772108, 0.780364, 0.791515, 0.803812, 0.856534, 0.951005", \
           "0.778875, 0.782278, 0.791461, 0.802958, 0.815352, 0.868047, 0.963356", \
           "0.788498, 0.792952, 0.802836, 0.815796, 0.828700, 0.881199, 0.973537" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.757273, 0.760401, 0.768173, 0.779200, 0.791850, 0.844670, 0.937150", \
           "0.758174, 0.760746, 0.768526, 0.779539, 0.792140, 0.844977, 0.937578", \
           "0.763111, 0.765648, 0.773404, 0.784410, 0.797018, 0.849876, 0.942328", \
           "0.771311, 0.773956, 0.781986, 0.793113, 0.805718, 0.858535, 0.951141", \
           "0.782590, 0.784794, 0.793378, 0.804969, 0.817724, 0.872196, 0.962521", \
           "0.790704, 0.794085, 0.803416, 0.815584, 0.828765, 0.882717, 0.974583", \
           "0.800981, 0.804424, 0.814633, 0.827867, 0.841516, 0.894460, 0.986251" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.811947, 0.814313, 0.821654, 0.832325, 0.844763, 0.897767, 0.992400", \
           "0.813185, 0.815581, 0.822924, 0.833584, 0.846046, 0.898701, 0.993651", \
           "0.817765, 0.820142, 0.827423, 0.838074, 0.850496, 0.903469, 0.997882", \
           "0.825973, 0.828491, 0.835823, 0.846685, 0.859066, 0.911932, 1.005794", \
           "0.836619, 0.839508, 0.847764, 0.858916, 0.871212, 0.923935, 1.018406", \
           "0.846276, 0.849678, 0.858862, 0.870358, 0.882752, 0.935448, 1.030756", \
           "0.855899, 0.860353, 0.870236, 0.883196, 0.896101, 0.948600, 1.040937" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.824673, 0.827802, 0.835573, 0.846601, 0.859251, 0.912071, 1.004551", \
           "0.825574, 0.828147, 0.835926, 0.846939, 0.859540, 0.912377, 1.004979", \
           "0.830512, 0.833048, 0.840804, 0.851810, 0.864418, 0.917276, 1.009729", \
           "0.838711, 0.841356, 0.849386, 0.860513, 0.873118, 0.925935, 1.018542", \
           "0.849991, 0.852194, 0.860779, 0.872369, 0.885124, 0.939596, 1.029922", \
           "0.858104, 0.861485, 0.870817, 0.882985, 0.896165, 0.950118, 1.041984", \
           "0.868382, 0.871824, 0.882034, 0.895268, 0.908916, 0.961861, 1.053651" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.886148, 0.888514, 0.895855, 0.906526, 0.918964, 0.971968, 1.066601", \
           "0.887387, 0.889783, 0.897125, 0.907785, 0.920247, 0.972902, 1.067852", \
           "0.891966, 0.894343, 0.901624, 0.912275, 0.924697, 0.977670, 1.072083", \
           "0.900174, 0.902692, 0.910025, 0.920886, 0.933267, 0.986133, 1.079995", \
           "0.910820, 0.913709, 0.921965, 0.933117, 0.945413, 0.998136, 1.092607", \
           "0.920477, 0.923879, 0.933063, 0.944559, 0.956953, 1.009649, 1.104957", \
           "0.930100, 0.934554, 0.944437, 0.957397, 0.970302, 1.022801, 1.115138" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.898874, 0.902003, 0.909774, 0.920802, 0.933452, 0.986272, 1.078752", \
           "0.899775, 0.902348, 0.910127, 0.921141, 0.933741, 0.986578, 1.079180", \
           "0.904713, 0.907249, 0.915005, 0.926011, 0.938619, 0.991477, 1.083930", \
           "0.912912, 0.915558, 0.923587, 0.934715, 0.947319, 1.000137, 1.092743", \
           "0.924192, 0.926395, 0.934980, 0.946570, 0.959325, 1.013797, 1.104123", \
           "0.932305, 0.935687, 0.945018, 0.957186, 0.970366, 1.024319, 1.116185", \
           "0.942583, 0.946025, 0.956235, 0.969469, 0.983117, 1.036062, 1.127852" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.935932, 0.938297, 0.945639, 0.956310, 0.968748, 1.021752, 1.116385", \
           "0.937170, 0.939566, 0.946909, 0.957569, 0.970030, 1.022686, 1.117636", \
           "0.941750, 0.944127, 0.951408, 0.962059, 0.974481, 1.027454, 1.121867", \
           "0.949958, 0.952476, 0.959808, 0.970670, 0.983051, 1.035917, 1.129779", \
           "0.960604, 0.963493, 0.971749, 0.982901, 0.995197, 1.047920, 1.142390", \
           "0.970261, 0.973663, 0.982847, 0.994343, 1.006737, 1.059433, 1.154741", \
           "0.979884, 0.984338, 0.994221, 1.007181, 1.020086, 1.072585, 1.164922" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.948658, 0.951787, 0.959558, 0.970586, 0.983235, 1.036056, 1.128536", \
           "0.949559, 0.952132, 0.959911, 0.970924, 0.983525, 1.036362, 1.128964", \
           "0.954497, 0.957033, 0.964789, 0.975795, 0.988403, 1.041261, 1.133714", \
           "0.962696, 0.965341, 0.973371, 0.984498, 0.997103, 1.049920, 1.142527", \
           "0.973976, 0.976179, 0.984764, 0.996354, 1.009109, 1.063581, 1.153907", \
           "0.982089, 0.985470, 0.994802, 1.006970, 1.020150, 1.074103, 1.165969", \
           "0.992367, 0.995809, 1.006019, 1.019253, 1.032901, 1.085846, 1.177636" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.999510, 1.001875, 1.009217, 1.019888, 1.032326, 1.085329, 1.179963", \
           "1.000748, 1.003144, 1.010487, 1.021147, 1.033608, 1.086264, 1.181214", \
           "1.005327, 1.007705, 1.014985, 1.025636, 1.038059, 1.091032, 1.185445", \
           "1.013536, 1.016054, 1.023386, 1.034248, 1.046628, 1.099495, 1.193357", \
           "1.024181, 1.027071, 1.035327, 1.046479, 1.058775, 1.111498, 1.205968", \
           "1.033838, 1.037241, 1.046424, 1.057921, 1.070315, 1.123010, 1.218319", \
           "1.043461, 1.047916, 1.057799, 1.070759, 1.083663, 1.136163, 1.228500" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012236, 1.015364, 1.023136, 1.034164, 1.046813, 1.099634, 1.192114", \
           "1.013137, 1.015709, 1.023489, 1.034502, 1.047103, 1.099940, 1.192542", \
           "1.018074, 1.020611, 1.028367, 1.039373, 1.051981, 1.104839, 1.197292", \
           "1.026274, 1.028919, 1.036949, 1.048076, 1.060681, 1.113498, 1.206104", \
           "1.037554, 1.039757, 1.048342, 1.059932, 1.072687, 1.127159, 1.217485", \
           "1.045667, 1.049048, 1.058380, 1.070547, 1.083728, 1.137680, 1.229547", \
           "1.055944, 1.059387, 1.069597, 1.082831, 1.096479, 1.149424, 1.241214" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.044868, 1.047234, 1.054575, 1.065247, 1.077685, 1.130688, 1.225321", \
           "1.046107, 1.048503, 1.055846, 1.066506, 1.078967, 1.131623, 1.226573", \
           "1.050686, 1.053063, 1.060344, 1.070995, 1.083418, 1.136391, 1.230803", \
           "1.058895, 1.061412, 1.068745, 1.079607, 1.091987, 1.144853, 1.238715", \
           "1.069540, 1.072430, 1.080686, 1.091837, 1.104134, 1.156857, 1.251327", \
           "1.079197, 1.082600, 1.091783, 1.103280, 1.115674, 1.168369, 1.263678", \
           "1.088820, 1.093274, 1.103158, 1.116118, 1.129022, 1.181521, 1.273859" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476705, 0.479071, 0.486412, 0.497083, 0.509521, 0.562525, 0.657158", \
           "0.477944, 0.480340, 0.487682, 0.498343, 0.510804, 0.563459, 0.658409", \
           "0.482523, 0.484900, 0.492181, 0.502832, 0.515254, 0.568227, 0.662640", \
           "0.490731, 0.493249, 0.500582, 0.511443, 0.523824, 0.576690, 0.670552", \
           "0.501377, 0.504267, 0.512523, 0.523674, 0.535970, 0.588693, 0.683164", \
           "0.511034, 0.514436, 0.523620, 0.535116, 0.547510, 0.600206, 0.695514", \
           "0.520657, 0.525111, 0.534994, 0.547955, 0.560859, 0.613358, 0.705695" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.057595, 1.060723, 1.068495, 1.079522, 1.092172, 1.144992, 1.237472", \
           "1.058496, 1.061068, 1.068848, 1.079861, 1.092462, 1.145299, 1.237900", \
           "1.063433, 1.065970, 1.073726, 1.084732, 1.097340, 1.150198, 1.242650", \
           "1.071633, 1.074278, 1.082308, 1.093435, 1.106040, 1.158857, 1.251463", \
           "1.082912, 1.085116, 1.093700, 1.105291, 1.118046, 1.172518, 1.262843", \
           "1.091026, 1.094407, 1.103738, 1.115906, 1.129087, 1.183039, 1.274905", \
           "1.101303, 1.104746, 1.114955, 1.128189, 1.141838, 1.194782, 1.286573" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.476774, 0.479902, 0.487674, 0.498701, 0.511351, 0.564171, 0.656651", \
           "0.477674, 0.480247, 0.488026, 0.499040, 0.511640, 0.564477, 0.657079", \
           "0.482612, 0.485148, 0.492904, 0.503910, 0.516518, 0.569377, 0.661829", \
           "0.490811, 0.493457, 0.501486, 0.512614, 0.525218, 0.578036, 0.670642", \
           "0.502091, 0.504294, 0.512879, 0.524469, 0.537224, 0.591696, 0.682022", \
           "0.510204, 0.513586, 0.522917, 0.535085, 0.548265, 0.602218, 0.694084", \
           "0.520482, 0.523924, 0.534134, 0.547368, 0.561016, 0.613961, 0.705751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.330984, 0.333350, 0.340691, 0.351363, 0.363800, 0.416804, 0.511437", \
           "0.332223, 0.334619, 0.341962, 0.352622, 0.365083, 0.417739, 0.512689", \
           "0.336802, 0.339179, 0.346460, 0.357111, 0.369533, 0.422507, 0.516919", \
           "0.345011, 0.347528, 0.354861, 0.365723, 0.378103, 0.430969, 0.524831", \
           "0.355656, 0.358546, 0.366802, 0.377953, 0.390249, 0.442972, 0.537443", \
           "0.365313, 0.368715, 0.377899, 0.389396, 0.401790, 0.454485, 0.549793", \
           "0.374936, 0.379390, 0.389273, 0.402234, 0.415138, 0.467637, 0.559975" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219782, 0.222148, 0.229489, 0.240161, 0.252598, 0.305602, 0.400235", \
           "0.221021, 0.223417, 0.230760, 0.241420, 0.253881, 0.306537, 0.401487", \
           "0.225600, 0.227977, 0.235258, 0.245909, 0.258331, 0.311305, 0.405717", \
           "0.233809, 0.236326, 0.243659, 0.254521, 0.266901, 0.319767, 0.413629", \
           "0.244454, 0.247344, 0.255600, 0.266751, 0.279047, 0.331770, 0.426241", \
           "0.254111, 0.257514, 0.266697, 0.278194, 0.290588, 0.343283, 0.438591", \
           "0.263734, 0.268188, 0.278072, 0.291032, 0.303936, 0.356435, 0.448773" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202", \
           "0.021192, 0.023781, 0.033513, 0.051722, 0.075745, 0.177483, 0.354202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361336, 0.364464, 0.372236, 0.383264, 0.395913, 0.448734, 0.541214", \
           "0.362237, 0.364810, 0.372589, 0.383602, 0.396203, 0.449040, 0.541642", \
           "0.367174, 0.369711, 0.377467, 0.388473, 0.401081, 0.453939, 0.546392", \
           "0.375374, 0.378019, 0.386049, 0.397176, 0.409781, 0.462598, 0.555204", \
           "0.386654, 0.388857, 0.397442, 0.409032, 0.421787, 0.476259, 0.566585", \
           "0.394767, 0.398148, 0.407480, 0.419647, 0.432828, 0.486780, 0.578647", \
           "0.405045, 0.408487, 0.418697, 0.431931, 0.445579, 0.498524, 0.590314" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.241655, 0.244783, 0.252555, 0.263582, 0.276232, 0.329052, 0.421532", \
           "0.242556, 0.245128, 0.252908, 0.263921, 0.276522, 0.329359, 0.421960", \
           "0.247493, 0.250030, 0.257786, 0.268792, 0.281400, 0.334258, 0.426710", \
           "0.255693, 0.258338, 0.266368, 0.277495, 0.290100, 0.342917, 0.435523", \
           "0.266972, 0.269176, 0.277760, 0.289351, 0.302106, 0.356578, 0.446903", \
           "0.275086, 0.278467, 0.287798, 0.299966, 0.313147, 0.367099, 0.458965", \
           "0.285363, 0.288806, 0.299015, 0.312249, 0.325898, 0.378842, 0.470633" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650", \
           "0.021868, 0.024377, 0.033731, 0.050367, 0.071812, 0.167687, 0.336650" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.036153, 0.036195, 0.036342, 0.036574, 0.036847, 0.038004, 0.040022");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.010265, 0.010307, 0.010454, 0.010685, 0.010959, 0.012115, 0.014134");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.036153, 0.036195, 0.036342, 0.036574, 0.036847, 0.038004, 0.040022");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.010265, 0.010307, 0.010454, 0.010685, 0.010959, 0.012115, 0.014134");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014266;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.164;
      min_pulse_width_low : 0.139;
      /*min_period : 0.935;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.510543, 0.511796, 0.516369, 0.524489, 0.534849, 0.543757, 0.553656", \
            "0.509285, 0.510538, 0.515111, 0.523231, 0.533592, 0.542499, 0.552398", \
            "0.504721, 0.505974, 0.510547, 0.518667, 0.529028, 0.537935, 0.547834", \
            "0.496594, 0.497848, 0.502421, 0.510540, 0.520901, 0.529809, 0.539708", \
            "0.486238, 0.487491, 0.492064, 0.500184, 0.510545, 0.519452, 0.529351", \
            "0.477326, 0.478580, 0.483153, 0.491272, 0.501633, 0.510541, 0.520440", \
            "0.467434, 0.468687, 0.473260, 0.481380, 0.491740, 0.500648, 0.510547" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.558749, 0.560002, 0.564575, 0.572695, 0.583056, 0.591963, 0.601862", \
            "0.557491, 0.558745, 0.563318, 0.571437, 0.581798, 0.590706, 0.600605", \
            "0.552927, 0.554180, 0.558753, 0.566873, 0.577234, 0.586142, 0.596041", \
            "0.544801, 0.546054, 0.550627, 0.558747, 0.569107, 0.578015, 0.587914", \
            "0.534444, 0.535698, 0.540270, 0.548390, 0.558751, 0.567659, 0.577558", \
            "0.525532, 0.526786, 0.531359, 0.539479, 0.549839, 0.558747, 0.568646", \
            "0.515640, 0.516893, 0.521466, 0.529586, 0.539947, 0.548854, 0.558753" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.592575, 0.593828, 0.598401, 0.606521, 0.616882, 0.625789, 0.635688", \
            "0.591317, 0.592571, 0.597144, 0.605263, 0.615624, 0.624532, 0.634431", \
            "0.586753, 0.588007, 0.592579, 0.600699, 0.611060, 0.619968, 0.629867", \
            "0.578627, 0.579880, 0.584453, 0.592573, 0.602934, 0.611841, 0.621740", \
            "0.568270, 0.569524, 0.574096, 0.582216, 0.592577, 0.601485, 0.611384", \
            "0.559359, 0.560612, 0.565185, 0.573305, 0.583665, 0.592573, 0.602472", \
            "0.549466, 0.550719, 0.555292, 0.563412, 0.573773, 0.582680, 0.592580" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.659975, 0.661229, 0.665802, 0.673921, 0.684282, 0.693190, 0.703089", \
            "0.658718, 0.659971, 0.664544, 0.672664, 0.683025, 0.691932, 0.701831", \
            "0.654154, 0.655407, 0.659980, 0.668100, 0.678460, 0.687368, 0.697267", \
            "0.646027, 0.647281, 0.651854, 0.659973, 0.670334, 0.679242, 0.689141", \
            "0.635671, 0.636924, 0.641497, 0.649617, 0.659978, 0.668885, 0.678784", \
            "0.626759, 0.628013, 0.632585, 0.640705, 0.651066, 0.659974, 0.669873", \
            "0.616866, 0.618120, 0.622693, 0.630812, 0.641173, 0.650081, 0.659980" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.734176, 0.735430, 0.740003, 0.748123, 0.758483, 0.767391, 0.777290", \
            "0.732919, 0.734172, 0.738745, 0.746865, 0.757226, 0.766133, 0.776032", \
            "0.728355, 0.729608, 0.734181, 0.742301, 0.752662, 0.761569, 0.771468", \
            "0.720228, 0.721482, 0.726055, 0.734174, 0.744535, 0.753443, 0.763342", \
            "0.709872, 0.711125, 0.715698, 0.723818, 0.734179, 0.743086, 0.752985", \
            "0.700960, 0.702214, 0.706786, 0.714906, 0.725267, 0.734175, 0.744074", \
            "0.691067, 0.692321, 0.696894, 0.705014, 0.715374, 0.724282, 0.734181" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.783960, 0.785214, 0.789787, 0.797906, 0.808267, 0.817175, 0.827074", \
            "0.782703, 0.783956, 0.788529, 0.796649, 0.807010, 0.815917, 0.825816", \
            "0.778138, 0.779392, 0.783965, 0.792085, 0.802445, 0.811353, 0.821252", \
            "0.770012, 0.771266, 0.775838, 0.783958, 0.794319, 0.803227, 0.813126", \
            "0.759656, 0.760909, 0.765482, 0.773602, 0.783962, 0.792870, 0.802769", \
            "0.750744, 0.751997, 0.756570, 0.764690, 0.775051, 0.783959, 0.793858", \
            "0.740851, 0.742105, 0.746678, 0.754797, 0.765158, 0.774066, 0.783965" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.847538, 0.848792, 0.853364, 0.861484, 0.871845, 0.880753, 0.890652", \
            "0.846280, 0.847534, 0.852107, 0.860227, 0.870587, 0.879495, 0.889394", \
            "0.841716, 0.842970, 0.847543, 0.855662, 0.866023, 0.874931, 0.884830", \
            "0.833590, 0.834843, 0.839416, 0.847536, 0.857897, 0.866804, 0.876703", \
            "0.823233, 0.824487, 0.829060, 0.837179, 0.847540, 0.856448, 0.866347", \
            "0.814322, 0.815575, 0.820148, 0.828268, 0.838629, 0.847536, 0.857435", \
            "0.804429, 0.805683, 0.810256, 0.818375, 0.828736, 0.837644, 0.847543" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892897, 0.894150, 0.898723, 0.906843, 0.917204, 0.926111, 0.936011", \
            "0.891639, 0.892893, 0.897466, 0.905585, 0.915946, 0.924854, 0.934753", \
            "0.887075, 0.888329, 0.892901, 0.901021, 0.911382, 0.920290, 0.930189", \
            "0.878949, 0.880202, 0.884775, 0.892895, 0.903256, 0.912163, 0.922062", \
            "0.868592, 0.869846, 0.874418, 0.882538, 0.892899, 0.901807, 0.911706", \
            "0.859681, 0.860934, 0.865507, 0.873627, 0.883987, 0.892895, 0.902794", \
            "0.849788, 0.851041, 0.855614, 0.863734, 0.874095, 0.883002, 0.892902" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.510543, 0.511796, 0.516369, 0.524489, 0.534849, 0.543757, 0.553656", \
            "0.509285, 0.510538, 0.515111, 0.523231, 0.533592, 0.542499, 0.552398", \
            "0.504721, 0.505974, 0.510547, 0.518667, 0.529028, 0.537935, 0.547834", \
            "0.496594, 0.497848, 0.502421, 0.510540, 0.520901, 0.529809, 0.539708", \
            "0.486238, 0.487491, 0.492064, 0.500184, 0.510545, 0.519452, 0.529351", \
            "0.477326, 0.478580, 0.483153, 0.491272, 0.501633, 0.510541, 0.520440", \
            "0.467434, 0.468687, 0.473260, 0.481380, 0.491740, 0.500648, 0.510547" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.679644, 0.680898, 0.685471, 0.693590, 0.703951, 0.712859, 0.722758", \
            "0.678387, 0.679640, 0.684213, 0.692333, 0.702694, 0.711601, 0.721500", \
            "0.673822, 0.675076, 0.679649, 0.687768, 0.698129, 0.707037, 0.716936", \
            "0.665696, 0.666950, 0.671522, 0.679642, 0.690003, 0.698911, 0.708810", \
            "0.655339, 0.656593, 0.661166, 0.669286, 0.679646, 0.688554, 0.698453", \
            "0.646428, 0.647681, 0.652254, 0.660374, 0.670735, 0.679642, 0.689542", \
            "0.636535, 0.637789, 0.642362, 0.650481, 0.660842, 0.669750, 0.679649" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.743521, 0.744774, 0.749347, 0.757467, 0.767827, 0.776735, 0.786634", \
            "0.742263, 0.743516, 0.748089, 0.756209, 0.766570, 0.775477, 0.785376", \
            "0.737699, 0.738952, 0.743525, 0.751645, 0.762006, 0.770913, 0.780812", \
            "0.729572, 0.730826, 0.735399, 0.743518, 0.753879, 0.762787, 0.772686", \
            "0.719216, 0.720469, 0.725042, 0.733162, 0.743523, 0.752430, 0.762329", \
            "0.710304, 0.711558, 0.716131, 0.724250, 0.734611, 0.743519, 0.753418", \
            "0.700412, 0.701665, 0.706238, 0.714358, 0.724719, 0.733626, 0.743525" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.788845, 0.790098, 0.794671, 0.802791, 0.813152, 0.822059, 0.831958", \
            "0.787587, 0.788841, 0.793413, 0.801533, 0.811894, 0.820802, 0.830701", \
            "0.783023, 0.784276, 0.788849, 0.796969, 0.807330, 0.816237, 0.826137", \
            "0.774897, 0.776150, 0.780723, 0.788843, 0.799203, 0.808111, 0.818010", \
            "0.764540, 0.765793, 0.770366, 0.778486, 0.788847, 0.797755, 0.807654", \
            "0.755628, 0.756882, 0.761455, 0.769574, 0.779935, 0.788843, 0.798742", \
            "0.745736, 0.746989, 0.751562, 0.759682, 0.770043, 0.778950, 0.788849" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.558749, 0.560002, 0.564575, 0.572695, 0.583056, 0.591963, 0.601862", \
            "0.557491, 0.558745, 0.563318, 0.571437, 0.581798, 0.590706, 0.600605", \
            "0.552927, 0.554180, 0.558753, 0.566873, 0.577234, 0.586142, 0.596041", \
            "0.544801, 0.546054, 0.550627, 0.558747, 0.569107, 0.578015, 0.587914", \
            "0.534444, 0.535698, 0.540270, 0.548390, 0.558751, 0.567659, 0.577558", \
            "0.525532, 0.526786, 0.531359, 0.539479, 0.549839, 0.558747, 0.568646", \
            "0.515640, 0.516893, 0.521466, 0.529586, 0.539947, 0.548854, 0.558753" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.727851, 0.729104, 0.733677, 0.741797, 0.752157, 0.761065, 0.770964", \
            "0.726593, 0.727846, 0.732419, 0.740539, 0.750900, 0.759807, 0.769707", \
            "0.722029, 0.723282, 0.727855, 0.735975, 0.746336, 0.755243, 0.765142", \
            "0.713902, 0.715156, 0.719729, 0.727848, 0.738209, 0.747117, 0.757016", \
            "0.703546, 0.704799, 0.709372, 0.717492, 0.727853, 0.736760, 0.746659", \
            "0.694634, 0.695888, 0.700461, 0.708580, 0.718941, 0.727849, 0.737748", \
            "0.684742, 0.685995, 0.690568, 0.698688, 0.709049, 0.717956, 0.727855" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.791727, 0.792980, 0.797553, 0.805673, 0.816034, 0.824941, 0.834840", \
            "0.790469, 0.791723, 0.796296, 0.804415, 0.814776, 0.823684, 0.833583", \
            "0.785905, 0.787158, 0.791731, 0.799851, 0.810212, 0.819120, 0.829019", \
            "0.777779, 0.779032, 0.783605, 0.791725, 0.802086, 0.810993, 0.820892", \
            "0.767422, 0.768676, 0.773248, 0.781368, 0.791729, 0.800637, 0.810536", \
            "0.758510, 0.759764, 0.764337, 0.772457, 0.782817, 0.791725, 0.801624", \
            "0.748618, 0.749871, 0.754444, 0.762564, 0.772925, 0.781832, 0.791731" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.837051, 0.838305, 0.842877, 0.850997, 0.861358, 0.870266, 0.880165", \
            "0.835793, 0.837047, 0.841620, 0.849739, 0.860100, 0.869008, 0.878907", \
            "0.831229, 0.832483, 0.837056, 0.845175, 0.855536, 0.864444, 0.874343", \
            "0.823103, 0.824356, 0.828929, 0.837049, 0.847410, 0.856317, 0.866216", \
            "0.812746, 0.814000, 0.818573, 0.826692, 0.837053, 0.845961, 0.855860", \
            "0.803835, 0.805088, 0.809661, 0.817781, 0.828142, 0.837049, 0.846948", \
            "0.793942, 0.795196, 0.799768, 0.807888, 0.818249, 0.827157, 0.837056" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.592575, 0.593828, 0.598401, 0.606521, 0.616882, 0.625789, 0.635688", \
            "0.591317, 0.592571, 0.597144, 0.605263, 0.615624, 0.624532, 0.634431", \
            "0.586753, 0.588007, 0.592579, 0.600699, 0.611060, 0.619968, 0.629867", \
            "0.578627, 0.579880, 0.584453, 0.592573, 0.602934, 0.611841, 0.621740", \
            "0.568270, 0.569524, 0.574096, 0.582216, 0.592577, 0.601485, 0.611384", \
            "0.559359, 0.560612, 0.565185, 0.573305, 0.583665, 0.592573, 0.602472", \
            "0.549466, 0.550719, 0.555292, 0.563412, 0.573773, 0.582680, 0.592580" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.761677, 0.762930, 0.767503, 0.775623, 0.785984, 0.794891, 0.804790", \
            "0.760419, 0.761672, 0.766245, 0.774365, 0.784726, 0.793634, 0.803533", \
            "0.755855, 0.757108, 0.761681, 0.769801, 0.780162, 0.789069, 0.798968", \
            "0.747728, 0.748982, 0.753555, 0.761674, 0.772035, 0.780943, 0.790842", \
            "0.737372, 0.738625, 0.743198, 0.751318, 0.761679, 0.770586, 0.780485", \
            "0.728460, 0.729714, 0.734287, 0.742406, 0.752767, 0.761675, 0.771574", \
            "0.718568, 0.719821, 0.724394, 0.732514, 0.742875, 0.751782, 0.761681" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.825553, 0.826806, 0.831379, 0.839499, 0.849860, 0.858767, 0.868667", \
            "0.824295, 0.825549, 0.830122, 0.838241, 0.848602, 0.857510, 0.867409", \
            "0.819731, 0.820985, 0.825557, 0.833677, 0.844038, 0.852946, 0.862845", \
            "0.811605, 0.812858, 0.817431, 0.825551, 0.835912, 0.844819, 0.854718", \
            "0.801248, 0.802502, 0.807074, 0.815194, 0.825555, 0.834463, 0.844362", \
            "0.792337, 0.793590, 0.798163, 0.806283, 0.816643, 0.825551, 0.835450", \
            "0.782444, 0.783697, 0.788270, 0.796390, 0.806751, 0.815658, 0.825558" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.870877, 0.872131, 0.876703, 0.884823, 0.895184, 0.904092, 0.913991", \
            "0.869619, 0.870873, 0.875446, 0.883566, 0.893926, 0.902834, 0.912733", \
            "0.865055, 0.866309, 0.870882, 0.879001, 0.889362, 0.898270, 0.908169", \
            "0.856929, 0.858182, 0.862755, 0.870875, 0.881236, 0.890143, 0.900042", \
            "0.846572, 0.847826, 0.852399, 0.860518, 0.870879, 0.879787, 0.889686", \
            "0.837661, 0.838914, 0.843487, 0.851607, 0.861968, 0.870875, 0.880774", \
            "0.827768, 0.829022, 0.833595, 0.841714, 0.852075, 0.860983, 0.870882" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.659975, 0.661229, 0.665802, 0.673921, 0.684282, 0.693190, 0.703089", \
            "0.658718, 0.659971, 0.664544, 0.672664, 0.683025, 0.691932, 0.701831", \
            "0.654154, 0.655407, 0.659980, 0.668100, 0.678460, 0.687368, 0.697267", \
            "0.646027, 0.647281, 0.651854, 0.659973, 0.670334, 0.679242, 0.689141", \
            "0.635671, 0.636924, 0.641497, 0.649617, 0.659978, 0.668885, 0.678784", \
            "0.626759, 0.628013, 0.632585, 0.640705, 0.651066, 0.659974, 0.669873", \
            "0.616866, 0.618120, 0.622693, 0.630812, 0.641173, 0.650081, 0.659980" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.829077, 0.830331, 0.834904, 0.843023, 0.853384, 0.862292, 0.872191", \
            "0.827819, 0.829073, 0.833646, 0.841766, 0.852126, 0.861034, 0.870933", \
            "0.823255, 0.824509, 0.829082, 0.837201, 0.847562, 0.856470, 0.866369", \
            "0.815129, 0.816382, 0.820955, 0.829075, 0.839436, 0.848343, 0.858243", \
            "0.804772, 0.806026, 0.810599, 0.818718, 0.829079, 0.837987, 0.847886", \
            "0.795861, 0.797114, 0.801687, 0.809807, 0.820168, 0.829075, 0.838974", \
            "0.785968, 0.787222, 0.791795, 0.799914, 0.810275, 0.819183, 0.829082" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892953, 0.894207, 0.898780, 0.906899, 0.917260, 0.926168, 0.936067", \
            "0.891696, 0.892949, 0.897522, 0.905642, 0.916003, 0.924910, 0.934809", \
            "0.887132, 0.888385, 0.892958, 0.901078, 0.911438, 0.920346, 0.930245", \
            "0.879005, 0.880259, 0.884832, 0.892951, 0.903312, 0.912220, 0.922119", \
            "0.868649, 0.869902, 0.874475, 0.882595, 0.892956, 0.901863, 0.911762", \
            "0.859737, 0.860991, 0.865563, 0.873683, 0.884044, 0.892952, 0.902851", \
            "0.849844, 0.851098, 0.855671, 0.863791, 0.874151, 0.883059, 0.892958" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938278, 0.939531, 0.944104, 0.952224, 0.962585, 0.971492, 0.981391", \
            "0.937020, 0.938273, 0.942846, 0.950966, 0.961327, 0.970235, 0.980134", \
            "0.932456, 0.933709, 0.938282, 0.946402, 0.956763, 0.965670, 0.975569", \
            "0.924329, 0.925583, 0.930156, 0.938275, 0.948636, 0.957544, 0.967443", \
            "0.913973, 0.915226, 0.919799, 0.927919, 0.938280, 0.947187, 0.957086", \
            "0.905061, 0.906315, 0.910888, 0.919007, 0.929368, 0.938276, 0.948175", \
            "0.895169, 0.896422, 0.900995, 0.909115, 0.919476, 0.928383, 0.938282" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.734176, 0.735430, 0.740003, 0.748123, 0.758483, 0.767391, 0.777290", \
            "0.732919, 0.734172, 0.738745, 0.746865, 0.757226, 0.766133, 0.776032", \
            "0.728355, 0.729608, 0.734181, 0.742301, 0.752662, 0.761569, 0.771468", \
            "0.720228, 0.721482, 0.726055, 0.734174, 0.744535, 0.753443, 0.763342", \
            "0.709872, 0.711125, 0.715698, 0.723818, 0.734179, 0.743086, 0.752985", \
            "0.700960, 0.702214, 0.706786, 0.714906, 0.725267, 0.734175, 0.744074", \
            "0.691067, 0.692321, 0.696894, 0.705014, 0.715374, 0.724282, 0.734181" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.903278, 0.904532, 0.909105, 0.917224, 0.927585, 0.936493, 0.946392", \
            "0.902021, 0.903274, 0.907847, 0.915967, 0.926327, 0.935235, 0.945134", \
            "0.897456, 0.898710, 0.903283, 0.911402, 0.921763, 0.930671, 0.940570", \
            "0.889330, 0.890583, 0.895156, 0.903276, 0.913637, 0.922545, 0.932444", \
            "0.878973, 0.880227, 0.884800, 0.892919, 0.903280, 0.912188, 0.922087", \
            "0.870062, 0.871315, 0.875888, 0.884008, 0.894369, 0.903276, 0.913175", \
            "0.860169, 0.861423, 0.865996, 0.874115, 0.884476, 0.893384, 0.903283" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.967154, 0.968408, 0.972981, 0.981101, 0.991461, 1.000369, 1.010268", \
            "0.965897, 0.967150, 0.971723, 0.979843, 0.990204, 0.999111, 1.009010", \
            "0.961333, 0.962586, 0.967159, 0.975279, 0.985640, 0.994547, 1.004446", \
            "0.953206, 0.954460, 0.959033, 0.967152, 0.977513, 0.986421, 0.996320", \
            "0.942850, 0.944103, 0.948676, 0.956796, 0.967157, 0.976064, 0.985963", \
            "0.933938, 0.935192, 0.939764, 0.947884, 0.958245, 0.967153, 0.977052", \
            "0.924046, 0.925299, 0.929872, 0.937992, 0.948352, 0.957260, 0.967159" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.012479, 1.013732, 1.018305, 1.026425, 1.036786, 1.045693, 1.055592", \
            "1.011221, 1.012475, 1.017047, 1.025167, 1.035528, 1.044436, 1.054335", \
            "1.006657, 1.007910, 1.012483, 1.020603, 1.030964, 1.039871, 1.049770", \
            "0.998530, 0.999784, 1.004357, 1.012477, 1.022837, 1.031745, 1.041644", \
            "0.988174, 0.989427, 0.994000, 1.002120, 1.012481, 1.021388, 1.031287", \
            "0.979262, 0.980516, 0.985089, 0.993208, 1.003569, 1.012477, 1.022376", \
            "0.969370, 0.970623, 0.975196, 0.983316, 0.993677, 1.002584, 1.012483" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.783960, 0.785214, 0.789787, 0.797906, 0.808267, 0.817175, 0.827074", \
            "0.782703, 0.783956, 0.788529, 0.796649, 0.807010, 0.815917, 0.825816", \
            "0.778138, 0.779392, 0.783965, 0.792085, 0.802445, 0.811353, 0.821252", \
            "0.770012, 0.771266, 0.775838, 0.783958, 0.794319, 0.803227, 0.813126", \
            "0.759656, 0.760909, 0.765482, 0.773602, 0.783962, 0.792870, 0.802769", \
            "0.750744, 0.751997, 0.756570, 0.764690, 0.775051, 0.783959, 0.793858", \
            "0.740851, 0.742105, 0.746678, 0.754797, 0.765158, 0.774066, 0.783965" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.953062, 0.954316, 0.958888, 0.967008, 0.977369, 0.986277, 0.996176", \
            "0.951804, 0.953058, 0.957631, 0.965750, 0.976111, 0.985019, 0.994918", \
            "0.947240, 0.948494, 0.953067, 0.961186, 0.971547, 0.980455, 0.990354", \
            "0.939114, 0.940367, 0.944940, 0.953060, 0.963421, 0.972328, 0.982227", \
            "0.928757, 0.930011, 0.934584, 0.942703, 0.953064, 0.961972, 0.971871", \
            "0.919846, 0.921099, 0.925672, 0.933792, 0.944153, 0.953060, 0.962959", \
            "0.909953, 0.911207, 0.915779, 0.923899, 0.934260, 0.943168, 0.953067" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.016938, 1.018192, 1.022765, 1.030884, 1.041245, 1.050153, 1.060052", \
            "1.015681, 1.016934, 1.021507, 1.029627, 1.039988, 1.048895, 1.058794", \
            "1.011117, 1.012370, 1.016943, 1.025063, 1.035423, 1.044331, 1.054230", \
            "1.002990, 1.004244, 1.008816, 1.016936, 1.027297, 1.036205, 1.046104", \
            "0.992634, 0.993887, 0.998460, 1.006580, 1.016940, 1.025848, 1.035747", \
            "0.983722, 0.984976, 0.989548, 0.997668, 1.008029, 1.016937, 1.026836", \
            "0.973829, 0.975083, 0.979656, 0.987775, 0.998136, 1.007044, 1.016943" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.062263, 1.063516, 1.068089, 1.076209, 1.086569, 1.095477, 1.105376", \
            "1.061005, 1.062258, 1.066831, 1.074951, 1.085312, 1.094219, 1.104119", \
            "1.056441, 1.057694, 1.062267, 1.070387, 1.080748, 1.089655, 1.099554", \
            "1.048314, 1.049568, 1.054141, 1.062260, 1.072621, 1.081529, 1.091428", \
            "1.037958, 1.039211, 1.043784, 1.051904, 1.062265, 1.071172, 1.081071", \
            "1.029046, 1.030300, 1.034873, 1.042992, 1.053353, 1.062261, 1.072160", \
            "1.019154, 1.020407, 1.024980, 1.033100, 1.043461, 1.052368, 1.062267" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.847538, 0.848792, 0.853364, 0.861484, 0.871845, 0.880753, 0.890652", \
            "0.846280, 0.847534, 0.852107, 0.860227, 0.870587, 0.879495, 0.889394", \
            "0.841716, 0.842970, 0.847543, 0.855662, 0.866023, 0.874931, 0.884830", \
            "0.833590, 0.834843, 0.839416, 0.847536, 0.857897, 0.866804, 0.876703", \
            "0.823233, 0.824487, 0.829060, 0.837179, 0.847540, 0.856448, 0.866347", \
            "0.814322, 0.815575, 0.820148, 0.828268, 0.838629, 0.847536, 0.857435", \
            "0.804429, 0.805683, 0.810256, 0.818375, 0.828736, 0.837644, 0.847543" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.016640, 1.017893, 1.022466, 1.030586, 1.040947, 1.049854, 1.059753", \
            "1.015382, 1.016636, 1.021209, 1.029328, 1.039689, 1.048597, 1.058496", \
            "1.010818, 1.012072, 1.016644, 1.024764, 1.035125, 1.044033, 1.053932", \
            "1.002692, 1.003945, 1.008518, 1.016638, 1.026999, 1.035906, 1.045805", \
            "0.992335, 0.993589, 0.998161, 1.006281, 1.016642, 1.025550, 1.035449", \
            "0.983424, 0.984677, 0.989250, 0.997370, 1.007730, 1.016638, 1.026537", \
            "0.973531, 0.974784, 0.979357, 0.987477, 0.997838, 1.006745, 1.016645" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.080516, 1.081770, 1.086343, 1.094462, 1.104823, 1.113731, 1.123630", \
            "1.079258, 1.080512, 1.085085, 1.093205, 1.103565, 1.112473, 1.122372", \
            "1.074694, 1.075948, 1.080521, 1.088640, 1.099001, 1.107909, 1.117808", \
            "1.066568, 1.067821, 1.072394, 1.080514, 1.090875, 1.099782, 1.109682", \
            "1.056211, 1.057465, 1.062038, 1.070157, 1.080518, 1.089426, 1.099325", \
            "1.047300, 1.048553, 1.053126, 1.061246, 1.071607, 1.080514, 1.090413", \
            "1.037407, 1.038661, 1.043234, 1.051353, 1.061714, 1.070622, 1.080521" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.125840, 1.127094, 1.131667, 1.139786, 1.150147, 1.159055, 1.168954", \
            "1.124583, 1.125836, 1.130409, 1.138529, 1.148890, 1.157797, 1.167696", \
            "1.120019, 1.121272, 1.125845, 1.133965, 1.144325, 1.153233, 1.163132", \
            "1.111892, 1.113146, 1.117718, 1.125838, 1.136199, 1.145107, 1.155006", \
            "1.101536, 1.102789, 1.107362, 1.115482, 1.125842, 1.134750, 1.144649", \
            "1.092624, 1.093878, 1.098450, 1.106570, 1.116931, 1.125839, 1.135738", \
            "1.082731, 1.083985, 1.088558, 1.096677, 1.107038, 1.115946, 1.125845" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892897, 0.894150, 0.898723, 0.906843, 0.917204, 0.926111, 0.936011", \
            "0.891639, 0.892893, 0.897466, 0.905585, 0.915946, 0.924854, 0.934753", \
            "0.887075, 0.888329, 0.892901, 0.901021, 0.911382, 0.920290, 0.930189", \
            "0.878949, 0.880202, 0.884775, 0.892895, 0.903256, 0.912163, 0.922062", \
            "0.868592, 0.869846, 0.874418, 0.882538, 0.892899, 0.901807, 0.911706", \
            "0.859681, 0.860934, 0.865507, 0.873627, 0.883987, 0.892895, 0.902794", \
            "0.849788, 0.851041, 0.855614, 0.863734, 0.874095, 0.883002, 0.892902" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.061999, 1.063252, 1.067825, 1.075945, 1.086306, 1.095213, 1.105112", \
            "1.060741, 1.061995, 1.066567, 1.074687, 1.085048, 1.093956, 1.103855", \
            "1.056177, 1.057430, 1.062003, 1.070123, 1.080484, 1.089391, 1.099290", \
            "1.048050, 1.049304, 1.053877, 1.061996, 1.072357, 1.081265, 1.091164", \
            "1.037694, 1.038947, 1.043520, 1.051640, 1.062001, 1.070908, 1.080807", \
            "1.028782, 1.030036, 1.034609, 1.042728, 1.053089, 1.061997, 1.071896", \
            "1.018890, 1.020143, 1.024716, 1.032836, 1.043197, 1.052104, 1.062003" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.125875, 1.127128, 1.131701, 1.139821, 1.150182, 1.159089, 1.168989", \
            "1.124617, 1.125871, 1.130444, 1.138563, 1.148924, 1.157832, 1.167731", \
            "1.120053, 1.121307, 1.125879, 1.133999, 1.144360, 1.153268, 1.163167", \
            "1.111927, 1.113180, 1.117753, 1.125873, 1.136234, 1.145141, 1.155040", \
            "1.101570, 1.102824, 1.107396, 1.115516, 1.125877, 1.134785, 1.144684", \
            "1.092659, 1.093912, 1.098485, 1.106605, 1.116966, 1.125873, 1.135772", \
            "1.082766, 1.084019, 1.088592, 1.096712, 1.107073, 1.115981, 1.125880" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.171199, 1.172453, 1.177026, 1.185145, 1.195506, 1.204414, 1.214313", \
            "1.169941, 1.171195, 1.175768, 1.183888, 1.194248, 1.203156, 1.213055", \
            "1.165377, 1.166631, 1.171204, 1.179323, 1.189684, 1.198592, 1.208491", \
            "1.157251, 1.158504, 1.163077, 1.171197, 1.181558, 1.190465, 1.200365", \
            "1.146894, 1.148148, 1.152721, 1.160840, 1.171201, 1.180109, 1.190008", \
            "1.137983, 1.139236, 1.143809, 1.151929, 1.162290, 1.171197, 1.181096", \
            "1.128090, 1.129344, 1.133917, 1.142036, 1.152397, 1.161305, 1.171204" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.935;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.984;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.017;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.085;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.153;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.159;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.168;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.187;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.209;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.214;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.217;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.250;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.254;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.262;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.272;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.296;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.318;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.318;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.328;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.363;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.378;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.392;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.437;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.441;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.442;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.505;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.551;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.551;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.596;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.917252, 14.917252, 14.917252, 14.917252, 14.917252, 14.917252, 14.917252");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.063115, 15.063115, 15.063115, 15.063115, 15.063115, 15.063115, 15.063115");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.208978, 15.208978, 15.208978, 15.208978, 15.208978, 15.208978, 15.208978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.354842, 15.354842, 15.354842, 15.354842, 15.354842, 15.354842, 15.354842");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.500705, 15.500705, 15.500705, 15.500705, 15.500705, 15.500705, 15.500705");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.646568, 15.646568, 15.646568, 15.646568, 15.646568, 15.646568, 15.646568");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.792432, 15.792432, 15.792432, 15.792432, 15.792432, 15.792432, 15.792432");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.938295, 15.938295, 15.938295, 15.938295, 15.938295, 15.938295, 15.938295");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.023720, 0.023720, 0.023720, 0.023720, 0.023720, 0.023720, 0.023720");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.799329, 2.799329, 2.799329, 2.799329, 2.799329, 2.799329, 2.799329");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003686;
      max_transition : 0.306000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.180992, 0.181029, 0.185862, 0.199318, 0.222280, 0.242512, 0.266761", \
            "0.179955, 0.179991, 0.184825, 0.198280, 0.221242, 0.241474, 0.265723", \
            "0.179497, 0.179534, 0.184367, 0.197823, 0.220785, 0.241016, 0.265265", \
            "0.180221, 0.180258, 0.185091, 0.198547, 0.221509, 0.241740, 0.265989", \
            "0.183926, 0.183963, 0.188796, 0.202252, 0.225214, 0.245446, 0.269694", \
            "0.188059, 0.188096, 0.192929, 0.206385, 0.229347, 0.249579, 0.273828", \
            "0.194446, 0.194483, 0.199316, 0.212772, 0.235734, 0.255966, 0.280215" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.130033, 0.130057, 0.129105, 0.125063, 0.115657, 0.104478, 0.091719", \
            "0.131286, 0.131311, 0.130359, 0.126316, 0.116911, 0.105732, 0.092973", \
            "0.136118, 0.136143, 0.135191, 0.131148, 0.121743, 0.110564, 0.097805", \
            "0.142987, 0.143012, 0.142059, 0.138017, 0.128612, 0.117432, 0.104674", \
            "0.154055, 0.154080, 0.153127, 0.149085, 0.139680, 0.128500, 0.115742", \
            "0.164685, 0.164710, 0.163758, 0.159715, 0.150310, 0.139131, 0.126372", \
            "0.175666, 0.175690, 0.174738, 0.170695, 0.161290, 0.150111, 0.137352" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.126918, 0.126726, 0.125590, 0.121796, 0.112880, 0.102786, 0.091065", \
            "0.128172, 0.127980, 0.126843, 0.123049, 0.114134, 0.104040, 0.092318", \
            "0.133004, 0.132812, 0.131675, 0.127881, 0.118966, 0.108872, 0.097150", \
            "0.139873, 0.139681, 0.138544, 0.134750, 0.125834, 0.115740, 0.104019", \
            "0.150941, 0.150749, 0.149612, 0.145818, 0.136902, 0.126808, 0.115087", \
            "0.161571, 0.161379, 0.160242, 0.156448, 0.147533, 0.137439, 0.125717", \
            "0.172551, 0.172359, 0.171223, 0.167429, 0.158513, 0.148419, 0.136697" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.350971, 0.350935, 0.346101, 0.332645, 0.309684, 0.289452, 0.265203", \
            "0.352009, 0.351972, 0.347139, 0.333683, 0.310722, 0.290490, 0.266241", \
            "0.352467, 0.352430, 0.347597, 0.334141, 0.311179, 0.290947, 0.266698", \
            "0.351743, 0.351706, 0.346873, 0.333417, 0.310455, 0.290223, 0.265974", \
            "0.348038, 0.348001, 0.343168, 0.329712, 0.306750, 0.286518, 0.262269", \
            "0.343904, 0.343868, 0.339034, 0.325578, 0.302617, 0.282385, 0.258136", \
            "0.337517, 0.337481, 0.332647, 0.319192, 0.296230, 0.275998, 0.251749" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003446;
      max_transition : 0.306000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114631, 0.115855, 0.120011, 0.126986, 0.138002, 0.148211, 0.160548", \
           "0.113376, 0.114600, 0.118756, 0.125730, 0.136746, 0.146956, 0.159293", \
           "0.108792, 0.110016, 0.114172, 0.121147, 0.132163, 0.142372, 0.154709", \
           "0.101679, 0.102903, 0.107060, 0.114034, 0.125050, 0.135259, 0.147596", \
           "0.090472, 0.091696, 0.095853, 0.102827, 0.113843, 0.124052, 0.136389", \
           "0.079981, 0.081204, 0.085361, 0.092335, 0.103351, 0.113560, 0.125897", \
           "0.068980, 0.070204, 0.074360, 0.081334, 0.092350, 0.102560, 0.114897" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114573, 0.115403, 0.119165, 0.126719, 0.138758, 0.149736, 0.162629", \
           "0.113318, 0.114148, 0.117910, 0.125463, 0.137503, 0.148481, 0.161374", \
           "0.108734, 0.109564, 0.113326, 0.120880, 0.132919, 0.143897, 0.156790", \
           "0.101621, 0.102451, 0.106213, 0.113767, 0.125806, 0.136784, 0.149677", \
           "0.090415, 0.091244, 0.095006, 0.102560, 0.114599, 0.125577, 0.138470", \
           "0.079923, 0.080753, 0.084515, 0.092068, 0.104107, 0.115085, 0.127978", \
           "0.068922, 0.069752, 0.073514, 0.081067, 0.093107, 0.104085, 0.116978" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.135179, 0.134136, 0.130287, 0.127435, 0.125824, 0.126310, 0.128072", \
           "0.136435, 0.135391, 0.131542, 0.128691, 0.127079, 0.127565, 0.129327", \
           "0.141016, 0.139973, 0.136124, 0.133272, 0.131660, 0.132147, 0.133908", \
           "0.148130, 0.147087, 0.143238, 0.140386, 0.138775, 0.139261, 0.141023", \
           "0.159331, 0.158288, 0.154439, 0.151587, 0.149976, 0.150462, 0.152223", \
           "0.169827, 0.168784, 0.164935, 0.162083, 0.160472, 0.160958, 0.162720", \
           "0.180829, 0.179786, 0.175937, 0.173086, 0.171474, 0.171960, 0.173722" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133632, 0.132789, 0.129162, 0.126041, 0.123892, 0.123348, 0.124052", \
           "0.134887, 0.134045, 0.130417, 0.127296, 0.125148, 0.124604, 0.125308", \
           "0.139469, 0.138626, 0.134999, 0.131877, 0.129729, 0.129185, 0.129889", \
           "0.146583, 0.145740, 0.142113, 0.138992, 0.136843, 0.136299, 0.137003", \
           "0.157784, 0.156941, 0.153314, 0.150192, 0.148044, 0.147500, 0.148204", \
           "0.168280, 0.167438, 0.163810, 0.160689, 0.158541, 0.157997, 0.158701", \
           "0.179282, 0.178440, 0.174812, 0.171691, 0.169543, 0.168999, 0.169703" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003808;
      max_transition : 0.306000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162856, 0.163610, 0.167929, 0.175202, 0.187974, 0.200455, 0.215714", \
           "0.161598, 0.162352, 0.166671, 0.173944, 0.186716, 0.199197, 0.214456", \
           "0.157024, 0.157777, 0.162096, 0.169369, 0.182141, 0.194622, 0.209881", \
           "0.148908, 0.149661, 0.153980, 0.161254, 0.174026, 0.186507, 0.201765", \
           "0.138551, 0.139305, 0.143624, 0.150897, 0.163669, 0.176150, 0.191409", \
           "0.129635, 0.130389, 0.134708, 0.141981, 0.154753, 0.167234, 0.182493", \
           "0.119736, 0.120490, 0.124809, 0.132082, 0.144854, 0.157335, 0.172594" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.163419, 0.164251, 0.167921, 0.175196, 0.187849, 0.200226, 0.214872", \
           "0.162161, 0.162993, 0.166663, 0.173938, 0.186592, 0.198968, 0.213615", \
           "0.157586, 0.158418, 0.162088, 0.169363, 0.182017, 0.194394, 0.209040", \
           "0.149470, 0.150303, 0.153972, 0.161247, 0.173901, 0.186278, 0.200924", \
           "0.139114, 0.139946, 0.143616, 0.150891, 0.163544, 0.175921, 0.190568", \
           "0.130198, 0.131030, 0.134700, 0.141975, 0.154629, 0.167006, 0.181652", \
           "0.120299, 0.121131, 0.124801, 0.132076, 0.144730, 0.157106, 0.171753" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133200, 0.132154, 0.127642, 0.123687, 0.120595, 0.119544, 0.120026", \
           "0.134463, 0.133416, 0.128905, 0.124950, 0.121858, 0.120807, 0.121289", \
           "0.139042, 0.137996, 0.133484, 0.129529, 0.126437, 0.125386, 0.125868", \
           "0.146155, 0.145109, 0.140597, 0.136642, 0.133550, 0.132499, 0.132981", \
           "0.157340, 0.156294, 0.151782, 0.147827, 0.144735, 0.143684, 0.144166", \
           "0.167859, 0.166813, 0.162301, 0.158346, 0.155254, 0.154203, 0.154685", \
           "0.178845, 0.177798, 0.173287, 0.169332, 0.166240, 0.165189, 0.165671" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.129405, 0.128553, 0.124432, 0.120441, 0.117705, 0.116609, 0.116847", \
           "0.130668, 0.129815, 0.125694, 0.121704, 0.118967, 0.117872, 0.118110", \
           "0.135247, 0.134395, 0.130274, 0.126284, 0.123547, 0.122451, 0.122690", \
           "0.142360, 0.141508, 0.137387, 0.133396, 0.130660, 0.129564, 0.129802", \
           "0.153545, 0.152693, 0.148572, 0.144581, 0.141845, 0.140749, 0.140987", \
           "0.164065, 0.163212, 0.159091, 0.155101, 0.152364, 0.151269, 0.151507", \
           "0.175050, 0.174197, 0.170076, 0.166086, 0.163349, 0.162254, 0.162492" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162856, 0.163610, 0.167929, 0.175202, 0.187974, 0.200455, 0.215714", \
           "0.161598, 0.162352, 0.166671, 0.173944, 0.186716, 0.199197, 0.214456", \
           "0.157024, 0.157777, 0.162096, 0.169369, 0.182141, 0.194622, 0.209881", \
           "0.148908, 0.149661, 0.153980, 0.161254, 0.174026, 0.186507, 0.201765", \
           "0.138551, 0.139305, 0.143624, 0.150897, 0.163669, 0.176150, 0.191409", \
           "0.129635, 0.130389, 0.134708, 0.141981, 0.154753, 0.167234, 0.182493", \
           "0.119736, 0.120490, 0.124809, 0.132082, 0.144854, 0.157335, 0.172594" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.163419, 0.164251, 0.167921, 0.175196, 0.187849, 0.200226, 0.214872", \
           "0.162161, 0.162993, 0.166663, 0.173938, 0.186592, 0.198968, 0.213615", \
           "0.157586, 0.158418, 0.162088, 0.169363, 0.182017, 0.194394, 0.209040", \
           "0.149470, 0.150303, 0.153972, 0.161247, 0.173901, 0.186278, 0.200924", \
           "0.139114, 0.139946, 0.143616, 0.150891, 0.163544, 0.175921, 0.190568", \
           "0.130198, 0.131030, 0.134700, 0.141975, 0.154629, 0.167006, 0.181652", \
           "0.120299, 0.121131, 0.124801, 0.132076, 0.144730, 0.157106, 0.171753" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133200, 0.132154, 0.127642, 0.123687, 0.120595, 0.119544, 0.120026", \
           "0.134463, 0.133416, 0.128905, 0.124950, 0.121858, 0.120807, 0.121289", \
           "0.139042, 0.137996, 0.133484, 0.129529, 0.126437, 0.125386, 0.125868", \
           "0.146155, 0.145109, 0.140597, 0.136642, 0.133550, 0.132499, 0.132981", \
           "0.157340, 0.156294, 0.151782, 0.147827, 0.144735, 0.143684, 0.144166", \
           "0.167859, 0.166813, 0.162301, 0.158346, 0.155254, 0.154203, 0.154685", \
           "0.178845, 0.177798, 0.173287, 0.169332, 0.166240, 0.165189, 0.165671" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.129405, 0.128553, 0.124432, 0.120441, 0.117705, 0.116609, 0.116847", \
           "0.130668, 0.129815, 0.125694, 0.121704, 0.118967, 0.117872, 0.118110", \
           "0.135247, 0.134395, 0.130274, 0.126284, 0.123547, 0.122451, 0.122690", \
           "0.142360, 0.141508, 0.137387, 0.133396, 0.130660, 0.129564, 0.129802", \
           "0.153545, 0.152693, 0.148572, 0.144581, 0.141845, 0.140749, 0.140987", \
           "0.164065, 0.163212, 0.159091, 0.155101, 0.152364, 0.151269, 0.151507", \
           "0.175050, 0.174197, 0.170076, 0.166086, 0.163349, 0.162254, 0.162492" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004181;
      max_transition : 0.306000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.019656, 0.020863, 0.023990, 0.029518, 0.039609, 0.050441, 0.063622", \
           "0.018574, 0.019782, 0.022909, 0.028436, 0.038528, 0.049360, 0.062541", \
           "0.014640, 0.015847, 0.018975, 0.024502, 0.034593, 0.045426, 0.058607", \
           "0.007660, 0.008868, 0.011995, 0.017522, 0.027614, 0.038446, 0.051627", \
           "0.000000, 0.000000, 0.003088, 0.008616, 0.018707, 0.029539, 0.042720", \
           "0.000000, 0.000000, 0.000000, 0.000948, 0.011039, 0.021872, 0.035053", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002526, 0.013358, 0.026539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.022856, 0.024260, 0.027896, 0.034323, 0.046057, 0.058653, 0.073980", \
           "0.021598, 0.023002, 0.026638, 0.033065, 0.044799, 0.057395, 0.072722", \
           "0.017023, 0.018427, 0.022063, 0.028491, 0.040225, 0.052820, 0.068147", \
           "0.008907, 0.010311, 0.013948, 0.020375, 0.032109, 0.044705, 0.060031", \
           "0.000000, 0.000000, 0.003591, 0.010018, 0.021752, 0.034348, 0.049675", \
           "0.000000, 0.000000, 0.000000, 0.001102, 0.012837, 0.025432, 0.040759", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002937, 0.015533, 0.030860" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.168909, 0.167523, 0.162935, 0.158256, 0.154365, 0.152825, 0.152739", \
           "0.170150, 0.168764, 0.164177, 0.159497, 0.155606, 0.154066, 0.153980", \
           "0.174734, 0.173348, 0.168761, 0.164081, 0.160190, 0.158650, 0.158564", \
           "0.182917, 0.181531, 0.176943, 0.172264, 0.168373, 0.166833, 0.166747", \
           "0.193925, 0.192538, 0.187951, 0.183272, 0.179380, 0.177841, 0.177754", \
           "0.203493, 0.202107, 0.197520, 0.192840, 0.188949, 0.187409, 0.187323", \
           "0.214271, 0.212884, 0.208297, 0.203618, 0.199726, 0.198187, 0.198100" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162735, 0.161332, 0.157617, 0.152269, 0.146544, 0.142063, 0.137339", \
           "0.163976, 0.162573, 0.158858, 0.153511, 0.147785, 0.143305, 0.138580", \
           "0.168560, 0.167157, 0.163442, 0.158095, 0.152369, 0.147889, 0.143164", \
           "0.176742, 0.175340, 0.171625, 0.166277, 0.160551, 0.156071, 0.151347", \
           "0.187750, 0.186347, 0.182632, 0.177285, 0.171559, 0.167079, 0.162354", \
           "0.197319, 0.195916, 0.192201, 0.186853, 0.181128, 0.176647, 0.171923", \
           "0.208096, 0.206693, 0.202978, 0.197631, 0.191905, 0.187425, 0.182700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049117, 0.049117, 0.049117, 0.049117, 0.049117, 0.049117, 0.049117");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014266;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.164;
      min_pulse_width_low : 0.139;
      /*min_period : 0.935;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.134180, 0.135438, 0.140013, 0.148128, 0.158485, 0.167401, 0.177300");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468, 0.043468");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178981, 0.180239, 0.184813, 0.192929, 0.203286, 0.212202, 0.222101");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398, 0.041398");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.510543, 0.511796, 0.516369, 0.524489, 0.534849, 0.543757, 0.553656", \
            "0.509285, 0.510538, 0.515111, 0.523231, 0.533592, 0.542499, 0.552398", \
            "0.504721, 0.505974, 0.510547, 0.518667, 0.529028, 0.537935, 0.547834", \
            "0.496594, 0.497848, 0.502421, 0.510540, 0.520901, 0.529809, 0.539708", \
            "0.486238, 0.487491, 0.492064, 0.500184, 0.510545, 0.519452, 0.529351", \
            "0.477326, 0.478580, 0.483153, 0.491272, 0.501633, 0.510541, 0.520440", \
            "0.467434, 0.468687, 0.473260, 0.481380, 0.491740, 0.500648, 0.510547" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.558749, 0.560002, 0.564575, 0.572695, 0.583056, 0.591963, 0.601862", \
            "0.557491, 0.558745, 0.563318, 0.571437, 0.581798, 0.590706, 0.600605", \
            "0.552927, 0.554180, 0.558753, 0.566873, 0.577234, 0.586142, 0.596041", \
            "0.544801, 0.546054, 0.550627, 0.558747, 0.569107, 0.578015, 0.587914", \
            "0.534444, 0.535698, 0.540270, 0.548390, 0.558751, 0.567659, 0.577558", \
            "0.525532, 0.526786, 0.531359, 0.539479, 0.549839, 0.558747, 0.568646", \
            "0.515640, 0.516893, 0.521466, 0.529586, 0.539947, 0.548854, 0.558753" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.592575, 0.593828, 0.598401, 0.606521, 0.616882, 0.625789, 0.635688", \
            "0.591317, 0.592571, 0.597144, 0.605263, 0.615624, 0.624532, 0.634431", \
            "0.586753, 0.588007, 0.592579, 0.600699, 0.611060, 0.619968, 0.629867", \
            "0.578627, 0.579880, 0.584453, 0.592573, 0.602934, 0.611841, 0.621740", \
            "0.568270, 0.569524, 0.574096, 0.582216, 0.592577, 0.601485, 0.611384", \
            "0.559359, 0.560612, 0.565185, 0.573305, 0.583665, 0.592573, 0.602472", \
            "0.549466, 0.550719, 0.555292, 0.563412, 0.573773, 0.582680, 0.592580" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.659975, 0.661229, 0.665802, 0.673921, 0.684282, 0.693190, 0.703089", \
            "0.658718, 0.659971, 0.664544, 0.672664, 0.683025, 0.691932, 0.701831", \
            "0.654154, 0.655407, 0.659980, 0.668100, 0.678460, 0.687368, 0.697267", \
            "0.646027, 0.647281, 0.651854, 0.659973, 0.670334, 0.679242, 0.689141", \
            "0.635671, 0.636924, 0.641497, 0.649617, 0.659978, 0.668885, 0.678784", \
            "0.626759, 0.628013, 0.632585, 0.640705, 0.651066, 0.659974, 0.669873", \
            "0.616866, 0.618120, 0.622693, 0.630812, 0.641173, 0.650081, 0.659980" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.734176, 0.735430, 0.740003, 0.748123, 0.758483, 0.767391, 0.777290", \
            "0.732919, 0.734172, 0.738745, 0.746865, 0.757226, 0.766133, 0.776032", \
            "0.728355, 0.729608, 0.734181, 0.742301, 0.752662, 0.761569, 0.771468", \
            "0.720228, 0.721482, 0.726055, 0.734174, 0.744535, 0.753443, 0.763342", \
            "0.709872, 0.711125, 0.715698, 0.723818, 0.734179, 0.743086, 0.752985", \
            "0.700960, 0.702214, 0.706786, 0.714906, 0.725267, 0.734175, 0.744074", \
            "0.691067, 0.692321, 0.696894, 0.705014, 0.715374, 0.724282, 0.734181" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.783960, 0.785214, 0.789787, 0.797906, 0.808267, 0.817175, 0.827074", \
            "0.782703, 0.783956, 0.788529, 0.796649, 0.807010, 0.815917, 0.825816", \
            "0.778138, 0.779392, 0.783965, 0.792085, 0.802445, 0.811353, 0.821252", \
            "0.770012, 0.771266, 0.775838, 0.783958, 0.794319, 0.803227, 0.813126", \
            "0.759656, 0.760909, 0.765482, 0.773602, 0.783962, 0.792870, 0.802769", \
            "0.750744, 0.751997, 0.756570, 0.764690, 0.775051, 0.783959, 0.793858", \
            "0.740851, 0.742105, 0.746678, 0.754797, 0.765158, 0.774066, 0.783965" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.847538, 0.848792, 0.853364, 0.861484, 0.871845, 0.880753, 0.890652", \
            "0.846280, 0.847534, 0.852107, 0.860227, 0.870587, 0.879495, 0.889394", \
            "0.841716, 0.842970, 0.847543, 0.855662, 0.866023, 0.874931, 0.884830", \
            "0.833590, 0.834843, 0.839416, 0.847536, 0.857897, 0.866804, 0.876703", \
            "0.823233, 0.824487, 0.829060, 0.837179, 0.847540, 0.856448, 0.866347", \
            "0.814322, 0.815575, 0.820148, 0.828268, 0.838629, 0.847536, 0.857435", \
            "0.804429, 0.805683, 0.810256, 0.818375, 0.828736, 0.837644, 0.847543" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892897, 0.894150, 0.898723, 0.906843, 0.917204, 0.926111, 0.936011", \
            "0.891639, 0.892893, 0.897466, 0.905585, 0.915946, 0.924854, 0.934753", \
            "0.887075, 0.888329, 0.892901, 0.901021, 0.911382, 0.920290, 0.930189", \
            "0.878949, 0.880202, 0.884775, 0.892895, 0.903256, 0.912163, 0.922062", \
            "0.868592, 0.869846, 0.874418, 0.882538, 0.892899, 0.901807, 0.911706", \
            "0.859681, 0.860934, 0.865507, 0.873627, 0.883987, 0.892895, 0.902794", \
            "0.849788, 0.851041, 0.855614, 0.863734, 0.874095, 0.883002, 0.892902" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.510543, 0.511796, 0.516369, 0.524489, 0.534849, 0.543757, 0.553656", \
            "0.509285, 0.510538, 0.515111, 0.523231, 0.533592, 0.542499, 0.552398", \
            "0.504721, 0.505974, 0.510547, 0.518667, 0.529028, 0.537935, 0.547834", \
            "0.496594, 0.497848, 0.502421, 0.510540, 0.520901, 0.529809, 0.539708", \
            "0.486238, 0.487491, 0.492064, 0.500184, 0.510545, 0.519452, 0.529351", \
            "0.477326, 0.478580, 0.483153, 0.491272, 0.501633, 0.510541, 0.520440", \
            "0.467434, 0.468687, 0.473260, 0.481380, 0.491740, 0.500648, 0.510547" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.679644, 0.680898, 0.685471, 0.693590, 0.703951, 0.712859, 0.722758", \
            "0.678387, 0.679640, 0.684213, 0.692333, 0.702694, 0.711601, 0.721500", \
            "0.673822, 0.675076, 0.679649, 0.687768, 0.698129, 0.707037, 0.716936", \
            "0.665696, 0.666950, 0.671522, 0.679642, 0.690003, 0.698911, 0.708810", \
            "0.655339, 0.656593, 0.661166, 0.669286, 0.679646, 0.688554, 0.698453", \
            "0.646428, 0.647681, 0.652254, 0.660374, 0.670735, 0.679642, 0.689542", \
            "0.636535, 0.637789, 0.642362, 0.650481, 0.660842, 0.669750, 0.679649" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.743521, 0.744774, 0.749347, 0.757467, 0.767827, 0.776735, 0.786634", \
            "0.742263, 0.743516, 0.748089, 0.756209, 0.766570, 0.775477, 0.785376", \
            "0.737699, 0.738952, 0.743525, 0.751645, 0.762006, 0.770913, 0.780812", \
            "0.729572, 0.730826, 0.735399, 0.743518, 0.753879, 0.762787, 0.772686", \
            "0.719216, 0.720469, 0.725042, 0.733162, 0.743523, 0.752430, 0.762329", \
            "0.710304, 0.711558, 0.716131, 0.724250, 0.734611, 0.743519, 0.753418", \
            "0.700412, 0.701665, 0.706238, 0.714358, 0.724719, 0.733626, 0.743525" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.788845, 0.790098, 0.794671, 0.802791, 0.813152, 0.822059, 0.831958", \
            "0.787587, 0.788841, 0.793413, 0.801533, 0.811894, 0.820802, 0.830701", \
            "0.783023, 0.784276, 0.788849, 0.796969, 0.807330, 0.816237, 0.826137", \
            "0.774897, 0.776150, 0.780723, 0.788843, 0.799203, 0.808111, 0.818010", \
            "0.764540, 0.765793, 0.770366, 0.778486, 0.788847, 0.797755, 0.807654", \
            "0.755628, 0.756882, 0.761455, 0.769574, 0.779935, 0.788843, 0.798742", \
            "0.745736, 0.746989, 0.751562, 0.759682, 0.770043, 0.778950, 0.788849" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.558749, 0.560002, 0.564575, 0.572695, 0.583056, 0.591963, 0.601862", \
            "0.557491, 0.558745, 0.563318, 0.571437, 0.581798, 0.590706, 0.600605", \
            "0.552927, 0.554180, 0.558753, 0.566873, 0.577234, 0.586142, 0.596041", \
            "0.544801, 0.546054, 0.550627, 0.558747, 0.569107, 0.578015, 0.587914", \
            "0.534444, 0.535698, 0.540270, 0.548390, 0.558751, 0.567659, 0.577558", \
            "0.525532, 0.526786, 0.531359, 0.539479, 0.549839, 0.558747, 0.568646", \
            "0.515640, 0.516893, 0.521466, 0.529586, 0.539947, 0.548854, 0.558753" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.727851, 0.729104, 0.733677, 0.741797, 0.752157, 0.761065, 0.770964", \
            "0.726593, 0.727846, 0.732419, 0.740539, 0.750900, 0.759807, 0.769707", \
            "0.722029, 0.723282, 0.727855, 0.735975, 0.746336, 0.755243, 0.765142", \
            "0.713902, 0.715156, 0.719729, 0.727848, 0.738209, 0.747117, 0.757016", \
            "0.703546, 0.704799, 0.709372, 0.717492, 0.727853, 0.736760, 0.746659", \
            "0.694634, 0.695888, 0.700461, 0.708580, 0.718941, 0.727849, 0.737748", \
            "0.684742, 0.685995, 0.690568, 0.698688, 0.709049, 0.717956, 0.727855" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.791727, 0.792980, 0.797553, 0.805673, 0.816034, 0.824941, 0.834840", \
            "0.790469, 0.791723, 0.796296, 0.804415, 0.814776, 0.823684, 0.833583", \
            "0.785905, 0.787158, 0.791731, 0.799851, 0.810212, 0.819120, 0.829019", \
            "0.777779, 0.779032, 0.783605, 0.791725, 0.802086, 0.810993, 0.820892", \
            "0.767422, 0.768676, 0.773248, 0.781368, 0.791729, 0.800637, 0.810536", \
            "0.758510, 0.759764, 0.764337, 0.772457, 0.782817, 0.791725, 0.801624", \
            "0.748618, 0.749871, 0.754444, 0.762564, 0.772925, 0.781832, 0.791731" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.837051, 0.838305, 0.842877, 0.850997, 0.861358, 0.870266, 0.880165", \
            "0.835793, 0.837047, 0.841620, 0.849739, 0.860100, 0.869008, 0.878907", \
            "0.831229, 0.832483, 0.837056, 0.845175, 0.855536, 0.864444, 0.874343", \
            "0.823103, 0.824356, 0.828929, 0.837049, 0.847410, 0.856317, 0.866216", \
            "0.812746, 0.814000, 0.818573, 0.826692, 0.837053, 0.845961, 0.855860", \
            "0.803835, 0.805088, 0.809661, 0.817781, 0.828142, 0.837049, 0.846948", \
            "0.793942, 0.795196, 0.799768, 0.807888, 0.818249, 0.827157, 0.837056" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.592575, 0.593828, 0.598401, 0.606521, 0.616882, 0.625789, 0.635688", \
            "0.591317, 0.592571, 0.597144, 0.605263, 0.615624, 0.624532, 0.634431", \
            "0.586753, 0.588007, 0.592579, 0.600699, 0.611060, 0.619968, 0.629867", \
            "0.578627, 0.579880, 0.584453, 0.592573, 0.602934, 0.611841, 0.621740", \
            "0.568270, 0.569524, 0.574096, 0.582216, 0.592577, 0.601485, 0.611384", \
            "0.559359, 0.560612, 0.565185, 0.573305, 0.583665, 0.592573, 0.602472", \
            "0.549466, 0.550719, 0.555292, 0.563412, 0.573773, 0.582680, 0.592580" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.761677, 0.762930, 0.767503, 0.775623, 0.785984, 0.794891, 0.804790", \
            "0.760419, 0.761672, 0.766245, 0.774365, 0.784726, 0.793634, 0.803533", \
            "0.755855, 0.757108, 0.761681, 0.769801, 0.780162, 0.789069, 0.798968", \
            "0.747728, 0.748982, 0.753555, 0.761674, 0.772035, 0.780943, 0.790842", \
            "0.737372, 0.738625, 0.743198, 0.751318, 0.761679, 0.770586, 0.780485", \
            "0.728460, 0.729714, 0.734287, 0.742406, 0.752767, 0.761675, 0.771574", \
            "0.718568, 0.719821, 0.724394, 0.732514, 0.742875, 0.751782, 0.761681" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.825553, 0.826806, 0.831379, 0.839499, 0.849860, 0.858767, 0.868667", \
            "0.824295, 0.825549, 0.830122, 0.838241, 0.848602, 0.857510, 0.867409", \
            "0.819731, 0.820985, 0.825557, 0.833677, 0.844038, 0.852946, 0.862845", \
            "0.811605, 0.812858, 0.817431, 0.825551, 0.835912, 0.844819, 0.854718", \
            "0.801248, 0.802502, 0.807074, 0.815194, 0.825555, 0.834463, 0.844362", \
            "0.792337, 0.793590, 0.798163, 0.806283, 0.816643, 0.825551, 0.835450", \
            "0.782444, 0.783697, 0.788270, 0.796390, 0.806751, 0.815658, 0.825558" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.870877, 0.872131, 0.876703, 0.884823, 0.895184, 0.904092, 0.913991", \
            "0.869619, 0.870873, 0.875446, 0.883566, 0.893926, 0.902834, 0.912733", \
            "0.865055, 0.866309, 0.870882, 0.879001, 0.889362, 0.898270, 0.908169", \
            "0.856929, 0.858182, 0.862755, 0.870875, 0.881236, 0.890143, 0.900042", \
            "0.846572, 0.847826, 0.852399, 0.860518, 0.870879, 0.879787, 0.889686", \
            "0.837661, 0.838914, 0.843487, 0.851607, 0.861968, 0.870875, 0.880774", \
            "0.827768, 0.829022, 0.833595, 0.841714, 0.852075, 0.860983, 0.870882" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.659975, 0.661229, 0.665802, 0.673921, 0.684282, 0.693190, 0.703089", \
            "0.658718, 0.659971, 0.664544, 0.672664, 0.683025, 0.691932, 0.701831", \
            "0.654154, 0.655407, 0.659980, 0.668100, 0.678460, 0.687368, 0.697267", \
            "0.646027, 0.647281, 0.651854, 0.659973, 0.670334, 0.679242, 0.689141", \
            "0.635671, 0.636924, 0.641497, 0.649617, 0.659978, 0.668885, 0.678784", \
            "0.626759, 0.628013, 0.632585, 0.640705, 0.651066, 0.659974, 0.669873", \
            "0.616866, 0.618120, 0.622693, 0.630812, 0.641173, 0.650081, 0.659980" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.829077, 0.830331, 0.834904, 0.843023, 0.853384, 0.862292, 0.872191", \
            "0.827819, 0.829073, 0.833646, 0.841766, 0.852126, 0.861034, 0.870933", \
            "0.823255, 0.824509, 0.829082, 0.837201, 0.847562, 0.856470, 0.866369", \
            "0.815129, 0.816382, 0.820955, 0.829075, 0.839436, 0.848343, 0.858243", \
            "0.804772, 0.806026, 0.810599, 0.818718, 0.829079, 0.837987, 0.847886", \
            "0.795861, 0.797114, 0.801687, 0.809807, 0.820168, 0.829075, 0.838974", \
            "0.785968, 0.787222, 0.791795, 0.799914, 0.810275, 0.819183, 0.829082" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892953, 0.894207, 0.898780, 0.906899, 0.917260, 0.926168, 0.936067", \
            "0.891696, 0.892949, 0.897522, 0.905642, 0.916003, 0.924910, 0.934809", \
            "0.887132, 0.888385, 0.892958, 0.901078, 0.911438, 0.920346, 0.930245", \
            "0.879005, 0.880259, 0.884832, 0.892951, 0.903312, 0.912220, 0.922119", \
            "0.868649, 0.869902, 0.874475, 0.882595, 0.892956, 0.901863, 0.911762", \
            "0.859737, 0.860991, 0.865563, 0.873683, 0.884044, 0.892952, 0.902851", \
            "0.849844, 0.851098, 0.855671, 0.863791, 0.874151, 0.883059, 0.892958" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938278, 0.939531, 0.944104, 0.952224, 0.962585, 0.971492, 0.981391", \
            "0.937020, 0.938273, 0.942846, 0.950966, 0.961327, 0.970235, 0.980134", \
            "0.932456, 0.933709, 0.938282, 0.946402, 0.956763, 0.965670, 0.975569", \
            "0.924329, 0.925583, 0.930156, 0.938275, 0.948636, 0.957544, 0.967443", \
            "0.913973, 0.915226, 0.919799, 0.927919, 0.938280, 0.947187, 0.957086", \
            "0.905061, 0.906315, 0.910888, 0.919007, 0.929368, 0.938276, 0.948175", \
            "0.895169, 0.896422, 0.900995, 0.909115, 0.919476, 0.928383, 0.938282" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.734176, 0.735430, 0.740003, 0.748123, 0.758483, 0.767391, 0.777290", \
            "0.732919, 0.734172, 0.738745, 0.746865, 0.757226, 0.766133, 0.776032", \
            "0.728355, 0.729608, 0.734181, 0.742301, 0.752662, 0.761569, 0.771468", \
            "0.720228, 0.721482, 0.726055, 0.734174, 0.744535, 0.753443, 0.763342", \
            "0.709872, 0.711125, 0.715698, 0.723818, 0.734179, 0.743086, 0.752985", \
            "0.700960, 0.702214, 0.706786, 0.714906, 0.725267, 0.734175, 0.744074", \
            "0.691067, 0.692321, 0.696894, 0.705014, 0.715374, 0.724282, 0.734181" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.903278, 0.904532, 0.909105, 0.917224, 0.927585, 0.936493, 0.946392", \
            "0.902021, 0.903274, 0.907847, 0.915967, 0.926327, 0.935235, 0.945134", \
            "0.897456, 0.898710, 0.903283, 0.911402, 0.921763, 0.930671, 0.940570", \
            "0.889330, 0.890583, 0.895156, 0.903276, 0.913637, 0.922545, 0.932444", \
            "0.878973, 0.880227, 0.884800, 0.892919, 0.903280, 0.912188, 0.922087", \
            "0.870062, 0.871315, 0.875888, 0.884008, 0.894369, 0.903276, 0.913175", \
            "0.860169, 0.861423, 0.865996, 0.874115, 0.884476, 0.893384, 0.903283" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.967154, 0.968408, 0.972981, 0.981101, 0.991461, 1.000369, 1.010268", \
            "0.965897, 0.967150, 0.971723, 0.979843, 0.990204, 0.999111, 1.009010", \
            "0.961333, 0.962586, 0.967159, 0.975279, 0.985640, 0.994547, 1.004446", \
            "0.953206, 0.954460, 0.959033, 0.967152, 0.977513, 0.986421, 0.996320", \
            "0.942850, 0.944103, 0.948676, 0.956796, 0.967157, 0.976064, 0.985963", \
            "0.933938, 0.935192, 0.939764, 0.947884, 0.958245, 0.967153, 0.977052", \
            "0.924046, 0.925299, 0.929872, 0.937992, 0.948352, 0.957260, 0.967159" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.012479, 1.013732, 1.018305, 1.026425, 1.036786, 1.045693, 1.055592", \
            "1.011221, 1.012475, 1.017047, 1.025167, 1.035528, 1.044436, 1.054335", \
            "1.006657, 1.007910, 1.012483, 1.020603, 1.030964, 1.039871, 1.049770", \
            "0.998530, 0.999784, 1.004357, 1.012477, 1.022837, 1.031745, 1.041644", \
            "0.988174, 0.989427, 0.994000, 1.002120, 1.012481, 1.021388, 1.031287", \
            "0.979262, 0.980516, 0.985089, 0.993208, 1.003569, 1.012477, 1.022376", \
            "0.969370, 0.970623, 0.975196, 0.983316, 0.993677, 1.002584, 1.012483" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.783960, 0.785214, 0.789787, 0.797906, 0.808267, 0.817175, 0.827074", \
            "0.782703, 0.783956, 0.788529, 0.796649, 0.807010, 0.815917, 0.825816", \
            "0.778138, 0.779392, 0.783965, 0.792085, 0.802445, 0.811353, 0.821252", \
            "0.770012, 0.771266, 0.775838, 0.783958, 0.794319, 0.803227, 0.813126", \
            "0.759656, 0.760909, 0.765482, 0.773602, 0.783962, 0.792870, 0.802769", \
            "0.750744, 0.751997, 0.756570, 0.764690, 0.775051, 0.783959, 0.793858", \
            "0.740851, 0.742105, 0.746678, 0.754797, 0.765158, 0.774066, 0.783965" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.953062, 0.954316, 0.958888, 0.967008, 0.977369, 0.986277, 0.996176", \
            "0.951804, 0.953058, 0.957631, 0.965750, 0.976111, 0.985019, 0.994918", \
            "0.947240, 0.948494, 0.953067, 0.961186, 0.971547, 0.980455, 0.990354", \
            "0.939114, 0.940367, 0.944940, 0.953060, 0.963421, 0.972328, 0.982227", \
            "0.928757, 0.930011, 0.934584, 0.942703, 0.953064, 0.961972, 0.971871", \
            "0.919846, 0.921099, 0.925672, 0.933792, 0.944153, 0.953060, 0.962959", \
            "0.909953, 0.911207, 0.915779, 0.923899, 0.934260, 0.943168, 0.953067" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.016938, 1.018192, 1.022765, 1.030884, 1.041245, 1.050153, 1.060052", \
            "1.015681, 1.016934, 1.021507, 1.029627, 1.039988, 1.048895, 1.058794", \
            "1.011117, 1.012370, 1.016943, 1.025063, 1.035423, 1.044331, 1.054230", \
            "1.002990, 1.004244, 1.008816, 1.016936, 1.027297, 1.036205, 1.046104", \
            "0.992634, 0.993887, 0.998460, 1.006580, 1.016940, 1.025848, 1.035747", \
            "0.983722, 0.984976, 0.989548, 0.997668, 1.008029, 1.016937, 1.026836", \
            "0.973829, 0.975083, 0.979656, 0.987775, 0.998136, 1.007044, 1.016943" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.062263, 1.063516, 1.068089, 1.076209, 1.086569, 1.095477, 1.105376", \
            "1.061005, 1.062258, 1.066831, 1.074951, 1.085312, 1.094219, 1.104119", \
            "1.056441, 1.057694, 1.062267, 1.070387, 1.080748, 1.089655, 1.099554", \
            "1.048314, 1.049568, 1.054141, 1.062260, 1.072621, 1.081529, 1.091428", \
            "1.037958, 1.039211, 1.043784, 1.051904, 1.062265, 1.071172, 1.081071", \
            "1.029046, 1.030300, 1.034873, 1.042992, 1.053353, 1.062261, 1.072160", \
            "1.019154, 1.020407, 1.024980, 1.033100, 1.043461, 1.052368, 1.062267" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.847538, 0.848792, 0.853364, 0.861484, 0.871845, 0.880753, 0.890652", \
            "0.846280, 0.847534, 0.852107, 0.860227, 0.870587, 0.879495, 0.889394", \
            "0.841716, 0.842970, 0.847543, 0.855662, 0.866023, 0.874931, 0.884830", \
            "0.833590, 0.834843, 0.839416, 0.847536, 0.857897, 0.866804, 0.876703", \
            "0.823233, 0.824487, 0.829060, 0.837179, 0.847540, 0.856448, 0.866347", \
            "0.814322, 0.815575, 0.820148, 0.828268, 0.838629, 0.847536, 0.857435", \
            "0.804429, 0.805683, 0.810256, 0.818375, 0.828736, 0.837644, 0.847543" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.016640, 1.017893, 1.022466, 1.030586, 1.040947, 1.049854, 1.059753", \
            "1.015382, 1.016636, 1.021209, 1.029328, 1.039689, 1.048597, 1.058496", \
            "1.010818, 1.012072, 1.016644, 1.024764, 1.035125, 1.044033, 1.053932", \
            "1.002692, 1.003945, 1.008518, 1.016638, 1.026999, 1.035906, 1.045805", \
            "0.992335, 0.993589, 0.998161, 1.006281, 1.016642, 1.025550, 1.035449", \
            "0.983424, 0.984677, 0.989250, 0.997370, 1.007730, 1.016638, 1.026537", \
            "0.973531, 0.974784, 0.979357, 0.987477, 0.997838, 1.006745, 1.016645" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.080516, 1.081770, 1.086343, 1.094462, 1.104823, 1.113731, 1.123630", \
            "1.079258, 1.080512, 1.085085, 1.093205, 1.103565, 1.112473, 1.122372", \
            "1.074694, 1.075948, 1.080521, 1.088640, 1.099001, 1.107909, 1.117808", \
            "1.066568, 1.067821, 1.072394, 1.080514, 1.090875, 1.099782, 1.109682", \
            "1.056211, 1.057465, 1.062038, 1.070157, 1.080518, 1.089426, 1.099325", \
            "1.047300, 1.048553, 1.053126, 1.061246, 1.071607, 1.080514, 1.090413", \
            "1.037407, 1.038661, 1.043234, 1.051353, 1.061714, 1.070622, 1.080521" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.125840, 1.127094, 1.131667, 1.139786, 1.150147, 1.159055, 1.168954", \
            "1.124583, 1.125836, 1.130409, 1.138529, 1.148890, 1.157797, 1.167696", \
            "1.120019, 1.121272, 1.125845, 1.133965, 1.144325, 1.153233, 1.163132", \
            "1.111892, 1.113146, 1.117718, 1.125838, 1.136199, 1.145107, 1.155006", \
            "1.101536, 1.102789, 1.107362, 1.115482, 1.125842, 1.134750, 1.144649", \
            "1.092624, 1.093878, 1.098450, 1.106570, 1.116931, 1.125839, 1.135738", \
            "1.082731, 1.083985, 1.088558, 1.096677, 1.107038, 1.115946, 1.125845" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.892897, 0.894150, 0.898723, 0.906843, 0.917204, 0.926111, 0.936011", \
            "0.891639, 0.892893, 0.897466, 0.905585, 0.915946, 0.924854, 0.934753", \
            "0.887075, 0.888329, 0.892901, 0.901021, 0.911382, 0.920290, 0.930189", \
            "0.878949, 0.880202, 0.884775, 0.892895, 0.903256, 0.912163, 0.922062", \
            "0.868592, 0.869846, 0.874418, 0.882538, 0.892899, 0.901807, 0.911706", \
            "0.859681, 0.860934, 0.865507, 0.873627, 0.883987, 0.892895, 0.902794", \
            "0.849788, 0.851041, 0.855614, 0.863734, 0.874095, 0.883002, 0.892902" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.061999, 1.063252, 1.067825, 1.075945, 1.086306, 1.095213, 1.105112", \
            "1.060741, 1.061995, 1.066567, 1.074687, 1.085048, 1.093956, 1.103855", \
            "1.056177, 1.057430, 1.062003, 1.070123, 1.080484, 1.089391, 1.099290", \
            "1.048050, 1.049304, 1.053877, 1.061996, 1.072357, 1.081265, 1.091164", \
            "1.037694, 1.038947, 1.043520, 1.051640, 1.062001, 1.070908, 1.080807", \
            "1.028782, 1.030036, 1.034609, 1.042728, 1.053089, 1.061997, 1.071896", \
            "1.018890, 1.020143, 1.024716, 1.032836, 1.043197, 1.052104, 1.062003" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.125875, 1.127128, 1.131701, 1.139821, 1.150182, 1.159089, 1.168989", \
            "1.124617, 1.125871, 1.130444, 1.138563, 1.148924, 1.157832, 1.167731", \
            "1.120053, 1.121307, 1.125879, 1.133999, 1.144360, 1.153268, 1.163167", \
            "1.111927, 1.113180, 1.117753, 1.125873, 1.136234, 1.145141, 1.155040", \
            "1.101570, 1.102824, 1.107396, 1.115516, 1.125877, 1.134785, 1.144684", \
            "1.092659, 1.093912, 1.098485, 1.106605, 1.116966, 1.125873, 1.135772", \
            "1.082766, 1.084019, 1.088592, 1.096712, 1.107073, 1.115981, 1.125880" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.171199, 1.172453, 1.177026, 1.185145, 1.195506, 1.204414, 1.214313", \
            "1.169941, 1.171195, 1.175768, 1.183888, 1.194248, 1.203156, 1.213055", \
            "1.165377, 1.166631, 1.171204, 1.179323, 1.189684, 1.198592, 1.208491", \
            "1.157251, 1.158504, 1.163077, 1.171197, 1.181558, 1.190465, 1.200365", \
            "1.146894, 1.148148, 1.152721, 1.160840, 1.171201, 1.180109, 1.190008", \
            "1.137983, 1.139236, 1.143809, 1.151929, 1.162290, 1.171197, 1.181096", \
            "1.128090, 1.129344, 1.133917, 1.142036, 1.152397, 1.161305, 1.171204" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.935;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.984;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.017;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.085;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.153;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.159;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.168;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.187;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.209;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.214;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.217;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.250;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.254;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.262;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.272;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.296;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.318;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.318;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.328;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.363;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.378;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.392;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.437;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.441;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.442;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.505;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.551;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.551;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.596;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.917252, 14.917252, 14.917252, 14.917252, 14.917252, 14.917252, 14.917252");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.063115, 15.063115, 15.063115, 15.063115, 15.063115, 15.063115, 15.063115");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.208978, 15.208978, 15.208978, 15.208978, 15.208978, 15.208978, 15.208978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.354842, 15.354842, 15.354842, 15.354842, 15.354842, 15.354842, 15.354842");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.500705, 15.500705, 15.500705, 15.500705, 15.500705, 15.500705, 15.500705");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.646568, 15.646568, 15.646568, 15.646568, 15.646568, 15.646568, 15.646568");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.792432, 15.792432, 15.792432, 15.792432, 15.792432, 15.792432, 15.792432");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.938295, 15.938295, 15.938295, 15.938295, 15.938295, 15.938295, 15.938295");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431, 16.392431");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881, 16.552881");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330, 16.713330");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780, 16.873780");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230, 17.034230");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679, 17.194679");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129, 17.355129");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579, 17.515579");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.023720, 0.023720, 0.023720, 0.023720, 0.023720, 0.023720, 0.023720");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.799329, 2.799329, 2.799329, 2.799329, 2.799329, 2.799329, 2.799329");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642, 0.034642");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563, 0.021563");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003686;
      max_transition : 0.306000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.180992, 0.181029, 0.185862, 0.199318, 0.222280, 0.242512, 0.266761", \
            "0.179955, 0.179991, 0.184825, 0.198280, 0.221242, 0.241474, 0.265723", \
            "0.179497, 0.179534, 0.184367, 0.197823, 0.220785, 0.241016, 0.265265", \
            "0.180221, 0.180258, 0.185091, 0.198547, 0.221509, 0.241740, 0.265989", \
            "0.183926, 0.183963, 0.188796, 0.202252, 0.225214, 0.245446, 0.269694", \
            "0.188059, 0.188096, 0.192929, 0.206385, 0.229347, 0.249579, 0.273828", \
            "0.194446, 0.194483, 0.199316, 0.212772, 0.235734, 0.255966, 0.280215" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.130033, 0.130057, 0.129105, 0.125063, 0.115657, 0.104478, 0.091719", \
            "0.131286, 0.131311, 0.130359, 0.126316, 0.116911, 0.105732, 0.092973", \
            "0.136118, 0.136143, 0.135191, 0.131148, 0.121743, 0.110564, 0.097805", \
            "0.142987, 0.143012, 0.142059, 0.138017, 0.128612, 0.117432, 0.104674", \
            "0.154055, 0.154080, 0.153127, 0.149085, 0.139680, 0.128500, 0.115742", \
            "0.164685, 0.164710, 0.163758, 0.159715, 0.150310, 0.139131, 0.126372", \
            "0.175666, 0.175690, 0.174738, 0.170695, 0.161290, 0.150111, 0.137352" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.126918, 0.126726, 0.125590, 0.121796, 0.112880, 0.102786, 0.091065", \
            "0.128172, 0.127980, 0.126843, 0.123049, 0.114134, 0.104040, 0.092318", \
            "0.133004, 0.132812, 0.131675, 0.127881, 0.118966, 0.108872, 0.097150", \
            "0.139873, 0.139681, 0.138544, 0.134750, 0.125834, 0.115740, 0.104019", \
            "0.150941, 0.150749, 0.149612, 0.145818, 0.136902, 0.126808, 0.115087", \
            "0.161571, 0.161379, 0.160242, 0.156448, 0.147533, 0.137439, 0.125717", \
            "0.172551, 0.172359, 0.171223, 0.167429, 0.158513, 0.148419, 0.136697" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.350971, 0.350935, 0.346101, 0.332645, 0.309684, 0.289452, 0.265203", \
            "0.352009, 0.351972, 0.347139, 0.333683, 0.310722, 0.290490, 0.266241", \
            "0.352467, 0.352430, 0.347597, 0.334141, 0.311179, 0.290947, 0.266698", \
            "0.351743, 0.351706, 0.346873, 0.333417, 0.310455, 0.290223, 0.265974", \
            "0.348038, 0.348001, 0.343168, 0.329712, 0.306750, 0.286518, 0.262269", \
            "0.343904, 0.343868, 0.339034, 0.325578, 0.302617, 0.282385, 0.258136", \
            "0.337517, 0.337481, 0.332647, 0.319192, 0.296230, 0.275998, 0.251749" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003446;
      max_transition : 0.306000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114631, 0.115855, 0.120011, 0.126986, 0.138002, 0.148211, 0.160548", \
           "0.113376, 0.114600, 0.118756, 0.125730, 0.136746, 0.146956, 0.159293", \
           "0.108792, 0.110016, 0.114172, 0.121147, 0.132163, 0.142372, 0.154709", \
           "0.101679, 0.102903, 0.107060, 0.114034, 0.125050, 0.135259, 0.147596", \
           "0.090472, 0.091696, 0.095853, 0.102827, 0.113843, 0.124052, 0.136389", \
           "0.079981, 0.081204, 0.085361, 0.092335, 0.103351, 0.113560, 0.125897", \
           "0.068980, 0.070204, 0.074360, 0.081334, 0.092350, 0.102560, 0.114897" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114573, 0.115403, 0.119165, 0.126719, 0.138758, 0.149736, 0.162629", \
           "0.113318, 0.114148, 0.117910, 0.125463, 0.137503, 0.148481, 0.161374", \
           "0.108734, 0.109564, 0.113326, 0.120880, 0.132919, 0.143897, 0.156790", \
           "0.101621, 0.102451, 0.106213, 0.113767, 0.125806, 0.136784, 0.149677", \
           "0.090415, 0.091244, 0.095006, 0.102560, 0.114599, 0.125577, 0.138470", \
           "0.079923, 0.080753, 0.084515, 0.092068, 0.104107, 0.115085, 0.127978", \
           "0.068922, 0.069752, 0.073514, 0.081067, 0.093107, 0.104085, 0.116978" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.135179, 0.134136, 0.130287, 0.127435, 0.125824, 0.126310, 0.128072", \
           "0.136435, 0.135391, 0.131542, 0.128691, 0.127079, 0.127565, 0.129327", \
           "0.141016, 0.139973, 0.136124, 0.133272, 0.131660, 0.132147, 0.133908", \
           "0.148130, 0.147087, 0.143238, 0.140386, 0.138775, 0.139261, 0.141023", \
           "0.159331, 0.158288, 0.154439, 0.151587, 0.149976, 0.150462, 0.152223", \
           "0.169827, 0.168784, 0.164935, 0.162083, 0.160472, 0.160958, 0.162720", \
           "0.180829, 0.179786, 0.175937, 0.173086, 0.171474, 0.171960, 0.173722" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133632, 0.132789, 0.129162, 0.126041, 0.123892, 0.123348, 0.124052", \
           "0.134887, 0.134045, 0.130417, 0.127296, 0.125148, 0.124604, 0.125308", \
           "0.139469, 0.138626, 0.134999, 0.131877, 0.129729, 0.129185, 0.129889", \
           "0.146583, 0.145740, 0.142113, 0.138992, 0.136843, 0.136299, 0.137003", \
           "0.157784, 0.156941, 0.153314, 0.150192, 0.148044, 0.147500, 0.148204", \
           "0.168280, 0.167438, 0.163810, 0.160689, 0.158541, 0.157997, 0.158701", \
           "0.179282, 0.178440, 0.174812, 0.171691, 0.169543, 0.168999, 0.169703" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003808;
      max_transition : 0.306000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162856, 0.163610, 0.167929, 0.175202, 0.187974, 0.200455, 0.215714", \
           "0.161598, 0.162352, 0.166671, 0.173944, 0.186716, 0.199197, 0.214456", \
           "0.157024, 0.157777, 0.162096, 0.169369, 0.182141, 0.194622, 0.209881", \
           "0.148908, 0.149661, 0.153980, 0.161254, 0.174026, 0.186507, 0.201765", \
           "0.138551, 0.139305, 0.143624, 0.150897, 0.163669, 0.176150, 0.191409", \
           "0.129635, 0.130389, 0.134708, 0.141981, 0.154753, 0.167234, 0.182493", \
           "0.119736, 0.120490, 0.124809, 0.132082, 0.144854, 0.157335, 0.172594" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.163419, 0.164251, 0.167921, 0.175196, 0.187849, 0.200226, 0.214872", \
           "0.162161, 0.162993, 0.166663, 0.173938, 0.186592, 0.198968, 0.213615", \
           "0.157586, 0.158418, 0.162088, 0.169363, 0.182017, 0.194394, 0.209040", \
           "0.149470, 0.150303, 0.153972, 0.161247, 0.173901, 0.186278, 0.200924", \
           "0.139114, 0.139946, 0.143616, 0.150891, 0.163544, 0.175921, 0.190568", \
           "0.130198, 0.131030, 0.134700, 0.141975, 0.154629, 0.167006, 0.181652", \
           "0.120299, 0.121131, 0.124801, 0.132076, 0.144730, 0.157106, 0.171753" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133200, 0.132154, 0.127642, 0.123687, 0.120595, 0.119544, 0.120026", \
           "0.134463, 0.133416, 0.128905, 0.124950, 0.121858, 0.120807, 0.121289", \
           "0.139042, 0.137996, 0.133484, 0.129529, 0.126437, 0.125386, 0.125868", \
           "0.146155, 0.145109, 0.140597, 0.136642, 0.133550, 0.132499, 0.132981", \
           "0.157340, 0.156294, 0.151782, 0.147827, 0.144735, 0.143684, 0.144166", \
           "0.167859, 0.166813, 0.162301, 0.158346, 0.155254, 0.154203, 0.154685", \
           "0.178845, 0.177798, 0.173287, 0.169332, 0.166240, 0.165189, 0.165671" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.129405, 0.128553, 0.124432, 0.120441, 0.117705, 0.116609, 0.116847", \
           "0.130668, 0.129815, 0.125694, 0.121704, 0.118967, 0.117872, 0.118110", \
           "0.135247, 0.134395, 0.130274, 0.126284, 0.123547, 0.122451, 0.122690", \
           "0.142360, 0.141508, 0.137387, 0.133396, 0.130660, 0.129564, 0.129802", \
           "0.153545, 0.152693, 0.148572, 0.144581, 0.141845, 0.140749, 0.140987", \
           "0.164065, 0.163212, 0.159091, 0.155101, 0.152364, 0.151269, 0.151507", \
           "0.175050, 0.174197, 0.170076, 0.166086, 0.163349, 0.162254, 0.162492" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162856, 0.163610, 0.167929, 0.175202, 0.187974, 0.200455, 0.215714", \
           "0.161598, 0.162352, 0.166671, 0.173944, 0.186716, 0.199197, 0.214456", \
           "0.157024, 0.157777, 0.162096, 0.169369, 0.182141, 0.194622, 0.209881", \
           "0.148908, 0.149661, 0.153980, 0.161254, 0.174026, 0.186507, 0.201765", \
           "0.138551, 0.139305, 0.143624, 0.150897, 0.163669, 0.176150, 0.191409", \
           "0.129635, 0.130389, 0.134708, 0.141981, 0.154753, 0.167234, 0.182493", \
           "0.119736, 0.120490, 0.124809, 0.132082, 0.144854, 0.157335, 0.172594" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.163419, 0.164251, 0.167921, 0.175196, 0.187849, 0.200226, 0.214872", \
           "0.162161, 0.162993, 0.166663, 0.173938, 0.186592, 0.198968, 0.213615", \
           "0.157586, 0.158418, 0.162088, 0.169363, 0.182017, 0.194394, 0.209040", \
           "0.149470, 0.150303, 0.153972, 0.161247, 0.173901, 0.186278, 0.200924", \
           "0.139114, 0.139946, 0.143616, 0.150891, 0.163544, 0.175921, 0.190568", \
           "0.130198, 0.131030, 0.134700, 0.141975, 0.154629, 0.167006, 0.181652", \
           "0.120299, 0.121131, 0.124801, 0.132076, 0.144730, 0.157106, 0.171753" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.133200, 0.132154, 0.127642, 0.123687, 0.120595, 0.119544, 0.120026", \
           "0.134463, 0.133416, 0.128905, 0.124950, 0.121858, 0.120807, 0.121289", \
           "0.139042, 0.137996, 0.133484, 0.129529, 0.126437, 0.125386, 0.125868", \
           "0.146155, 0.145109, 0.140597, 0.136642, 0.133550, 0.132499, 0.132981", \
           "0.157340, 0.156294, 0.151782, 0.147827, 0.144735, 0.143684, 0.144166", \
           "0.167859, 0.166813, 0.162301, 0.158346, 0.155254, 0.154203, 0.154685", \
           "0.178845, 0.177798, 0.173287, 0.169332, 0.166240, 0.165189, 0.165671" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.129405, 0.128553, 0.124432, 0.120441, 0.117705, 0.116609, 0.116847", \
           "0.130668, 0.129815, 0.125694, 0.121704, 0.118967, 0.117872, 0.118110", \
           "0.135247, 0.134395, 0.130274, 0.126284, 0.123547, 0.122451, 0.122690", \
           "0.142360, 0.141508, 0.137387, 0.133396, 0.130660, 0.129564, 0.129802", \
           "0.153545, 0.152693, 0.148572, 0.144581, 0.141845, 0.140749, 0.140987", \
           "0.164065, 0.163212, 0.159091, 0.155101, 0.152364, 0.151269, 0.151507", \
           "0.175050, 0.174197, 0.170076, 0.166086, 0.163349, 0.162254, 0.162492" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004181;
      max_transition : 0.306000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.019656, 0.020863, 0.023990, 0.029518, 0.039609, 0.050441, 0.063622", \
           "0.018574, 0.019782, 0.022909, 0.028436, 0.038528, 0.049360, 0.062541", \
           "0.014640, 0.015847, 0.018975, 0.024502, 0.034593, 0.045426, 0.058607", \
           "0.007660, 0.008868, 0.011995, 0.017522, 0.027614, 0.038446, 0.051627", \
           "0.000000, 0.000000, 0.003088, 0.008616, 0.018707, 0.029539, 0.042720", \
           "0.000000, 0.000000, 0.000000, 0.000948, 0.011039, 0.021872, 0.035053", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002526, 0.013358, 0.026539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.022856, 0.024260, 0.027896, 0.034323, 0.046057, 0.058653, 0.073980", \
           "0.021598, 0.023002, 0.026638, 0.033065, 0.044799, 0.057395, 0.072722", \
           "0.017023, 0.018427, 0.022063, 0.028491, 0.040225, 0.052820, 0.068147", \
           "0.008907, 0.010311, 0.013948, 0.020375, 0.032109, 0.044705, 0.060031", \
           "0.000000, 0.000000, 0.003591, 0.010018, 0.021752, 0.034348, 0.049675", \
           "0.000000, 0.000000, 0.000000, 0.001102, 0.012837, 0.025432, 0.040759", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002937, 0.015533, 0.030860" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.168909, 0.167523, 0.162935, 0.158256, 0.154365, 0.152825, 0.152739", \
           "0.170150, 0.168764, 0.164177, 0.159497, 0.155606, 0.154066, 0.153980", \
           "0.174734, 0.173348, 0.168761, 0.164081, 0.160190, 0.158650, 0.158564", \
           "0.182917, 0.181531, 0.176943, 0.172264, 0.168373, 0.166833, 0.166747", \
           "0.193925, 0.192538, 0.187951, 0.183272, 0.179380, 0.177841, 0.177754", \
           "0.203493, 0.202107, 0.197520, 0.192840, 0.188949, 0.187409, 0.187323", \
           "0.214271, 0.212884, 0.208297, 0.203618, 0.199726, 0.198187, 0.198100" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.162735, 0.161332, 0.157617, 0.152269, 0.146544, 0.142063, 0.137339", \
           "0.163976, 0.162573, 0.158858, 0.153511, 0.147785, 0.143305, 0.138580", \
           "0.168560, 0.167157, 0.163442, 0.158095, 0.152369, 0.147889, 0.143164", \
           "0.176742, 0.175340, 0.171625, 0.166277, 0.160551, 0.156071, 0.151347", \
           "0.187750, 0.186347, 0.182632, 0.177285, 0.171559, 0.167079, 0.162354", \
           "0.197319, 0.195916, 0.192201, 0.186853, 0.181128, 0.176647, 0.171923", \
           "0.208096, 0.206693, 0.202978, 0.197631, 0.191905, 0.187425, 0.182700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049117, 0.049117, 0.049117, 0.049117, 0.049117, 0.049117, 0.049117");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004262;
      max_transition : 0.306000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004262;
      max_transition : 0.306000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004262;
      max_transition : 0.306000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004262;
      max_transition : 0.306000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
           "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
           "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005699;
      max_transition : 0.306000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.552537, 0.553520, 0.557197, 0.564274, 0.577903, 0.593450, 0.614611", \
            "0.550028, 0.551011, 0.554688, 0.561765, 0.575394, 0.590941, 0.612102", \
            "0.540902, 0.541885, 0.545561, 0.552638, 0.566267, 0.581814, 0.602975", \
            "0.524711, 0.525694, 0.529370, 0.536447, 0.550076, 0.567011, 0.593684", \
            "0.504049, 0.505032, 0.508709, 0.515786, 0.538474, 0.560730, 0.587403", \
            "0.491134, 0.491169, 0.495714, 0.508847, 0.534105, 0.556360, 0.583034", \
            "0.487737, 0.487771, 0.492317, 0.505974, 0.531232, 0.553487, 0.580161" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.581618, 0.582653, 0.586523, 0.593973, 0.608319, 0.624684, 0.646959", \
            "0.578977, 0.580012, 0.583882, 0.591332, 0.605677, 0.622043, 0.644318", \
            "0.569370, 0.570405, 0.574275, 0.581725, 0.596071, 0.612436, 0.634711", \
            "0.552327, 0.553362, 0.557232, 0.564681, 0.579027, 0.595393, 0.617668", \
            "0.530578, 0.531613, 0.535483, 0.542933, 0.562682, 0.582711, 0.606718", \
            "0.516983, 0.517020, 0.521804, 0.535126, 0.557858, 0.577887, 0.601894", \
            "0.513407, 0.513443, 0.518228, 0.531550, 0.554282, 0.574311, 0.598318" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116372, 0.114708, 0.108024, 0.098515, 0.087554, 0.079229, 0.069869", \
            "0.117879, 0.116216, 0.109531, 0.100023, 0.089062, 0.080736, 0.071377", \
            "0.123378, 0.121714, 0.115029, 0.105521, 0.094560, 0.086234, 0.076875", \
            "0.131912, 0.130248, 0.123564, 0.114055, 0.103094, 0.094769, 0.085409", \
            "0.145337, 0.143673, 0.136988, 0.127480, 0.116519, 0.108194, 0.098834", \
            "0.157959, 0.156295, 0.149611, 0.140103, 0.129141, 0.120816, 0.111456", \
            "0.171164, 0.169500, 0.162816, 0.153308, 0.142347, 0.134021, 0.124662" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.109538, 0.108084, 0.102240, 0.092110, 0.079965, 0.070255, 0.060164", \
            "0.111046, 0.109591, 0.103747, 0.093617, 0.081473, 0.071763, 0.061672", \
            "0.116544, 0.115090, 0.109245, 0.099116, 0.086971, 0.077261, 0.067170", \
            "0.125078, 0.123624, 0.117779, 0.107650, 0.095505, 0.085795, 0.075704", \
            "0.138503, 0.137049, 0.131204, 0.121075, 0.108930, 0.099220, 0.089129", \
            "0.151125, 0.149671, 0.143827, 0.133697, 0.121552, 0.111842, 0.101752", \
            "0.164331, 0.162876, 0.157032, 0.146902, 0.134757, 0.125048, 0.114957" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.958573, 2.958573, 2.958573, 2.958573, 2.958573, 2.958573, 2.958573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("5.234584, 5.234584, 5.234584, 5.234584, 5.234584, 5.234584, 5.234584");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002168;
      max_transition : 0.306000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.146804, 0.146861, 0.145296, 0.137516, 0.124181, 0.109243, 0.093324", \
            "0.148058, 0.148114, 0.146550, 0.138770, 0.125434, 0.110497, 0.094577", \
            "0.152890, 0.152946, 0.151381, 0.143602, 0.130266, 0.115329, 0.099409", \
            "0.159758, 0.159815, 0.158250, 0.150471, 0.137135, 0.122197, 0.106278", \
            "0.170826, 0.170883, 0.169318, 0.161539, 0.148203, 0.133266, 0.117346", \
            "0.181457, 0.181513, 0.179948, 0.172169, 0.158833, 0.143896, 0.127976", \
            "0.192437, 0.192493, 0.190929, 0.183149, 0.169814, 0.154876, 0.138957" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.140840, 0.140751, 0.139733, 0.133319, 0.121946, 0.110263, 0.096031", \
            "0.142094, 0.142004, 0.140987, 0.134573, 0.123200, 0.111517, 0.097285", \
            "0.146926, 0.146836, 0.145819, 0.139405, 0.128032, 0.116349, 0.102117", \
            "0.153794, 0.153705, 0.152687, 0.146274, 0.134900, 0.123218, 0.108985", \
            "0.164862, 0.164773, 0.163755, 0.157342, 0.145969, 0.134286, 0.120053", \
            "0.175493, 0.175403, 0.174386, 0.167972, 0.156599, 0.144916, 0.130684", \
            "0.186473, 0.186384, 0.185366, 0.178952, 0.167579, 0.155896, 0.141664" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.350971, 0.350935, 0.346101, 0.332645, 0.309684, 0.289452, 0.265203", \
            "0.352009, 0.351972, 0.347139, 0.333683, 0.310722, 0.290490, 0.266241", \
            "0.352467, 0.352430, 0.347597, 0.334141, 0.311179, 0.290947, 0.266698", \
            "0.351743, 0.351706, 0.346873, 0.333417, 0.310455, 0.290223, 0.265974", \
            "0.348038, 0.348001, 0.343168, 0.329712, 0.306750, 0.286518, 0.262269", \
            "0.343904, 0.343868, 0.339034, 0.325578, 0.302617, 0.282385, 0.258136", \
            "0.337517, 0.337481, 0.332647, 0.319192, 0.296230, 0.275998, 0.251749" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002181;
      max_transition : 0.306000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114631, 0.115855, 0.120011, 0.126986, 0.138002, 0.148211, 0.160548", \
           "0.113376, 0.114600, 0.118756, 0.125730, 0.136746, 0.146956, 0.159293", \
           "0.108792, 0.110016, 0.114172, 0.121147, 0.132163, 0.142372, 0.154709", \
           "0.101679, 0.102903, 0.107060, 0.114034, 0.125050, 0.135259, 0.147596", \
           "0.090472, 0.091696, 0.095853, 0.102827, 0.113843, 0.124052, 0.136389", \
           "0.079981, 0.081204, 0.085361, 0.092335, 0.103351, 0.113560, 0.125897", \
           "0.068980, 0.070204, 0.074360, 0.081334, 0.092350, 0.102560, 0.114897" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114573, 0.115403, 0.119165, 0.126719, 0.138758, 0.149736, 0.162629", \
           "0.113318, 0.114148, 0.117910, 0.125463, 0.137503, 0.148481, 0.161374", \
           "0.108734, 0.109564, 0.113326, 0.120880, 0.132919, 0.143897, 0.156790", \
           "0.101621, 0.102451, 0.106213, 0.113767, 0.125806, 0.136784, 0.149677", \
           "0.090415, 0.091244, 0.095006, 0.102560, 0.114599, 0.125577, 0.138470", \
           "0.079923, 0.080753, 0.084515, 0.092068, 0.104107, 0.115085, 0.127978", \
           "0.068922, 0.069752, 0.073514, 0.081067, 0.093107, 0.104085, 0.116978" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.119380, 0.118136, 0.113641, 0.107075, 0.101482, 0.098288, 0.096925", \
           "0.120636, 0.119391, 0.114896, 0.108330, 0.102738, 0.099544, 0.098181", \
           "0.125217, 0.123972, 0.119477, 0.112912, 0.107319, 0.104125, 0.102762", \
           "0.132331, 0.131087, 0.126592, 0.120026, 0.114433, 0.111239, 0.109876", \
           "0.143532, 0.142287, 0.137792, 0.131227, 0.125634, 0.122440, 0.121077", \
           "0.154028, 0.152784, 0.148289, 0.141723, 0.136130, 0.132936, 0.131573", \
           "0.165030, 0.163786, 0.159291, 0.152725, 0.147132, 0.143938, 0.142575" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.119579, 0.118608, 0.115041, 0.109360, 0.104768, 0.102672, 0.100903", \
           "0.120835, 0.119864, 0.116297, 0.110616, 0.106024, 0.103928, 0.102158", \
           "0.125416, 0.124445, 0.120878, 0.115197, 0.110605, 0.108509, 0.106739", \
           "0.132530, 0.131559, 0.127992, 0.122312, 0.117719, 0.115623, 0.113854", \
           "0.143731, 0.142760, 0.139193, 0.133512, 0.128920, 0.126824, 0.125054", \
           "0.154227, 0.153257, 0.149689, 0.144009, 0.139417, 0.137321, 0.135551", \
           "0.165229, 0.164259, 0.160691, 0.155011, 0.150419, 0.148323, 0.146553" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002276;
      max_transition : 0.306000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.196420, 0.197689, 0.202121, 0.209429, 0.223340, 0.239792, 0.260877", \
           "0.195162, 0.196431, 0.200863, 0.208171, 0.222083, 0.238534, 0.259619", \
           "0.190588, 0.191856, 0.196288, 0.203596, 0.217508, 0.233960, 0.255044", \
           "0.182472, 0.183740, 0.188172, 0.195480, 0.209392, 0.225844, 0.246929", \
           "0.172115, 0.173384, 0.177816, 0.185124, 0.199036, 0.215487, 0.236572", \
           "0.163200, 0.164468, 0.168900, 0.176208, 0.190120, 0.206571, 0.227656", \
           "0.153300, 0.154569, 0.159001, 0.166309, 0.180221, 0.196672, 0.217757" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.202812, 0.203753, 0.207271, 0.214043, 0.227085, 0.241963, 0.262213", \
           "0.201554, 0.202495, 0.206013, 0.212786, 0.225827, 0.240705, 0.260955", \
           "0.196980, 0.197920, 0.201439, 0.208211, 0.221253, 0.236131, 0.256380", \
           "0.188864, 0.189805, 0.193323, 0.200095, 0.213137, 0.228015, 0.248265", \
           "0.178507, 0.179448, 0.182966, 0.189739, 0.202780, 0.217658, 0.237908", \
           "0.169592, 0.170532, 0.174050, 0.180823, 0.193865, 0.208742, 0.228992", \
           "0.159692, 0.160633, 0.164151, 0.170924, 0.183965, 0.198843, 0.219093" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120168, 0.118898, 0.114237, 0.106504, 0.099007, 0.094019, 0.090554", \
           "0.121431, 0.120160, 0.115500, 0.107766, 0.100270, 0.095281, 0.091817", \
           "0.126010, 0.124740, 0.120079, 0.112346, 0.104849, 0.099861, 0.096396", \
           "0.133123, 0.131852, 0.127192, 0.119458, 0.111962, 0.106974, 0.103509", \
           "0.144308, 0.143037, 0.138377, 0.130643, 0.123147, 0.118159, 0.114694", \
           "0.154827, 0.153557, 0.148896, 0.141163, 0.133666, 0.128678, 0.125213", \
           "0.165813, 0.164542, 0.159882, 0.152148, 0.144652, 0.139663, 0.136199" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.116368, 0.115415, 0.111789, 0.105226, 0.099224, 0.096238, 0.093892", \
           "0.117631, 0.116677, 0.113052, 0.106489, 0.100486, 0.097501, 0.095155", \
           "0.122210, 0.121257, 0.117631, 0.111068, 0.105066, 0.102080, 0.099734", \
           "0.129323, 0.128370, 0.124744, 0.118181, 0.112179, 0.109193, 0.106847", \
           "0.140508, 0.139555, 0.135929, 0.129366, 0.123364, 0.120378, 0.118032", \
           "0.151028, 0.150074, 0.146448, 0.139885, 0.133883, 0.130897, 0.128551", \
           "0.162013, 0.161059, 0.157433, 0.150871, 0.144868, 0.141883, 0.139537" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.196420, 0.197689, 0.202121, 0.209429, 0.223340, 0.239792, 0.260877", \
           "0.195162, 0.196431, 0.200863, 0.208171, 0.222083, 0.238534, 0.259619", \
           "0.190588, 0.191856, 0.196288, 0.203596, 0.217508, 0.233960, 0.255044", \
           "0.182472, 0.183740, 0.188172, 0.195480, 0.209392, 0.225844, 0.246929", \
           "0.172115, 0.173384, 0.177816, 0.185124, 0.199036, 0.215487, 0.236572", \
           "0.163200, 0.164468, 0.168900, 0.176208, 0.190120, 0.206571, 0.227656", \
           "0.153300, 0.154569, 0.159001, 0.166309, 0.180221, 0.196672, 0.217757" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.202812, 0.203753, 0.207271, 0.214043, 0.227085, 0.241963, 0.262213", \
           "0.201554, 0.202495, 0.206013, 0.212786, 0.225827, 0.240705, 0.260955", \
           "0.196980, 0.197920, 0.201439, 0.208211, 0.221253, 0.236131, 0.256380", \
           "0.188864, 0.189805, 0.193323, 0.200095, 0.213137, 0.228015, 0.248265", \
           "0.178507, 0.179448, 0.182966, 0.189739, 0.202780, 0.217658, 0.237908", \
           "0.169592, 0.170532, 0.174050, 0.180823, 0.193865, 0.208742, 0.228992", \
           "0.159692, 0.160633, 0.164151, 0.170924, 0.183965, 0.198843, 0.219093" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120168, 0.118898, 0.114237, 0.106504, 0.099007, 0.094019, 0.090554", \
           "0.121431, 0.120160, 0.115500, 0.107766, 0.100270, 0.095281, 0.091817", \
           "0.126010, 0.124740, 0.120079, 0.112346, 0.104849, 0.099861, 0.096396", \
           "0.133123, 0.131852, 0.127192, 0.119458, 0.111962, 0.106974, 0.103509", \
           "0.144308, 0.143037, 0.138377, 0.130643, 0.123147, 0.118159, 0.114694", \
           "0.154827, 0.153557, 0.148896, 0.141163, 0.133666, 0.128678, 0.125213", \
           "0.165813, 0.164542, 0.159882, 0.152148, 0.144652, 0.139663, 0.136199" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.116368, 0.115415, 0.111789, 0.105226, 0.099224, 0.096238, 0.093892", \
           "0.117631, 0.116677, 0.113052, 0.106489, 0.100486, 0.097501, 0.095155", \
           "0.122210, 0.121257, 0.117631, 0.111068, 0.105066, 0.102080, 0.099734", \
           "0.129323, 0.128370, 0.124744, 0.118181, 0.112179, 0.109193, 0.106847", \
           "0.140508, 0.139555, 0.135929, 0.129366, 0.123364, 0.120378, 0.118032", \
           "0.151028, 0.150074, 0.146448, 0.139885, 0.133883, 0.130897, 0.128551", \
           "0.162013, 0.161059, 0.157433, 0.150871, 0.144868, 0.141883, 0.139537" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004494;
      max_transition : 0.306000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.018150, 0.019347, 0.022396, 0.027843, 0.037761, 0.048112, 0.060940", \
           "0.017068, 0.018265, 0.021314, 0.026761, 0.036680, 0.047031, 0.059859", \
           "0.013134, 0.014331, 0.017380, 0.022827, 0.032746, 0.043096, 0.055925", \
           "0.006154, 0.007351, 0.010400, 0.015847, 0.025766, 0.036117, 0.048945", \
           "0.000000, 0.000000, 0.001493, 0.006941, 0.016859, 0.027210, 0.040038", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009192, 0.019542, 0.032371", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000679, 0.011029, 0.023857" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.021105, 0.022496, 0.026041, 0.032375, 0.043909, 0.055944, 0.070861", \
           "0.019847, 0.021238, 0.024784, 0.031118, 0.042651, 0.054687, 0.069603", \
           "0.015272, 0.016664, 0.020209, 0.026543, 0.038076, 0.050112, 0.065029", \
           "0.007156, 0.008548, 0.012093, 0.018427, 0.029960, 0.041996, 0.056913", \
           "0.000000, 0.000000, 0.001737, 0.008070, 0.019604, 0.031640, 0.046556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010688, 0.022724, 0.037640", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000789, 0.012825, 0.027741" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.167054, 0.165672, 0.161119, 0.156474, 0.152541, 0.151010, 0.150900", \
           "0.168295, 0.166914, 0.162360, 0.157715, 0.153782, 0.152251, 0.152141", \
           "0.172879, 0.171498, 0.166944, 0.162299, 0.158366, 0.156835, 0.156725", \
           "0.181062, 0.179680, 0.175127, 0.170481, 0.166549, 0.165018, 0.164908", \
           "0.192070, 0.190688, 0.186134, 0.181489, 0.177556, 0.176026, 0.175916", \
           "0.201638, 0.200257, 0.195703, 0.191058, 0.187125, 0.185594, 0.185484", \
           "0.212416, 0.211034, 0.206480, 0.201835, 0.197902, 0.196372, 0.196262" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.160326, 0.158959, 0.155312, 0.150234, 0.144924, 0.141232, 0.136779", \
           "0.161567, 0.160200, 0.156553, 0.151475, 0.146165, 0.142473, 0.138020", \
           "0.166151, 0.164784, 0.161137, 0.156059, 0.150749, 0.147057, 0.142604", \
           "0.174334, 0.172967, 0.169320, 0.164242, 0.158932, 0.155240, 0.150787", \
           "0.185341, 0.183974, 0.180327, 0.175249, 0.169939, 0.166247, 0.161794", \
           "0.194910, 0.193543, 0.189896, 0.184818, 0.179508, 0.175816, 0.171363", \
           "0.205687, 0.204320, 0.200673, 0.195595, 0.190285, 0.186593, 0.182140" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049642, 0.049642, 0.049642, 0.049642, 0.049642, 0.049642, 0.049642");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005699;
      max_transition : 0.306000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.552537, 0.553520, 0.557197, 0.564274, 0.577903, 0.593450, 0.614611", \
            "0.550028, 0.551011, 0.554688, 0.561765, 0.575394, 0.590941, 0.612102", \
            "0.540902, 0.541885, 0.545561, 0.552638, 0.566267, 0.581814, 0.602975", \
            "0.524711, 0.525694, 0.529370, 0.536447, 0.550076, 0.567011, 0.593684", \
            "0.504049, 0.505032, 0.508709, 0.515786, 0.538474, 0.560730, 0.587403", \
            "0.491134, 0.491169, 0.495714, 0.508847, 0.534105, 0.556360, 0.583034", \
            "0.487737, 0.487771, 0.492317, 0.505974, 0.531232, 0.553487, 0.580161" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.581618, 0.582653, 0.586523, 0.593973, 0.608319, 0.624684, 0.646959", \
            "0.578977, 0.580012, 0.583882, 0.591332, 0.605677, 0.622043, 0.644318", \
            "0.569370, 0.570405, 0.574275, 0.581725, 0.596071, 0.612436, 0.634711", \
            "0.552327, 0.553362, 0.557232, 0.564681, 0.579027, 0.595393, 0.617668", \
            "0.530578, 0.531613, 0.535483, 0.542933, 0.562682, 0.582711, 0.606718", \
            "0.516983, 0.517020, 0.521804, 0.535126, 0.557858, 0.577887, 0.601894", \
            "0.513407, 0.513443, 0.518228, 0.531550, 0.554282, 0.574311, 0.598318" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116372, 0.114708, 0.108024, 0.098515, 0.087554, 0.079229, 0.069869", \
            "0.117879, 0.116216, 0.109531, 0.100023, 0.089062, 0.080736, 0.071377", \
            "0.123378, 0.121714, 0.115029, 0.105521, 0.094560, 0.086234, 0.076875", \
            "0.131912, 0.130248, 0.123564, 0.114055, 0.103094, 0.094769, 0.085409", \
            "0.145337, 0.143673, 0.136988, 0.127480, 0.116519, 0.108194, 0.098834", \
            "0.157959, 0.156295, 0.149611, 0.140103, 0.129141, 0.120816, 0.111456", \
            "0.171164, 0.169500, 0.162816, 0.153308, 0.142347, 0.134021, 0.124662" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.109538, 0.108084, 0.102240, 0.092110, 0.079965, 0.070255, 0.060164", \
            "0.111046, 0.109591, 0.103747, 0.093617, 0.081473, 0.071763, 0.061672", \
            "0.116544, 0.115090, 0.109245, 0.099116, 0.086971, 0.077261, 0.067170", \
            "0.125078, 0.123624, 0.117779, 0.107650, 0.095505, 0.085795, 0.075704", \
            "0.138503, 0.137049, 0.131204, 0.121075, 0.108930, 0.099220, 0.089129", \
            "0.151125, 0.149671, 0.143827, 0.133697, 0.121552, 0.111842, 0.101752", \
            "0.164331, 0.162876, 0.157032, 0.146902, 0.134757, 0.125048, 0.114957" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.958573, 2.958573, 2.958573, 2.958573, 2.958573, 2.958573, 2.958573");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("5.234584, 5.234584, 5.234584, 5.234584, 5.234584, 5.234584, 5.234584");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002168;
      max_transition : 0.306000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.167893, 0.167926, 0.172276, 0.184386, 0.205052, 0.223261, 0.245085", \
            "0.166959, 0.166992, 0.171342, 0.183452, 0.204118, 0.222327, 0.244151", \
            "0.166547, 0.166580, 0.170930, 0.183040, 0.203706, 0.221915, 0.243739", \
            "0.167199, 0.167232, 0.171582, 0.183692, 0.204358, 0.222566, 0.244390", \
            "0.170533, 0.170566, 0.174916, 0.187027, 0.207692, 0.225901, 0.247725", \
            "0.174253, 0.174287, 0.178637, 0.190747, 0.211412, 0.229621, 0.251445", \
            "0.180002, 0.180035, 0.184385, 0.196495, 0.217160, 0.235369, 0.257193" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.146804, 0.146861, 0.145296, 0.137516, 0.124181, 0.109243, 0.093324", \
            "0.148058, 0.148114, 0.146550, 0.138770, 0.125434, 0.110497, 0.094577", \
            "0.152890, 0.152946, 0.151381, 0.143602, 0.130266, 0.115329, 0.099409", \
            "0.159758, 0.159815, 0.158250, 0.150471, 0.137135, 0.122197, 0.106278", \
            "0.170826, 0.170883, 0.169318, 0.161539, 0.148203, 0.133266, 0.117346", \
            "0.181457, 0.181513, 0.179948, 0.172169, 0.158833, 0.143896, 0.127976", \
            "0.192437, 0.192493, 0.190929, 0.183149, 0.169814, 0.154876, 0.138957" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.140840, 0.140751, 0.139733, 0.133319, 0.121946, 0.110263, 0.096031", \
            "0.142094, 0.142004, 0.140987, 0.134573, 0.123200, 0.111517, 0.097285", \
            "0.146926, 0.146836, 0.145819, 0.139405, 0.128032, 0.116349, 0.102117", \
            "0.153794, 0.153705, 0.152687, 0.146274, 0.134900, 0.123218, 0.108985", \
            "0.164862, 0.164773, 0.163755, 0.157342, 0.145969, 0.134286, 0.120053", \
            "0.175493, 0.175403, 0.174386, 0.167972, 0.156599, 0.144916, 0.130684", \
            "0.186473, 0.186384, 0.185366, 0.178952, 0.167579, 0.155896, 0.141664" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.350971, 0.350935, 0.346101, 0.332645, 0.309684, 0.289452, 0.265203", \
            "0.352009, 0.351972, 0.347139, 0.333683, 0.310722, 0.290490, 0.266241", \
            "0.352467, 0.352430, 0.347597, 0.334141, 0.311179, 0.290947, 0.266698", \
            "0.351743, 0.351706, 0.346873, 0.333417, 0.310455, 0.290223, 0.265974", \
            "0.348038, 0.348001, 0.343168, 0.329712, 0.306750, 0.286518, 0.262269", \
            "0.343904, 0.343868, 0.339034, 0.325578, 0.302617, 0.282385, 0.258136", \
            "0.337517, 0.337481, 0.332647, 0.319192, 0.296230, 0.275998, 0.251749" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274, 0.178274");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558, 0.350558");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002181;
      max_transition : 0.306000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114631, 0.115855, 0.120011, 0.126986, 0.138002, 0.148211, 0.160548", \
           "0.113376, 0.114600, 0.118756, 0.125730, 0.136746, 0.146956, 0.159293", \
           "0.108792, 0.110016, 0.114172, 0.121147, 0.132163, 0.142372, 0.154709", \
           "0.101679, 0.102903, 0.107060, 0.114034, 0.125050, 0.135259, 0.147596", \
           "0.090472, 0.091696, 0.095853, 0.102827, 0.113843, 0.124052, 0.136389", \
           "0.079981, 0.081204, 0.085361, 0.092335, 0.103351, 0.113560, 0.125897", \
           "0.068980, 0.070204, 0.074360, 0.081334, 0.092350, 0.102560, 0.114897" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114573, 0.115403, 0.119165, 0.126719, 0.138758, 0.149736, 0.162629", \
           "0.113318, 0.114148, 0.117910, 0.125463, 0.137503, 0.148481, 0.161374", \
           "0.108734, 0.109564, 0.113326, 0.120880, 0.132919, 0.143897, 0.156790", \
           "0.101621, 0.102451, 0.106213, 0.113767, 0.125806, 0.136784, 0.149677", \
           "0.090415, 0.091244, 0.095006, 0.102560, 0.114599, 0.125577, 0.138470", \
           "0.079923, 0.080753, 0.084515, 0.092068, 0.104107, 0.115085, 0.127978", \
           "0.068922, 0.069752, 0.073514, 0.081067, 0.093107, 0.104085, 0.116978" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.119380, 0.118136, 0.113641, 0.107075, 0.101482, 0.098288, 0.096925", \
           "0.120636, 0.119391, 0.114896, 0.108330, 0.102738, 0.099544, 0.098181", \
           "0.125217, 0.123972, 0.119477, 0.112912, 0.107319, 0.104125, 0.102762", \
           "0.132331, 0.131087, 0.126592, 0.120026, 0.114433, 0.111239, 0.109876", \
           "0.143532, 0.142287, 0.137792, 0.131227, 0.125634, 0.122440, 0.121077", \
           "0.154028, 0.152784, 0.148289, 0.141723, 0.136130, 0.132936, 0.131573", \
           "0.165030, 0.163786, 0.159291, 0.152725, 0.147132, 0.143938, 0.142575" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.119579, 0.118608, 0.115041, 0.109360, 0.104768, 0.102672, 0.100903", \
           "0.120835, 0.119864, 0.116297, 0.110616, 0.106024, 0.103928, 0.102158", \
           "0.125416, 0.124445, 0.120878, 0.115197, 0.110605, 0.108509, 0.106739", \
           "0.132530, 0.131559, 0.127992, 0.122312, 0.117719, 0.115623, 0.113854", \
           "0.143731, 0.142760, 0.139193, 0.133512, 0.128920, 0.126824, 0.125054", \
           "0.154227, 0.153257, 0.149689, 0.144009, 0.139417, 0.137321, 0.135551", \
           "0.165229, 0.164259, 0.160691, 0.155011, 0.150419, 0.148323, 0.146553" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311, 0.198311");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238, 0.225238");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002276;
      max_transition : 0.306000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.196420, 0.197689, 0.202121, 0.209429, 0.223340, 0.239792, 0.260877", \
           "0.195162, 0.196431, 0.200863, 0.208171, 0.222083, 0.238534, 0.259619", \
           "0.190588, 0.191856, 0.196288, 0.203596, 0.217508, 0.233960, 0.255044", \
           "0.182472, 0.183740, 0.188172, 0.195480, 0.209392, 0.225844, 0.246929", \
           "0.172115, 0.173384, 0.177816, 0.185124, 0.199036, 0.215487, 0.236572", \
           "0.163200, 0.164468, 0.168900, 0.176208, 0.190120, 0.206571, 0.227656", \
           "0.153300, 0.154569, 0.159001, 0.166309, 0.180221, 0.196672, 0.217757" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.202812, 0.203753, 0.207271, 0.214043, 0.227085, 0.241963, 0.262213", \
           "0.201554, 0.202495, 0.206013, 0.212786, 0.225827, 0.240705, 0.260955", \
           "0.196980, 0.197920, 0.201439, 0.208211, 0.221253, 0.236131, 0.256380", \
           "0.188864, 0.189805, 0.193323, 0.200095, 0.213137, 0.228015, 0.248265", \
           "0.178507, 0.179448, 0.182966, 0.189739, 0.202780, 0.217658, 0.237908", \
           "0.169592, 0.170532, 0.174050, 0.180823, 0.193865, 0.208742, 0.228992", \
           "0.159692, 0.160633, 0.164151, 0.170924, 0.183965, 0.198843, 0.219093" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120168, 0.118898, 0.114237, 0.106504, 0.099007, 0.094019, 0.090554", \
           "0.121431, 0.120160, 0.115500, 0.107766, 0.100270, 0.095281, 0.091817", \
           "0.126010, 0.124740, 0.120079, 0.112346, 0.104849, 0.099861, 0.096396", \
           "0.133123, 0.131852, 0.127192, 0.119458, 0.111962, 0.106974, 0.103509", \
           "0.144308, 0.143037, 0.138377, 0.130643, 0.123147, 0.118159, 0.114694", \
           "0.154827, 0.153557, 0.148896, 0.141163, 0.133666, 0.128678, 0.125213", \
           "0.165813, 0.164542, 0.159882, 0.152148, 0.144652, 0.139663, 0.136199" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.116368, 0.115415, 0.111789, 0.105226, 0.099224, 0.096238, 0.093892", \
           "0.117631, 0.116677, 0.113052, 0.106489, 0.100486, 0.097501, 0.095155", \
           "0.122210, 0.121257, 0.117631, 0.111068, 0.105066, 0.102080, 0.099734", \
           "0.129323, 0.128370, 0.124744, 0.118181, 0.112179, 0.109193, 0.106847", \
           "0.140508, 0.139555, 0.135929, 0.129366, 0.123364, 0.120378, 0.118032", \
           "0.151028, 0.150074, 0.146448, 0.139885, 0.133883, 0.130897, 0.128551", \
           "0.162013, 0.161059, 0.157433, 0.150871, 0.144868, 0.141883, 0.139537" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.196420, 0.197689, 0.202121, 0.209429, 0.223340, 0.239792, 0.260877", \
           "0.195162, 0.196431, 0.200863, 0.208171, 0.222083, 0.238534, 0.259619", \
           "0.190588, 0.191856, 0.196288, 0.203596, 0.217508, 0.233960, 0.255044", \
           "0.182472, 0.183740, 0.188172, 0.195480, 0.209392, 0.225844, 0.246929", \
           "0.172115, 0.173384, 0.177816, 0.185124, 0.199036, 0.215487, 0.236572", \
           "0.163200, 0.164468, 0.168900, 0.176208, 0.190120, 0.206571, 0.227656", \
           "0.153300, 0.154569, 0.159001, 0.166309, 0.180221, 0.196672, 0.217757" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.202812, 0.203753, 0.207271, 0.214043, 0.227085, 0.241963, 0.262213", \
           "0.201554, 0.202495, 0.206013, 0.212786, 0.225827, 0.240705, 0.260955", \
           "0.196980, 0.197920, 0.201439, 0.208211, 0.221253, 0.236131, 0.256380", \
           "0.188864, 0.189805, 0.193323, 0.200095, 0.213137, 0.228015, 0.248265", \
           "0.178507, 0.179448, 0.182966, 0.189739, 0.202780, 0.217658, 0.237908", \
           "0.169592, 0.170532, 0.174050, 0.180823, 0.193865, 0.208742, 0.228992", \
           "0.159692, 0.160633, 0.164151, 0.170924, 0.183965, 0.198843, 0.219093" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.120168, 0.118898, 0.114237, 0.106504, 0.099007, 0.094019, 0.090554", \
           "0.121431, 0.120160, 0.115500, 0.107766, 0.100270, 0.095281, 0.091817", \
           "0.126010, 0.124740, 0.120079, 0.112346, 0.104849, 0.099861, 0.096396", \
           "0.133123, 0.131852, 0.127192, 0.119458, 0.111962, 0.106974, 0.103509", \
           "0.144308, 0.143037, 0.138377, 0.130643, 0.123147, 0.118159, 0.114694", \
           "0.154827, 0.153557, 0.148896, 0.141163, 0.133666, 0.128678, 0.125213", \
           "0.165813, 0.164542, 0.159882, 0.152148, 0.144652, 0.139663, 0.136199" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.116368, 0.115415, 0.111789, 0.105226, 0.099224, 0.096238, 0.093892", \
           "0.117631, 0.116677, 0.113052, 0.106489, 0.100486, 0.097501, 0.095155", \
           "0.122210, 0.121257, 0.117631, 0.111068, 0.105066, 0.102080, 0.099734", \
           "0.129323, 0.128370, 0.124744, 0.118181, 0.112179, 0.109193, 0.106847", \
           "0.140508, 0.139555, 0.135929, 0.129366, 0.123364, 0.120378, 0.118032", \
           "0.151028, 0.150074, 0.146448, 0.139885, 0.133883, 0.130897, 0.128551", \
           "0.162013, 0.161059, 0.157433, 0.150871, 0.144868, 0.141883, 0.139537" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278, 0.364278");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972, 0.186972");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004494;
      max_transition : 0.306000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.018150, 0.019347, 0.022396, 0.027843, 0.037761, 0.048112, 0.060940", \
           "0.017068, 0.018265, 0.021314, 0.026761, 0.036680, 0.047031, 0.059859", \
           "0.013134, 0.014331, 0.017380, 0.022827, 0.032746, 0.043096, 0.055925", \
           "0.006154, 0.007351, 0.010400, 0.015847, 0.025766, 0.036117, 0.048945", \
           "0.000000, 0.000000, 0.001493, 0.006941, 0.016859, 0.027210, 0.040038", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009192, 0.019542, 0.032371", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000679, 0.011029, 0.023857" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.021105, 0.022496, 0.026041, 0.032375, 0.043909, 0.055944, 0.070861", \
           "0.019847, 0.021238, 0.024784, 0.031118, 0.042651, 0.054687, 0.069603", \
           "0.015272, 0.016664, 0.020209, 0.026543, 0.038076, 0.050112, 0.065029", \
           "0.007156, 0.008548, 0.012093, 0.018427, 0.029960, 0.041996, 0.056913", \
           "0.000000, 0.000000, 0.001737, 0.008070, 0.019604, 0.031640, 0.046556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010688, 0.022724, 0.037640", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000789, 0.012825, 0.027741" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.167054, 0.165672, 0.161119, 0.156474, 0.152541, 0.151010, 0.150900", \
           "0.168295, 0.166914, 0.162360, 0.157715, 0.153782, 0.152251, 0.152141", \
           "0.172879, 0.171498, 0.166944, 0.162299, 0.158366, 0.156835, 0.156725", \
           "0.181062, 0.179680, 0.175127, 0.170481, 0.166549, 0.165018, 0.164908", \
           "0.192070, 0.190688, 0.186134, 0.181489, 0.177556, 0.176026, 0.175916", \
           "0.201638, 0.200257, 0.195703, 0.191058, 0.187125, 0.185594, 0.185484", \
           "0.212416, 0.211034, 0.206480, 0.201835, 0.197902, 0.196372, 0.196262" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.160326, 0.158959, 0.155312, 0.150234, 0.144924, 0.141232, 0.136779", \
           "0.161567, 0.160200, 0.156553, 0.151475, 0.146165, 0.142473, 0.138020", \
           "0.166151, 0.164784, 0.161137, 0.156059, 0.150749, 0.147057, 0.142604", \
           "0.174334, 0.172967, 0.169320, 0.164242, 0.158932, 0.155240, 0.150787", \
           "0.185341, 0.183974, 0.180327, 0.175249, 0.169939, 0.166247, 0.161794", \
           "0.194910, 0.193543, 0.189896, 0.184818, 0.179508, 0.175816, 0.171363", \
           "0.205687, 0.204320, 0.200673, 0.195595, 0.190285, 0.186593, 0.182140" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676, 0.081676");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302, 0.052302");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420, 0.083420");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049642, 0.049642, 0.049642, 0.049642, 0.049642, 0.049642, 0.049642");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002700;
      max_transition : 0.306000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964", \
            "0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964, 0.531964" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489", \
            "0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489, 0.457489" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.045248, 0.045257, 0.046466, 0.049830, 0.055570, 0.060628, 0.066690", \
            "0.044989, 0.044998, 0.046206, 0.049570, 0.055311, 0.060369, 0.066431", \
            "0.044874, 0.044883, 0.046092, 0.049456, 0.055196, 0.060254, 0.066316", \
            "0.045055, 0.045064, 0.046273, 0.049637, 0.055377, 0.060435, 0.066497", \
            "0.045981, 0.045991, 0.047199, 0.050563, 0.056303, 0.061361, 0.067424", \
            "0.047015, 0.047024, 0.048232, 0.051596, 0.057337, 0.062395, 0.068457", \
            "0.048612, 0.048621, 0.049829, 0.053193, 0.058933, 0.063991, 0.070054" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.045248, 0.045257, 0.046466, 0.049830, 0.055570, 0.060628, 0.066690", \
            "0.044989, 0.044998, 0.046206, 0.049570, 0.055311, 0.060369, 0.066431", \
            "0.044874, 0.044883, 0.046092, 0.049456, 0.055196, 0.060254, 0.066316", \
            "0.045055, 0.045064, 0.046273, 0.049637, 0.055377, 0.060435, 0.066497", \
            "0.045981, 0.045991, 0.047199, 0.050563, 0.056303, 0.061361, 0.067424", \
            "0.047015, 0.047024, 0.048232, 0.051596, 0.057337, 0.062395, 0.068457", \
            "0.048612, 0.048621, 0.049829, 0.053193, 0.058933, 0.063991, 0.070054" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.045248, 0.045257, 0.046466, 0.049830, 0.055570, 0.060628, 0.066690", \
            "0.044989, 0.044998, 0.046206, 0.049570, 0.055311, 0.060369, 0.066431", \
            "0.044874, 0.044883, 0.046092, 0.049456, 0.055196, 0.060254, 0.066316", \
            "0.045055, 0.045064, 0.046273, 0.049637, 0.055377, 0.060435, 0.066497", \
            "0.045981, 0.045991, 0.047199, 0.050563, 0.056303, 0.061361, 0.067424", \
            "0.047015, 0.047024, 0.048232, 0.051596, 0.057337, 0.062395, 0.068457", \
            "0.048612, 0.048621, 0.049829, 0.053193, 0.058933, 0.063991, 0.070054" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.045248, 0.045257, 0.046466, 0.049830, 0.055570, 0.060628, 0.066690", \
            "0.044989, 0.044998, 0.046206, 0.049570, 0.055311, 0.060369, 0.066431", \
            "0.044874, 0.044883, 0.046092, 0.049456, 0.055196, 0.060254, 0.066316", \
            "0.045055, 0.045064, 0.046273, 0.049637, 0.055377, 0.060435, 0.066497", \
            "0.045981, 0.045991, 0.047199, 0.050563, 0.056303, 0.061361, 0.067424", \
            "0.047015, 0.047024, 0.048232, 0.051596, 0.057337, 0.062395, 0.068457", \
            "0.048612, 0.048621, 0.049829, 0.053193, 0.058933, 0.063991, 0.070054" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.045248, 0.045257, 0.046466, 0.049830, 0.055570, 0.060628, 0.066690", \
            "0.044989, 0.044998, 0.046206, 0.049570, 0.055311, 0.060369, 0.066431", \
            "0.044874, 0.044883, 0.046092, 0.049456, 0.055196, 0.060254, 0.066316", \
            "0.045055, 0.045064, 0.046273, 0.049637, 0.055377, 0.060435, 0.066497", \
            "0.045981, 0.045991, 0.047199, 0.050563, 0.056303, 0.061361, 0.067424", \
            "0.047015, 0.047024, 0.048232, 0.051596, 0.057337, 0.062395, 0.068457", \
            "0.048612, 0.048621, 0.049829, 0.053193, 0.058933, 0.063991, 0.070054" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("52.197945, 52.197945, 52.197945, 52.197945, 52.197945, 52.197945, 52.197945");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.372892, 2.372892, 2.372892, 2.372892, 2.372892, 2.372892, 2.372892");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004181;
      max_transition : 0.306000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.019656, 0.020863, 0.023990, 0.029518, 0.039609, 0.050441, 0.063622", \
           "0.018574, 0.019782, 0.022909, 0.028436, 0.038528, 0.049360, 0.062541", \
           "0.014640, 0.015847, 0.018975, 0.024502, 0.034593, 0.045426, 0.058607", \
           "0.007660, 0.008868, 0.011995, 0.017522, 0.027614, 0.038446, 0.051627", \
           "0.000000, 0.000000, 0.003088, 0.008616, 0.018707, 0.029539, 0.042720", \
           "0.000000, 0.000000, 0.000000, 0.000948, 0.011039, 0.021872, 0.035053", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002526, 0.013358, 0.026539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.022856, 0.024260, 0.027896, 0.034323, 0.046057, 0.058653, 0.073980", \
           "0.021598, 0.023002, 0.026638, 0.033065, 0.044799, 0.057395, 0.072722", \
           "0.017023, 0.018427, 0.022063, 0.028491, 0.040225, 0.052820, 0.068147", \
           "0.008907, 0.010311, 0.013948, 0.020375, 0.032109, 0.044705, 0.060031", \
           "0.000000, 0.000000, 0.003591, 0.010018, 0.021752, 0.034348, 0.049675", \
           "0.000000, 0.000000, 0.000000, 0.001102, 0.012837, 0.025432, 0.040759", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002937, 0.015533, 0.030860" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.166909, 0.165523, 0.160935, 0.156256, 0.152365, 0.150825, 0.150739", \
           "0.168150, 0.166764, 0.162177, 0.157497, 0.153606, 0.152066, 0.151980", \
           "0.172734, 0.171348, 0.166761, 0.162081, 0.158190, 0.156650, 0.156564", \
           "0.180917, 0.179531, 0.174943, 0.170264, 0.166373, 0.164833, 0.164747", \
           "0.191925, 0.190538, 0.185951, 0.181272, 0.177380, 0.175841, 0.175754", \
           "0.201493, 0.200107, 0.195520, 0.190840, 0.186949, 0.185409, 0.185323", \
           "0.212271, 0.210884, 0.206297, 0.201618, 0.197726, 0.196187, 0.196100" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.159735, 0.158332, 0.154617, 0.149269, 0.143544, 0.139063, 0.134339", \
           "0.160976, 0.159573, 0.155858, 0.150511, 0.144785, 0.140305, 0.135580", \
           "0.165560, 0.164157, 0.160442, 0.155095, 0.149369, 0.144889, 0.140164", \
           "0.173742, 0.172340, 0.168625, 0.163277, 0.157551, 0.153071, 0.148347", \
           "0.184750, 0.183347, 0.179632, 0.174285, 0.168559, 0.164079, 0.159354", \
           "0.194319, 0.192916, 0.189201, 0.183853, 0.178128, 0.173647, 0.168923", \
           "0.205096, 0.203693, 0.199978, 0.194631, 0.188905, 0.184425, 0.179700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.112027, 0.112027, 0.112027, 0.112027, 0.112027, 0.112027, 0.112027");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.070940, 0.070940, 0.070940, 0.070940, 0.070940, 0.070940, 0.070940");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007857;
      max_transition : 0.306000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.607791, 0.608872, 0.612916, 0.620702, 0.635693, 0.652795, 0.676072", \
            "0.605031, 0.606113, 0.610157, 0.617942, 0.632933, 0.650035, 0.673312", \
            "0.594992, 0.596073, 0.600117, 0.607902, 0.622894, 0.639996, 0.663273", \
            "0.577182, 0.578263, 0.582307, 0.590092, 0.605083, 0.623712, 0.653053", \
            "0.554454, 0.555536, 0.559580, 0.567365, 0.592322, 0.616802, 0.646144", \
            "0.540247, 0.540285, 0.545286, 0.559732, 0.587516, 0.611997, 0.641338", \
            "0.536510, 0.536548, 0.541549, 0.556571, 0.584355, 0.608836, 0.638177" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.639780, 0.640918, 0.645175, 0.653370, 0.669150, 0.687153, 0.711655", \
            "0.636875, 0.638013, 0.642270, 0.650465, 0.666245, 0.684247, 0.708750", \
            "0.626307, 0.627446, 0.631702, 0.639897, 0.655678, 0.673680, 0.698182", \
            "0.607560, 0.608698, 0.612955, 0.621150, 0.636930, 0.654932, 0.679435", \
            "0.583636, 0.584774, 0.589031, 0.597226, 0.618950, 0.640982, 0.667389", \
            "0.568681, 0.568721, 0.573985, 0.588638, 0.613644, 0.635676, 0.662083", \
            "0.564748, 0.564788, 0.570051, 0.584705, 0.609710, 0.631743, 0.658150" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.128009, 0.126179, 0.118826, 0.108367, 0.096310, 0.087152, 0.076856", \
            "0.129667, 0.127837, 0.120484, 0.110025, 0.097968, 0.088810, 0.078515", \
            "0.135715, 0.133885, 0.126532, 0.116073, 0.104016, 0.094858, 0.084563", \
            "0.145103, 0.143273, 0.135920, 0.125461, 0.113404, 0.104245, 0.093950", \
            "0.159870, 0.158040, 0.150687, 0.140228, 0.128171, 0.119013, 0.108718", \
            "0.173755, 0.171925, 0.164572, 0.154113, 0.142056, 0.132897, 0.122602", \
            "0.188280, 0.186450, 0.179097, 0.168638, 0.156581, 0.147423, 0.137128" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.120492, 0.118892, 0.112463, 0.101321, 0.087961, 0.077281, 0.066181", \
            "0.122150, 0.120551, 0.114122, 0.102979, 0.089620, 0.078939, 0.067839", \
            "0.128199, 0.126599, 0.120170, 0.109027, 0.095668, 0.084987, 0.073887", \
            "0.137586, 0.135986, 0.129557, 0.118415, 0.105055, 0.094375, 0.083275", \
            "0.152354, 0.150754, 0.144325, 0.133182, 0.119823, 0.109142, 0.098042", \
            "0.166238, 0.164638, 0.158209, 0.147067, 0.133707, 0.123027, 0.111927", \
            "0.180764, 0.179164, 0.172735, 0.161592, 0.148233, 0.137552, 0.126452" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.366859, 2.366859, 2.366859, 2.366859, 2.366859, 2.366859, 2.366859");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.187667, 4.187667, 4.187667, 4.187667, 4.187667, 4.187667, 4.187667");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026255;
      max_transition : 0.306000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116420, 0.116846, 0.120971, 0.129765, 0.146059, 0.161468, 0.182458", \
            "0.115382, 0.115808, 0.119933, 0.128727, 0.145022, 0.160430, 0.181420", \
            "0.114924, 0.115350, 0.119475, 0.128270, 0.144564, 0.159972, 0.180962", \
            "0.115648, 0.116074, 0.120199, 0.128994, 0.145288, 0.160696, 0.181686", \
            "0.119353, 0.119780, 0.123904, 0.132699, 0.148993, 0.164401, 0.185391", \
            "0.123487, 0.123913, 0.128038, 0.136832, 0.153126, 0.168535, 0.189525", \
            "0.129874, 0.130300, 0.134424, 0.143219, 0.159513, 0.174921, 0.195911" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.101079, 0.101116, 0.105949, 0.119405, 0.142367, 0.162599, 0.186848", \
            "0.100042, 0.100078, 0.104912, 0.118367, 0.141329, 0.161561, 0.185810", \
            "0.099584, 0.099621, 0.104454, 0.117910, 0.140872, 0.161103, 0.185352", \
            "0.100308, 0.100345, 0.105178, 0.118634, 0.141596, 0.161827, 0.186076", \
            "0.104013, 0.104050, 0.108883, 0.122339, 0.145301, 0.165533, 0.189781", \
            "0.108146, 0.108183, 0.113016, 0.126472, 0.149434, 0.169666, 0.193915", \
            "0.114533, 0.114570, 0.119403, 0.132859, 0.155821, 0.176053, 0.200302" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.133925, 0.133950, 0.132998, 0.128955, 0.119550, 0.108371, 0.095612", \
            "0.135179, 0.135204, 0.134251, 0.130209, 0.120804, 0.109624, 0.096866", \
            "0.140011, 0.140036, 0.139083, 0.135041, 0.125636, 0.114456, 0.101698", \
            "0.146880, 0.146904, 0.145952, 0.141909, 0.132504, 0.121325, 0.108566", \
            "0.157948, 0.157972, 0.157020, 0.152978, 0.143572, 0.132393, 0.119634", \
            "0.168578, 0.168603, 0.167650, 0.163608, 0.154203, 0.143023, 0.130265", \
            "0.179558, 0.179583, 0.178630, 0.174588, 0.165183, 0.154003, 0.141245" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.137841, 0.137649, 0.136512, 0.132718, 0.123802, 0.113708, 0.101987", \
            "0.139094, 0.138902, 0.137766, 0.133972, 0.125056, 0.114962, 0.103240", \
            "0.143926, 0.143734, 0.142598, 0.138804, 0.129888, 0.119794, 0.108072", \
            "0.150795, 0.150603, 0.149466, 0.145672, 0.136757, 0.126663, 0.114941", \
            "0.161863, 0.161671, 0.160534, 0.156740, 0.147825, 0.137731, 0.126009", \
            "0.172493, 0.172301, 0.171165, 0.167371, 0.158455, 0.148361, 0.136639", \
            "0.183473, 0.183281, 0.182145, 0.178351, 0.169435, 0.159341, 0.147620" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116420, 0.116846, 0.120971, 0.129765, 0.146059, 0.161468, 0.182458", \
            "0.115382, 0.115808, 0.119933, 0.128727, 0.145022, 0.160430, 0.181420", \
            "0.114924, 0.115350, 0.119475, 0.128270, 0.144564, 0.159972, 0.180962", \
            "0.115648, 0.116074, 0.120199, 0.128994, 0.145288, 0.160696, 0.181686", \
            "0.119353, 0.119780, 0.123904, 0.132699, 0.148993, 0.164401, 0.185391", \
            "0.123487, 0.123913, 0.128038, 0.136832, 0.153126, 0.168535, 0.189525", \
            "0.129874, 0.130300, 0.134424, 0.143219, 0.159513, 0.174921, 0.195911" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.101079, 0.101116, 0.105949, 0.119405, 0.142367, 0.162599, 0.186848", \
            "0.100042, 0.100078, 0.104912, 0.118367, 0.141329, 0.161561, 0.185810", \
            "0.099584, 0.099621, 0.104454, 0.117910, 0.140872, 0.161103, 0.185352", \
            "0.100308, 0.100345, 0.105178, 0.118634, 0.141596, 0.161827, 0.186076", \
            "0.104013, 0.104050, 0.108883, 0.122339, 0.145301, 0.165533, 0.189781", \
            "0.108146, 0.108183, 0.113016, 0.126472, 0.149434, 0.169666, 0.193915", \
            "0.114533, 0.114570, 0.119403, 0.132859, 0.155821, 0.176053, 0.200302" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.133925, 0.133950, 0.132998, 0.128955, 0.119550, 0.108371, 0.095612", \
            "0.135179, 0.135204, 0.134251, 0.130209, 0.120804, 0.109624, 0.096866", \
            "0.140011, 0.140036, 0.139083, 0.135041, 0.125636, 0.114456, 0.101698", \
            "0.146880, 0.146904, 0.145952, 0.141909, 0.132504, 0.121325, 0.108566", \
            "0.157948, 0.157972, 0.157020, 0.152978, 0.143572, 0.132393, 0.119634", \
            "0.168578, 0.168603, 0.167650, 0.163608, 0.154203, 0.143023, 0.130265", \
            "0.179558, 0.179583, 0.178630, 0.174588, 0.165183, 0.154003, 0.141245" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.137841, 0.137649, 0.136512, 0.132718, 0.123802, 0.113708, 0.101987", \
            "0.139094, 0.138902, 0.137766, 0.133972, 0.125056, 0.114962, 0.103240", \
            "0.143926, 0.143734, 0.142598, 0.138804, 0.129888, 0.119794, 0.108072", \
            "0.150795, 0.150603, 0.149466, 0.145672, 0.136757, 0.126663, 0.114941", \
            "0.161863, 0.161671, 0.160534, 0.156740, 0.147825, 0.137731, 0.126009", \
            "0.172493, 0.172301, 0.171165, 0.167371, 0.158455, 0.148361, 0.136639", \
            "0.183473, 0.183281, 0.182145, 0.178351, 0.169435, 0.159341, 0.147620" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.350971, 0.350935, 0.346101, 0.332645, 0.309684, 0.289452, 0.265203", \
            "0.352009, 0.351972, 0.347139, 0.333683, 0.310722, 0.290490, 0.266241", \
            "0.352467, 0.352430, 0.347597, 0.334141, 0.311179, 0.290947, 0.266698", \
            "0.351743, 0.351706, 0.346873, 0.333417, 0.310455, 0.290223, 0.265974", \
            "0.348038, 0.348001, 0.343168, 0.329712, 0.306750, 0.286518, 0.262269", \
            "0.343904, 0.343868, 0.339034, 0.325578, 0.302617, 0.282385, 0.258136", \
            "0.337517, 0.337481, 0.332647, 0.319192, 0.296230, 0.275998, 0.251749" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.316295, 1.316295, 1.316295, 1.316295, 1.316295, 1.316295, 1.316295");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.101418, 1.101418, 1.101418, 1.101418, 1.101418, 1.101418, 1.101418");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004181;
      max_transition : 0.306000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.019656, 0.020863, 0.023990, 0.029518, 0.039609, 0.050441, 0.063622", \
           "0.018574, 0.019782, 0.022909, 0.028436, 0.038528, 0.049360, 0.062541", \
           "0.014640, 0.015847, 0.018975, 0.024502, 0.034593, 0.045426, 0.058607", \
           "0.007660, 0.008868, 0.011995, 0.017522, 0.027614, 0.038446, 0.051627", \
           "0.000000, 0.000000, 0.003088, 0.008616, 0.018707, 0.029539, 0.042720", \
           "0.000000, 0.000000, 0.000000, 0.000948, 0.011039, 0.021872, 0.035053", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002526, 0.013358, 0.026539" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.022856, 0.024260, 0.027896, 0.034323, 0.046057, 0.058653, 0.073980", \
           "0.021598, 0.023002, 0.026638, 0.033065, 0.044799, 0.057395, 0.072722", \
           "0.017023, 0.018427, 0.022063, 0.028491, 0.040225, 0.052820, 0.068147", \
           "0.008907, 0.010311, 0.013948, 0.020375, 0.032109, 0.044705, 0.060031", \
           "0.000000, 0.000000, 0.003591, 0.010018, 0.021752, 0.034348, 0.049675", \
           "0.000000, 0.000000, 0.000000, 0.001102, 0.012837, 0.025432, 0.040759", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.002937, 0.015533, 0.030860" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.166909, 0.165523, 0.160935, 0.156256, 0.152365, 0.150825, 0.150739", \
           "0.168150, 0.166764, 0.162177, 0.157497, 0.153606, 0.152066, 0.151980", \
           "0.172734, 0.171348, 0.166761, 0.162081, 0.158190, 0.156650, 0.156564", \
           "0.180917, 0.179531, 0.174943, 0.170264, 0.166373, 0.164833, 0.164747", \
           "0.191925, 0.190538, 0.185951, 0.181272, 0.177380, 0.175841, 0.175754", \
           "0.201493, 0.200107, 0.195520, 0.190840, 0.186949, 0.185409, 0.185323", \
           "0.212271, 0.210884, 0.206297, 0.201618, 0.197726, 0.196187, 0.196100" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.159735, 0.158332, 0.154617, 0.149269, 0.143544, 0.139063, 0.134339", \
           "0.160976, 0.159573, 0.155858, 0.150511, 0.144785, 0.140305, 0.135580", \
           "0.165560, 0.164157, 0.160442, 0.155095, 0.149369, 0.144889, 0.140164", \
           "0.173742, 0.172340, 0.168625, 0.163277, 0.157551, 0.153071, 0.148347", \
           "0.184750, 0.183347, 0.179632, 0.174285, 0.168559, 0.164079, 0.159354", \
           "0.194319, 0.192916, 0.189201, 0.183853, 0.178128, 0.173647, 0.168923", \
           "0.205096, 0.203693, 0.199978, 0.194631, 0.188905, 0.184425, 0.179700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.112027, 0.112027, 0.112027, 0.112027, 0.112027, 0.112027, 0.112027");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.070940, 0.070940, 0.070940, 0.070940, 0.070940, 0.070940, 0.070940");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007857;
      max_transition : 0.306000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.607791, 0.608872, 0.612916, 0.620702, 0.635693, 0.652795, 0.676072", \
            "0.605031, 0.606113, 0.610157, 0.617942, 0.632933, 0.650035, 0.673312", \
            "0.594992, 0.596073, 0.600117, 0.607902, 0.622894, 0.639996, 0.663273", \
            "0.577182, 0.578263, 0.582307, 0.590092, 0.605083, 0.623712, 0.653053", \
            "0.554454, 0.555536, 0.559580, 0.567365, 0.592322, 0.616802, 0.646144", \
            "0.540247, 0.540285, 0.545286, 0.559732, 0.587516, 0.611997, 0.641338", \
            "0.536510, 0.536548, 0.541549, 0.556571, 0.584355, 0.608836, 0.638177" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.639780, 0.640918, 0.645175, 0.653370, 0.669150, 0.687153, 0.711655", \
            "0.636875, 0.638013, 0.642270, 0.650465, 0.666245, 0.684247, 0.708750", \
            "0.626307, 0.627446, 0.631702, 0.639897, 0.655678, 0.673680, 0.698182", \
            "0.607560, 0.608698, 0.612955, 0.621150, 0.636930, 0.654932, 0.679435", \
            "0.583636, 0.584774, 0.589031, 0.597226, 0.618950, 0.640982, 0.667389", \
            "0.568681, 0.568721, 0.573985, 0.588638, 0.613644, 0.635676, 0.662083", \
            "0.564748, 0.564788, 0.570051, 0.584705, 0.609710, 0.631743, 0.658150" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.128009, 0.126179, 0.118826, 0.108367, 0.096310, 0.087152, 0.076856", \
            "0.129667, 0.127837, 0.120484, 0.110025, 0.097968, 0.088810, 0.078515", \
            "0.135715, 0.133885, 0.126532, 0.116073, 0.104016, 0.094858, 0.084563", \
            "0.145103, 0.143273, 0.135920, 0.125461, 0.113404, 0.104245, 0.093950", \
            "0.159870, 0.158040, 0.150687, 0.140228, 0.128171, 0.119013, 0.108718", \
            "0.173755, 0.171925, 0.164572, 0.154113, 0.142056, 0.132897, 0.122602", \
            "0.188280, 0.186450, 0.179097, 0.168638, 0.156581, 0.147423, 0.137128" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.120492, 0.118892, 0.112463, 0.101321, 0.087961, 0.077281, 0.066181", \
            "0.122150, 0.120551, 0.114122, 0.102979, 0.089620, 0.078939, 0.067839", \
            "0.128199, 0.126599, 0.120170, 0.109027, 0.095668, 0.084987, 0.073887", \
            "0.137586, 0.135986, 0.129557, 0.118415, 0.105055, 0.094375, 0.083275", \
            "0.152354, 0.150754, 0.144325, 0.133182, 0.119823, 0.109142, 0.098042", \
            "0.166238, 0.164638, 0.158209, 0.147067, 0.133707, 0.123027, 0.111927", \
            "0.180764, 0.179164, 0.172735, 0.161592, 0.148233, 0.137552, 0.126452" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.366859, 2.366859, 2.366859, 2.366859, 2.366859, 2.366859, 2.366859");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.187667, 4.187667, 4.187667, 4.187667, 4.187667, 4.187667, 4.187667");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002746;
      max_transition : 0.306000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400", \
            "1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400, 1.017400" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024", \
            "1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024, 1.596024" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 0.459052;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 0.037268;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.524309;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.036123;
    }
  }
}
