
---------- Begin Simulation Statistics ----------
final_tick                                14324406500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201702                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   353297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.45                       # Real time elapsed on the host
host_tick_rate                              203322932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14210221                       # Number of instructions simulated
sim_ops                                      24890336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014324                       # Number of seconds simulated
sim_ticks                                 14324406500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.864881                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872096                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157402                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2419                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003164                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5719045                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.349055                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443075                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          187                       # TLB misses on write requests
system.cpu0.numCycles                        28648813                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22929768                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               75                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             23                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     75                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4210221                       # Number of instructions committed
system.cpu1.committedOps                      7962405                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.804585                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1485149                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1067841                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        15000                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     772208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          557                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       14882023                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.146960                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1426057                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu1.numCycles                        28648808                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              17456      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6236320     78.32%     78.54% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 15573      0.20%     78.74% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                10621      0.13%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 12358      0.16%     79.07% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                48240      0.61%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::MemRead                872234     10.95%     90.64% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               700261      8.79%     99.43% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            28488      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           16898      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7962405                       # Class of committed instruction
system.cpu1.tickCycles                       13766785                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1203064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2406194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1868                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              21560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26246                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18270                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23980                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       135596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       135596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4594304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4594304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4594304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45540                       # Request fanout histogram
system.membus.reqLayer4.occupancy           205822500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          242246250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429271                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429271                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429271                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13757                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13757                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13757                       # number of overall misses
system.cpu0.icache.overall_misses::total        13757                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    460462000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    460462000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    460462000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    460462000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443028                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443028                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443028                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443028                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005631                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005631                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005631                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005631                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 33471.105619                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 33471.105619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 33471.105619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 33471.105619                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13741                       # number of writebacks
system.cpu0.icache.writebacks::total            13741                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13757                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13757                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    446705000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    446705000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    446705000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    446705000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005631                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005631                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005631                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005631                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32471.105619                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32471.105619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32471.105619                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32471.105619                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13741                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    460462000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    460462000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 33471.105619                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 33471.105619                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    446705000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    446705000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32471.105619                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32471.105619                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999054                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443028                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13757                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.584357                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999054                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557981                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557981                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861499                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861499                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863018                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863018                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226391                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226391                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       232263                       # number of overall misses
system.cpu0.dcache.overall_misses::total       232263                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4378310992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4378310992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4378310992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4378310992                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095281                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038105                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19339.598270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19339.598270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18850.660639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18850.660639                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.190476                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59529                       # number of writebacks
system.cpu0.dcache.writebacks::total            59529                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8777                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217614                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217614                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221357                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221357                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3848817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3848817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4150282000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4150282000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035745                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035745                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17686.440211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17686.440211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18749.269280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18749.269280                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221341                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2574806500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2574806500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146201                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146201                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15792.386578                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15792.386578                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2391797500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2391797500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14708.706668                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14708.706668                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878339                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878339                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63350                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63350                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1803504492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1803504492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28468.894901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28468.894901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8347                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8347                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1457019500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1457019500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26489.818737                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26489.818737                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1519                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1519                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         5872                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5872                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.794480                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.794480                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    301465000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    301465000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 80541.009885                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 80541.009885                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998971                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6084375                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221357                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.486707                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998971                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983605                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983605                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       732266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          732266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       732266                       # number of overall hits
system.cpu1.icache.overall_hits::total         732266                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       693738                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        693738                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       693738                       # number of overall misses
system.cpu1.icache.overall_misses::total       693738                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9272819500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9272819500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9272819500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9272819500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1426004                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1426004                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1426004                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1426004                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.486491                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.486491                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.486491                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.486491                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13366.457510                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13366.457510                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13366.457510                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13366.457510                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       693722                       # number of writebacks
system.cpu1.icache.writebacks::total           693722                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       693738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       693738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       693738                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       693738                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8579081500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8579081500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8579081500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8579081500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.486491                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.486491                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.486491                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.486491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12366.457510                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12366.457510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12366.457510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12366.457510                       # average overall mshr miss latency
system.cpu1.icache.replacements                693722                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       732266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         732266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       693738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       693738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9272819500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9272819500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1426004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1426004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.486491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.486491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13366.457510                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13366.457510                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       693738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       693738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8579081500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8579081500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.486491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.486491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12366.457510                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12366.457510                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999018                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1426004                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           693738                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.055537                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999018                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12101770                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12101770                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1441965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1441965                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1441965                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1441965                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       311180                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        311180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       311180                       # number of overall misses
system.cpu1.dcache.overall_misses::total       311180                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6077733000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6077733000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6077733000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6077733000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1753145                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1753145                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1753145                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1753145                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19531.245581                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19531.245581                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19531.245581                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19531.245581                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       185510                       # number of writebacks
system.cpu1.dcache.writebacks::total           185510                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        36902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        36902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        36902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        36902                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       274278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       274278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       274278                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       274278                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4802559000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4802559000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4802559000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4802559000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156449                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156449                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156449                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17509.822151                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17509.822151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17509.822151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17509.822151                       # average overall mshr miss latency
system.cpu1.dcache.replacements                274260                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       835162                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         835162                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       201086                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       201086                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3085850000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3085850000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1036248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1036248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15345.921645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15345.921645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         7794                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7794                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       193292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       193292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2777939000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2777939000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14371.722575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14371.722575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       606803                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        606803                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       110094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       110094                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2991883000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2991883000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       716897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27175.713481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27175.713481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        29108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        29108                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        80986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        80986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2024620000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2024620000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24999.629566                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24999.629566                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999080                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1716241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           274276                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.257350                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999080                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14299436                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14299436                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              202675                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              690684                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              254413                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1157590                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9818                       # number of overall hits
system.l2.overall_hits::.cpu0.data             202675                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             690684                       # number of overall hits
system.l2.overall_hits::.cpu1.data             254413                       # number of overall hits
system.l2.overall_hits::total                 1157590                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3939                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             18682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             19865                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3939                       # number of overall misses
system.l2.overall_misses::.cpu0.data            18682                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3054                       # number of overall misses
system.l2.overall_misses::.cpu1.data            19865                       # number of overall misses
system.l2.overall_misses::total                 45540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    316773500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1529431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1592193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3700749500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    316773500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1529431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1592193500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3700749500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          693738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          274278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1203130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         693738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         274278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1203130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.286327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.004402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.072427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037851                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.286327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.004402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.072427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037851                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80419.776593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81866.582807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85904.060249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80150.692172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81263.713219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80419.776593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81866.582807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85904.060249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80150.692172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81263.713219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26246                       # number of writebacks
system.l2.writebacks::total                     26246                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        18682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        19865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        18682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        19865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    277383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1342611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    231811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1393543500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3245349500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    277383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1342611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    231811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1393543500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3245349500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.286327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.004402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.072427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037851                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.286327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.004402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.072427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037851                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70419.776593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71866.582807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75904.060249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70150.692172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71263.713219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70419.776593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71866.582807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75904.060249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70150.692172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71263.713219                       # average overall mshr miss latency
system.l2.replacements                          46104                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       245039                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           245039                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       245039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       245039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       707463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           707463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       707463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       707463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            46055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            65954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112009                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23980                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    741302500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1201569500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1942872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        80986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            135989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.162682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.185612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.176338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82845.607957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79934.107238                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81020.517098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    651822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1051249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1703072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.162682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.185612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.176338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72845.607957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69934.107238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71020.517098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        690684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             700502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    316773500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    579124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       693738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         707495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.286327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.004402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80419.776593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85904.060249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82814.886315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    277383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    231811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    509194500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.286327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.004402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70419.776593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75904.060249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72814.886315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       156620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       188459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    788129000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    390624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1178753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       193292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        359646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.058514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.025004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80966.611876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80824.332713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80919.406879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    690789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    342294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1033083000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.058514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.025004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70966.611876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70824.332713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70919.406879                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.050444                       # Cycle average of tags in use
system.l2.tags.total_refs                     2405913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.050607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.339684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       35.845459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      283.124338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      170.275318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      503.465646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.276489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.166284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.491666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19296672                       # Number of tag accesses
system.l2.tags.data_accesses                 19296672                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        252096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1195648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1271360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2914560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       252096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       195456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        447552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1679744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1679744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          18682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          19865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26246                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17599054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         83469287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13644963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88754812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203468116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17599054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13644963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31244017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117264474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117264474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117264474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17599054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        83469287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13644963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88754812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            320732590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     18397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     19661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000240490750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1579                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1579                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              117161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26246                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1487                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    532436250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  225255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1377142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11818.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30568.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32933                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.369501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.289369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.247433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4697     28.70%     28.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4524     27.64%     56.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2415     14.75%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1751     10.70%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1299      7.94%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          523      3.20%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      1.94%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          219      1.34%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          623      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.521216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.412488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.291468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1520     96.26%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           28      1.77%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.89%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.51%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.25%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1579                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.535073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.952235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1142     72.32%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      2.72%     75.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     22.29%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      2.03%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.51%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1579                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2883264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1673600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2914560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1679744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       201.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14323050000                       # Total gap between requests
system.mem_ctrls.avgGap                     199524.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       252096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1177408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       195456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1258304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1673600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17599053.754862375557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 82195936.006144478917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13644963.231111880392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87843360.211817502975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116835556.153757587075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        18682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        19865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    115832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    576695500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106251250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    578363250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 344861492000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29406.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30869.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34790.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29114.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13139582.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             59918880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             31847640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           160742820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           74296260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1130322960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4719600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1526172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7702901040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.746610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3925374000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    478140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9920892500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             56970060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30268920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           160921320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62206740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1130322960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4435285710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1765595040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7641570750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.465086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4549933500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    478140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9296333000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1067141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       271285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       707463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           135989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          135987                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        707495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       359646                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2081198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       822814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3609322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1759872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17976704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     88797440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29426304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              137960320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46104                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1679744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1249234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001496                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038651                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1247365     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1869      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1249234                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2155599000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         411539249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1040730253                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332474620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20685400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14324406500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
