--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1109 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.801ns.
--------------------------------------------------------------------------------
Slack:                  6.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.628 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (0.950ns logic, 2.833ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.628 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.844ns logic, 2.923ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (0.628 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.998ns logic, 2.741ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_1
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.187ns logic, 2.501ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  6.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_3
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.187ns logic, 2.501ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  6.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_2
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.187ns logic, 2.501ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  6.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_0
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.187ns logic, 2.501ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_3
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.081ns logic, 2.591ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_2
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.081ns logic, 2.591ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_1
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.081ns logic, 2.591ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_0
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.081ns logic, 2.591ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/decenas_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.627 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/decenas_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_1
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.235ns logic, 2.409ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/decenas_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.627 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/decenas_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_3
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.235ns logic, 2.409ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/decenas_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.627 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/decenas_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_0
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.235ns logic, 2.409ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/decenas_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.627 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/decenas_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.BMUX    Tilo                  0.251   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_2
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.235ns logic, 2.409ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/unidades_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.109 - 0.134)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/unidades_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X69Y88.A2      net (fanout=3)        0.604   anteconmutador0/_n01191
    SLICE_X69Y88.CLK     Tas                   0.067   anteconmutador0/unidades<0>
                                                       anteconmutador0/unidades_0_rstpot
                                                       anteconmutador0/unidades_0
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.950ns logic, 2.547ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  6.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/unidades_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.109 - 0.134)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/unidades_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y87.D1      net (fanout=5)        0.626   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X69Y88.A2      net (fanout=3)        0.604   anteconmutador0/_n01191
    SLICE_X69Y88.CLK     Tas                   0.067   anteconmutador0/unidades<0>
                                                       anteconmutador0/unidades_0_rstpot
                                                       anteconmutador0/unidades_0
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.844ns logic, 2.637ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/unidades_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.568 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/unidades_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y87.C5      net (fanout=4)        0.200   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y87.C       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>11
    SLICE_X67Y87.D4      net (fanout=4)        0.321   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_cy<4>
    SLICE_X67Y87.D       Tilo                  0.097   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o1
    SLICE_X68Y87.B1      net (fanout=9)        0.744   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X69Y88.A2      net (fanout=3)        0.604   anteconmutador0/_n01191
    SLICE_X69Y88.CLK     Tas                   0.067   anteconmutador0/unidades<0>
                                                       anteconmutador0/unidades_0_rstpot
                                                       anteconmutador0/unidades_0
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.998ns logic, 2.455ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.628 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.853ns logic, 2.629ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.628 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y88.C2      net (fanout=13)       0.663   anteconmutador0/i
    SLICE_X67Y88.CMUX    Tilo                  0.242   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT71
    SLICE_X67Y88.B2      net (fanout=5)        0.643   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<6>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.844ns logic, 2.637ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/digitT_4 (FF)
  Destination:          anteconmutador0/De (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.628 - 0.609)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/digitT_4 to anteconmutador0/De
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y88.AQ      Tcko                  0.393   anteconmutador0/digitT<6>
                                                       anteconmutador0/digitT_4
    SLICE_X67Y87.B2      net (fanout=1)        0.586   anteconmutador0/digitT<4>
    SLICE_X67Y87.BMUX    Tilo                  0.247   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B       Tilo                  0.097   anteconmutador0/U
                                                       anteconmutador0/_n011911
    SLICE_X72Y85.A1      net (fanout=3)        0.890   anteconmutador0/_n01191
    SLICE_X72Y85.CLK     Tas                   0.067   anteconmutador0/De
                                                       anteconmutador0/De_glue_set
                                                       anteconmutador0/De
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.901ns logic, 2.537ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.BMUX    Tilo                  0.263   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_1
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.102ns logic, 2.297ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.BMUX    Tilo                  0.263   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_0
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.102ns logic, 2.297ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.BMUX    Tilo                  0.263   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_3
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.102ns logic, 2.297ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anteconmutador0/i (FF)
  Destination:          anteconmutador0/decenas_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.627 - 0.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anteconmutador0/i to anteconmutador0/decenas_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.CQ      Tcko                  0.341   anteconmutador0/i
                                                       anteconmutador0/i
    SLICE_X67Y87.B1      net (fanout=13)       0.678   anteconmutador0/i
    SLICE_X67Y87.BMUX    Tilo                  0.251   anteconmutador0/GND_4_o_digitT[7]_LessThan_3_o
                                                       anteconmutador0/Mmux_digitT[7]_d[7]_mux_1_OUT51
    SLICE_X67Y88.B1      net (fanout=4)        0.620   anteconmutador0/digitT[7]_d[7]_mux_1_OUT<4>
    SLICE_X67Y88.B       Tilo                  0.097   anteconmutador0/Msub_digitT[7]_GND_4_o_sub_4_OUT_lut<5>
                                                       anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.B4      net (fanout=4)        0.441   anteconmutador0/GND_4_o_digitT[7]_LessThan_6_o1
    SLICE_X68Y87.BMUX    Tilo                  0.263   anteconmutador0/U
                                                       anteconmutador0/_n0143_inv1
    SLICE_X72Y84.CE      net (fanout=1)        0.558   anteconmutador0/_n0143_inv
    SLICE_X72Y84.CLK     Tceck                 0.150   anteconmutador0/decenas<3>
                                                       anteconmutador0/decenas_2
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.102ns logic, 2.297ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_0/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_0/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_0/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_1/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_1/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_1/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_2/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_2/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_2/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_3/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_3/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<3>/CLK
  Logical resource: divisorfrecdisp0/count_100000_3/CK
  Location pin: SLICE_X89Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_4/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_4/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_4/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_5/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_5/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_5/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_6/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_6/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_6/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_7/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_7/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: divisorfrecdisp0/count_100000<7>/CLK
  Logical resource: divisorfrecdisp0/count_100000_7/CK
  Location pin: SLICE_X89Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.801|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1109 paths, 0 nets, and 204 connections

Design statistics:
   Minimum period:   3.801ns{1}   (Maximum frequency: 263.089MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 14 22:32:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



