Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 19 21:28:44 2025
| Host         : AarushiLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_f_timing_summary_routed.rpt -pb lab_f_timing_summary_routed.pb -rpx lab_f_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_f
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.581        0.000                      0                 5668        0.087        0.000                      0                 5668       16.670        0.000                       0                  5244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            18.581        0.000                      0                 5668        0.087        0.000                      0                 5668       19.360        0.000                       0                  5241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       18.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.581ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[29,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.803ns  (logic 1.989ns (9.561%)  route 18.814ns (90.439%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 45.727 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.885    26.769    pong_bg[58,78][1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.332    27.101 r  pong_bg[29,76][1]_i_1/O
                         net (fo=1, routed)           0.000    27.101    pong_bg[29,76][1]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[29,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.678    45.727    clkfx_BUFG
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[29,76][1]/C
                         clock pessimism              0.247    45.974    
                         clock uncertainty           -0.323    45.651    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.031    45.682    pong_bg_reg[29,76][1]
  -------------------------------------------------------------------
                         required time                         45.682    
                         arrival time                         -27.101    
  -------------------------------------------------------------------
                         slack                                 18.581    

Slack (MET) :             18.914ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[27,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.469ns  (logic 1.989ns (9.717%)  route 18.480ns (90.283%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 45.726 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.551    26.434    pong_bg[58,78][1]
    SLICE_X4Y113         LUT4 (Prop_lut4_I1_O)        0.332    26.766 r  pong_bg[27,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.766    pong_bg[27,76][1]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  pong_bg_reg[27,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.677    45.726    clkfx_BUFG
    SLICE_X4Y113         FDRE                                         r  pong_bg_reg[27,76][1]/C
                         clock pessimism              0.247    45.973    
                         clock uncertainty           -0.323    45.650    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.031    45.681    pong_bg_reg[27,76][1]
  -------------------------------------------------------------------
                         required time                         45.681    
                         arrival time                         -26.766    
  -------------------------------------------------------------------
                         slack                                 18.914    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[12,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.359ns  (logic 1.989ns (9.770%)  route 18.370ns (90.230%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 45.659 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.441    26.325    pong_bg[58,78][1]
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.332    26.657 r  pong_bg[12,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.657    pong_bg[12,76][1]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  pong_bg_reg[12,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.610    45.659    clkfx_BUFG
    SLICE_X11Y113        FDRE                                         r  pong_bg_reg[12,76][1]/C
                         clock pessimism              0.247    45.906    
                         clock uncertainty           -0.323    45.583    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.029    45.612    pong_bg_reg[12,76][1]
  -------------------------------------------------------------------
                         required time                         45.612    
                         arrival time                         -26.657    
  -------------------------------------------------------------------
                         slack                                 18.955    

Slack (MET) :             18.963ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[25,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.418ns  (logic 1.989ns (9.742%)  route 18.429ns (90.258%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 45.726 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.500    26.384    pong_bg[58,78][1]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.332    26.716 r  pong_bg[25,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.716    pong_bg[25,76][1]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  pong_bg_reg[25,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.677    45.726    clkfx_BUFG
    SLICE_X7Y113         FDRE                                         r  pong_bg_reg[25,76][1]/C
                         clock pessimism              0.247    45.973    
                         clock uncertainty           -0.323    45.650    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)        0.029    45.679    pong_bg_reg[25,76][1]
  -------------------------------------------------------------------
                         required time                         45.679    
                         arrival time                         -26.716    
  -------------------------------------------------------------------
                         slack                                 18.963    

Slack (MET) :             18.969ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[30,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.415ns  (logic 1.989ns (9.743%)  route 18.426ns (90.257%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 45.727 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.498    26.381    pong_bg[58,78][1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.332    26.713 r  pong_bg[30,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.713    pong_bg[30,76][1]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[30,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.678    45.727    clkfx_BUFG
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[30,76][1]/C
                         clock pessimism              0.247    45.974    
                         clock uncertainty           -0.323    45.651    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.031    45.682    pong_bg_reg[30,76][1]
  -------------------------------------------------------------------
                         required time                         45.682    
                         arrival time                         -26.713    
  -------------------------------------------------------------------
                         slack                                 18.969    

Slack (MET) :             18.974ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[31,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.411ns  (logic 1.989ns (9.745%)  route 18.422ns (90.255%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 45.727 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.493    26.377    pong_bg[58,78][1]
    SLICE_X4Y112         LUT4 (Prop_lut4_I1_O)        0.332    26.709 r  pong_bg[31,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.709    pong_bg[31,76][1]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[31,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.678    45.727    clkfx_BUFG
    SLICE_X4Y112         FDRE                                         r  pong_bg_reg[31,76][1]/C
                         clock pessimism              0.247    45.974    
                         clock uncertainty           -0.323    45.651    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.032    45.683    pong_bg_reg[31,76][1]
  -------------------------------------------------------------------
                         required time                         45.683    
                         arrival time                         -26.709    
  -------------------------------------------------------------------
                         slack                                 18.974    

Slack (MET) :             19.143ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[53,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.170ns  (logic 1.989ns (9.861%)  route 18.181ns (90.139%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 45.656 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.253    26.136    pong_bg[58,78][1]
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.332    26.468 r  pong_bg[53,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.468    pong_bg[53,76][1]_i_1_n_0
    SLICE_X9Y117         FDRE                                         r  pong_bg_reg[53,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.607    45.656    clkfx_BUFG
    SLICE_X9Y117         FDRE                                         r  pong_bg_reg[53,76][1]/C
                         clock pessimism              0.247    45.903    
                         clock uncertainty           -0.323    45.580    
    SLICE_X9Y117         FDRE (Setup_fdre_C_D)        0.031    45.611    pong_bg_reg[53,76][1]
  -------------------------------------------------------------------
                         required time                         45.611    
                         arrival time                         -26.468    
  -------------------------------------------------------------------
                         slack                                 19.143    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[28,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.120ns  (logic 1.989ns (9.886%)  route 18.131ns (90.114%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 45.726 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.202    26.086    pong_bg[58,78][1]
    SLICE_X6Y113         LUT4 (Prop_lut4_I1_O)        0.332    26.418 r  pong_bg[28,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.418    pong_bg[28,76][1]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  pong_bg_reg[28,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.677    45.726    clkfx_BUFG
    SLICE_X6Y113         FDRE                                         r  pong_bg_reg[28,76][1]/C
                         clock pessimism              0.247    45.973    
                         clock uncertainty           -0.323    45.650    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.079    45.729    pong_bg_reg[28,76][1]
  -------------------------------------------------------------------
                         required time                         45.729    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.315ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[26,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.116ns  (logic 1.989ns (9.888%)  route 18.127ns (90.112%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 45.726 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         6.198    26.082    pong_bg[58,78][1]
    SLICE_X6Y113         LUT4 (Prop_lut4_I1_O)        0.332    26.414 r  pong_bg[26,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.414    pong_bg[26,76][1]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  pong_bg_reg[26,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.677    45.726    clkfx_BUFG
    SLICE_X6Y113         FDRE                                         r  pong_bg_reg[26,76][1]/C
                         clock pessimism              0.247    45.973    
                         clock uncertainty           -0.323    45.650    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.079    45.729    pong_bg_reg[26,76][1]
  -------------------------------------------------------------------
                         required time                         45.729    
                         arrival time                         -26.414    
  -------------------------------------------------------------------
                         slack                                 19.315    

Slack (MET) :             19.425ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[55,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        19.888ns  (logic 1.989ns (10.001%)  route 17.899ns (89.999%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 45.656 - 39.720 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.738     6.298    clkfx_BUFG
    SLICE_X54Y103        FDCE                                         r  rowcnt_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.478     6.776 f  rowcnt_reg[3]_rep__2/Q
                         net (fo=120, routed)         3.221     9.997    rowcnt_reg[3]_rep__2_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.324    10.321 f  pong_bg[59,0][1]_i_16/O
                         net (fo=1, routed)           0.334    10.655    pong_bg[59,0][1]_i_16_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.331    10.986 f  pong_bg[59,0][1]_i_14/O
                         net (fo=1, routed)           0.316    11.302    pong_bg[59,0][1]_i_14_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.426 f  pong_bg[59,0][1]_i_8/O
                         net (fo=1, routed)           0.322    11.749    pong_bg[59,0][1]_i_8_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.873 r  pong_bg[59,0][1]_i_4/O
                         net (fo=83, routed)          2.922    14.795    p_2_in
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.919 r  pong_bg[59,13][1]_i_4/O
                         net (fo=41, routed)          4.813    19.732    pong_bg[59,13][1]_i_4_n_0
    SLICE_X51Y129        LUT4 (Prop_lut4_I0_O)        0.152    19.884 r  pong_bg[58,76][1]_i_2/O
                         net (fo=174, routed)         5.971    25.854    pong_bg[58,78][1]
    SLICE_X9Y117         LUT4 (Prop_lut4_I1_O)        0.332    26.186 r  pong_bg[55,76][1]_i_1/O
                         net (fo=1, routed)           0.000    26.186    pong_bg[55,76][1]_i_1_n_0
    SLICE_X9Y117         FDRE                                         r  pong_bg_reg[55,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.607    45.656    clkfx_BUFG
    SLICE_X9Y117         FDRE                                         r  pong_bg_reg[55,76][1]/C
                         clock pessimism              0.247    45.903    
                         clock uncertainty           -0.323    45.580    
    SLICE_X9Y117         FDRE (Setup_fdre_C_D)        0.031    45.611    pong_bg_reg[55,76][1]
  -------------------------------------------------------------------
                         required time                         45.611    
                         arrival time                         -26.186    
  -------------------------------------------------------------------
                         slack                                 19.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__22/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            FSM_sequential_game_reg[3]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.612%)  route 0.284ns (60.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.548     1.797    clkfx_BUFG
    SLICE_X35Y76         FDCE                                         r  FSM_sequential_game_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.938 r  FSM_sequential_game_reg[2]_rep__22/Q
                         net (fo=187, routed)         0.284     2.221    FSM_sequential_game_reg[2]_rep__22_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.266 r  FSM_sequential_game[3]_rep__10_i_1/O
                         net (fo=1, routed)           0.000     2.266    FSM_sequential_game[3]_rep__10_i_1_n_0
    SLICE_X42Y76         FDCE                                         r  FSM_sequential_game_reg[3]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.816     2.343    clkfx_BUFG
    SLICE_X42Y76         FDCE                                         r  FSM_sequential_game_reg[3]_rep__10/C
                         clock pessimism             -0.283     2.060    
    SLICE_X42Y76         FDCE (Hold_fdce_C_D)         0.120     2.180    FSM_sequential_game_reg[3]_rep__10
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[24,67][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.414%)  route 0.262ns (55.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.553     1.802    clkfx_BUFG
    SLICE_X42Y80         FDCE                                         r  FSM_sequential_game_reg[2]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  FSM_sequential_game_reg[2]_rep__25/Q
                         net (fo=122, routed)         0.262     2.227    FSM_sequential_game_reg[2]_rep__25_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.272 r  pong_bg[24,67][1]_i_1/O
                         net (fo=1, routed)           0.000     2.272    pong_bg[24,67][1]_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  pong_bg_reg[24,67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.817     2.345    clkfx_BUFG
    SLICE_X35Y79         FDRE                                         r  pong_bg_reg[24,67][1]/C
                         clock pessimism             -0.283     2.062    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.092     2.154    pong_bg_reg[24,67][1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[55,67][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.050%)  route 0.313ns (59.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.553     1.802    clkfx_BUFG
    SLICE_X42Y80         FDCE                                         r  FSM_sequential_game_reg[2]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  FSM_sequential_game_reg[2]_rep__25/Q
                         net (fo=122, routed)         0.313     2.279    FSM_sequential_game_reg[2]_rep__25_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  pong_bg[55,67][1]_i_1/O
                         net (fo=1, routed)           0.000     2.324    pong_bg[55,67][1]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  pong_bg_reg[55,67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.819     2.347    clkfx_BUFG
    SLICE_X30Y80         FDRE                                         r  pong_bg_reg[55,67][1]/C
                         clock pessimism             -0.283     2.064    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.121     2.185    pong_bg_reg[55,67][1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vcount_reg[3]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.354%)  route 0.437ns (67.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X10Y98         FDRE                                         r  vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.978 r  vcount_reg[3]/Q
                         net (fo=89, routed)          0.437     2.415    vcount_reg[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.045     2.460 r  vcount[3]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     2.460    vcount[3]_rep__3_i_1_n_0
    SLICE_X7Y100         FDRE                                         r  vcount_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.949     2.477    clkfx_BUFG
    SLICE_X7Y100         FDRE                                         r  vcount_reg[3]_rep__3/C
                         clock pessimism             -0.283     2.193    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.092     2.285    vcount_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[14,60][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.823%)  route 0.381ns (67.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X43Y83         FDCE                                         r  FSM_sequential_game_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_sequential_game_reg[2]_rep__8/Q
                         net (fo=117, routed)         0.381     2.326    FSM_sequential_game_reg[2]_rep__8_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.371 r  pong_bg[14,60][1]_i_1/O
                         net (fo=1, routed)           0.000     2.371    pong_bg[14,60][1]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  pong_bg_reg[14,60][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.820     2.348    clkfx_BUFG
    SLICE_X34Y82         FDRE                                         r  pong_bg_reg[14,60][1]/C
                         clock pessimism             -0.283     2.065    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121     2.186    pong_bg_reg[14,60][1]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__26/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[13,55][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.592%)  route 0.432ns (67.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X54Y99         FDCE                                         r  FSM_sequential_game_reg[2]_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.978 r  FSM_sequential_game_reg[2]_rep__26/Q
                         net (fo=122, routed)         0.432     2.410    FSM_sequential_game_reg[2]_rep__26_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.455 r  pong_bg[13,55][1]_i_1/O
                         net (fo=1, routed)           0.000     2.455    pong_bg[13,55][1]_i_1_n_0
    SLICE_X48Y103        FDRE                                         r  pong_bg_reg[13,55][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.919     2.447    clkfx_BUFG
    SLICE_X48Y103        FDRE                                         r  pong_bg_reg[13,55][1]/C
                         clock pessimism             -0.283     2.163    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     2.255    pong_bg_reg[13,55][1]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[46,57][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.715%)  route 0.148ns (44.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X43Y83         FDCE                                         r  FSM_sequential_game_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_sequential_game_reg[2]_rep__2/Q
                         net (fo=117, routed)         0.148     2.094    FSM_sequential_game_reg[2]_rep__2_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.139 r  pong_bg[46,57][1]_i_1/O
                         net (fo=1, routed)           0.000     2.139    pong_bg[46,57][1]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  pong_bg_reg[46,57][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.824     2.351    clkfx_BUFG
    SLICE_X42Y83         FDRE                                         r  pong_bg_reg[46,57][1]/C
                         clock pessimism             -0.533     1.818    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.120     1.938    pong_bg_reg[46,57][1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[2]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[53,67][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.321%)  route 0.351ns (62.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.553     1.802    clkfx_BUFG
    SLICE_X42Y80         FDCE                                         r  FSM_sequential_game_reg[2]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  FSM_sequential_game_reg[2]_rep__25/Q
                         net (fo=122, routed)         0.351     2.317    FSM_sequential_game_reg[2]_rep__25_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.362 r  pong_bg[53,67][1]_i_1/O
                         net (fo=1, routed)           0.000     2.362    pong_bg[53,67][1]_i_1_n_0
    SLICE_X28Y81         FDRE                                         r  pong_bg_reg[53,67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.822     2.349    clkfx_BUFG
    SLICE_X28Y81         FDRE                                         r  pong_bg_reg[53,67][1]/C
                         clock pessimism             -0.283     2.066    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.091     2.157    pong_bg_reg[53,67][1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[54,16][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[54,16][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.662     1.911    clkfx_BUFG
    SLICE_X7Y126         FDRE                                         r  pong_bg_reg[54,16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     2.052 r  pong_bg_reg[54,16][1]/Q
                         net (fo=2, routed)           0.114     2.166    pong_bg_reg[54,16][1]
    SLICE_X7Y126         LUT4 (Prop_lut4_I3_O)        0.045     2.211 r  pong_bg[54,16][1]_i_1/O
                         net (fo=1, routed)           0.000     2.211    pong_bg[54,16][1]_i_1_n_0
    SLICE_X7Y126         FDRE                                         r  pong_bg_reg[54,16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.933     2.461    clkfx_BUFG
    SLICE_X7Y126         FDRE                                         r  pong_bg_reg[54,16][1]/C
                         clock pessimism             -0.549     1.911    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.091     2.002    pong_bg_reg[54,16][1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pong_bg_reg[44,46][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[44,46][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.639     1.888    clkfx_BUFG
    SLICE_X57Y118        FDRE                                         r  pong_bg_reg[44,46][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.141     2.029 r  pong_bg_reg[44,46][1]/Q
                         net (fo=2, routed)           0.115     2.144    pong_bg_reg[44,46][1]
    SLICE_X57Y118        LUT4 (Prop_lut4_I3_O)        0.045     2.189 r  pong_bg[44,46][1]_i_1/O
                         net (fo=1, routed)           0.000     2.189    pong_bg[44,46][1]_i_1_n_0
    SLICE_X57Y118        FDRE                                         r  pong_bg_reg[44,46][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.910     2.438    clkfx_BUFG
    SLICE_X57Y118        FDRE                                         r  pong_bg_reg[44,46][1]/C
                         clock pessimism             -0.549     1.888    
    SLICE_X57Y118        FDRE (Hold_fdre_C_D)         0.091     1.979    pong_bg_reg[44,46][1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X40Y80     FSM_sequential_game_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X40Y80     FSM_sequential_game_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X40Y80     FSM_sequential_game_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X28Y82     FSM_sequential_game_reg[2]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X51Y105    FSM_sequential_game_reg[2]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X33Y83     FSM_sequential_game_reg[2]_rep__1/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X19Y125    FSM_sequential_game_reg[2]_rep__10/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X7Y137     FSM_sequential_game_reg[2]_rep__11/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X28Y82     FSM_sequential_game_reg[2]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X28Y82     FSM_sequential_game_reg[2]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X51Y105    FSM_sequential_game_reg[2]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X51Y105    FSM_sequential_game_reg[2]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X40Y80     FSM_sequential_game_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X28Y82     FSM_sequential_game_reg[2]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X28Y82     FSM_sequential_game_reg[2]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X51Y105    FSM_sequential_game_reg[2]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X51Y105    FSM_sequential_game_reg[2]_rep__0/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.033ns  (logic 6.110ns (23.471%)  route 19.923ns (76.529%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           5.110    28.476    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.670    32.147 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.147    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.718ns  (logic 6.139ns (23.870%)  route 19.579ns (76.130%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.766    28.133    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.699    31.832 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.832    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.568ns  (logic 6.144ns (24.030%)  route 19.424ns (75.970%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.611    27.978    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.704    31.682 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.682    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.395ns  (logic 6.120ns (24.101%)  route 19.274ns (75.899%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.461    27.828    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.680    31.508 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.508    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.390ns  (logic 6.134ns (24.160%)  route 19.256ns (75.840%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.443    27.809    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.694    31.504 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.504    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.256ns  (logic 6.139ns (24.306%)  route 19.117ns (75.694%))
  Logic Levels:           10  (LUT6=4 MUXF7=4 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.554     6.114    clkfx_BUFG
    SLICE_X9Y88          FDRE                                         r  vcount_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.456     6.570 r  vcount_reg[4]_rep__4/Q
                         net (fo=118, routed)        10.076    16.646    vcount_reg[4]_rep__4_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I2_O)        0.124    16.770 r  red_OBUF[1]_inst_i_1803/O
                         net (fo=1, routed)           0.000    16.770    red_OBUF[1]_inst_i_1803_n_0
    SLICE_X53Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    16.987 r  red_OBUF[1]_inst_i_924/O
                         net (fo=1, routed)           1.090    18.077    red_OBUF[1]_inst_i_924_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I0_O)        0.299    18.376 r  red_OBUF[1]_inst_i_330/O
                         net (fo=1, routed)           0.000    18.376    red_OBUF[1]_inst_i_330_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.209    18.585 r  red_OBUF[1]_inst_i_131/O
                         net (fo=1, routed)           0.000    18.585    red_OBUF[1]_inst_i_131_n_0
    SLICE_X52Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    18.673 r  red_OBUF[1]_inst_i_48/O
                         net (fo=1, routed)           2.277    20.950    red_OBUF[1]_inst_i_48_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I3_O)        0.319    21.269 r  red_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           0.000    21.269    red_OBUF[1]_inst_i_18_n_0
    SLICE_X35Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    21.481 r  red_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.370    22.851    red_OBUF[1]_inst_i_8_n_0
    SLICE_X19Y107        LUT6 (Prop_lut6_I2_O)        0.299    23.150 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    23.150    red_OBUF[1]_inst_i_3_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    23.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.304    27.670    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.699    31.369 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.369    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 3.975ns (49.476%)  route 4.059ns (50.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.740     6.300    clkfx_BUFG
    SLICE_X17Y104        FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     6.756 r  hsync_reg/Q
                         net (fo=1, routed)           4.059    10.815    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.334 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.334    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 3.959ns (51.497%)  route 3.729ns (48.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.742     6.302    clkfx_BUFG
    SLICE_X11Y102        FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.456     6.758 r  vsync_reg/Q
                         net (fo=1, routed)           3.729    10.487    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.990 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.990    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.346ns (52.423%)  route 1.221ns (47.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.647     1.896    clkfx_BUFG
    SLICE_X11Y102        FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     2.037 r  vsync_reg/Q
                         net (fo=1, routed)           1.221     3.258    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.463 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.463    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.361ns (50.440%)  route 1.337ns (49.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.646     1.895    clkfx_BUFG
    SLICE_X17Y104        FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  hsync_reg/Q
                         net (fo=1, routed)           1.337     3.373    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.593 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.593    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.576ns (48.955%)  route 1.643ns (51.045%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.543     3.825    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.288     5.113 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.113    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.558ns (47.794%)  route 1.701ns (52.206%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.601     3.883    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.270     5.153 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.153    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.571ns (48.092%)  route 1.696ns (51.908%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.596     3.878    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.283     5.161 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.161    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.581ns (47.260%)  route 1.764ns (52.740%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.664     3.946    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.293     5.239 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.239    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.411ns  (logic 1.576ns (46.195%)  route 1.835ns (53.805%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.735     4.018    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.288     5.305 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.305    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.521ns  (logic 1.548ns (43.945%)  route 1.974ns (56.055%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X19Y107        FDRE                                         r  hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.128     2.022 r  hcount_d_reg[8]/Q
                         net (fo=2, routed)           0.100     2.123    sel0[5]
    SLICE_X19Y107        LUT6 (Prop_lut6_I1_O)        0.098     2.221 r  red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.221    red_OBUF[1]_inst_i_2_n_0
    SLICE_X19Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     2.283 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.874     4.156    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.260     5.416 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.416    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay          5141 Endpoints
Min Delay          5141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[32,53][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.239ns  (logic 1.711ns (7.362%)  route 21.528ns (92.638%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.815    23.115    pong_bg[58,62][1]_i_3_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I4_O)        0.124    23.239 r  pong_bg[32,53][1]_i_1/O
                         net (fo=1, routed)           0.000    23.239    pong_bg[32,53][1]_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  pong_bg_reg[32,53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.608     5.937    clkfx_BUFG
    SLICE_X32Y107        FDRE                                         r  pong_bg_reg[32,53][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[39,53][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.225ns  (logic 1.711ns (7.367%)  route 21.514ns (92.633%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.800    23.101    pong_bg[58,62][1]_i_3_n_0
    SLICE_X33Y107        LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  pong_bg[39,53][1]_i_1/O
                         net (fo=1, routed)           0.000    23.225    pong_bg[39,53][1]_i_1_n_0
    SLICE_X33Y107        FDRE                                         r  pong_bg_reg[39,53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.608     5.937    clkfx_BUFG
    SLICE_X33Y107        FDRE                                         r  pong_bg_reg[39,53][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[51,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.107ns  (logic 1.711ns (7.404%)  route 21.396ns (92.596%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.683    22.983    pong_bg[58,62][1]_i_3_n_0
    SLICE_X48Y119        LUT6 (Prop_lut6_I4_O)        0.124    23.107 r  pong_bg[51,62][1]_i_1/O
                         net (fo=1, routed)           0.000    23.107    pong_bg[51,62][1]_i_1_n_0
    SLICE_X48Y119        FDRE                                         r  pong_bg_reg[51,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.601     5.930    clkfx_BUFG
    SLICE_X48Y119        FDRE                                         r  pong_bg_reg[51,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[40,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.059ns  (logic 1.711ns (7.420%)  route 21.349ns (92.580%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.635    22.935    pong_bg[58,62][1]_i_3_n_0
    SLICE_X48Y116        LUT6 (Prop_lut6_I4_O)        0.124    23.059 r  pong_bg[40,62][1]_i_1/O
                         net (fo=1, routed)           0.000    23.059    pong_bg[40,62][1]_i_1_n_0
    SLICE_X48Y116        FDRE                                         r  pong_bg_reg[40,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.605     5.934    clkfx_BUFG
    SLICE_X48Y116        FDRE                                         r  pong_bg_reg[40,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[16,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.987ns  (logic 1.711ns (7.443%)  route 21.276ns (92.557%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.562    22.863    pong_bg[58,62][1]_i_3_n_0
    SLICE_X53Y115        LUT4 (Prop_lut4_I2_O)        0.124    22.987 r  pong_bg[16,62][1]_i_1/O
                         net (fo=1, routed)           0.000    22.987    pong_bg[16,62][1]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  pong_bg_reg[16,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.606     5.935    clkfx_BUFG
    SLICE_X53Y115        FDRE                                         r  pong_bg_reg[16,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[49,53][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.981ns  (logic 1.711ns (7.445%)  route 21.270ns (92.555%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.557    22.857    pong_bg[58,62][1]_i_3_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I4_O)        0.124    22.981 r  pong_bg[49,53][1]_i_1/O
                         net (fo=1, routed)           0.000    22.981    pong_bg[49,53][1]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  pong_bg_reg[49,53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X28Y108        FDRE                                         r  pong_bg_reg[49,53][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[15,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.975ns  (logic 1.711ns (7.447%)  route 21.264ns (92.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.550    22.851    pong_bg[58,62][1]_i_3_n_0
    SLICE_X51Y114        LUT4 (Prop_lut4_I2_O)        0.124    22.975 r  pong_bg[15,62][1]_i_1/O
                         net (fo=1, routed)           0.000    22.975    pong_bg[15,62][1]_i_1_n_0
    SLICE_X51Y114        FDRE                                         r  pong_bg_reg[15,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.607     5.936    clkfx_BUFG
    SLICE_X51Y114        FDRE                                         r  pong_bg_reg[15,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[30,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.974ns  (logic 1.711ns (7.447%)  route 21.263ns (92.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.549    22.850    pong_bg[58,62][1]_i_3_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I4_O)        0.124    22.974 r  pong_bg[30,62][1]_i_1/O
                         net (fo=1, routed)           0.000    22.974    pong_bg[30,62][1]_i_1_n_0
    SLICE_X53Y116        FDRE                                         r  pong_bg_reg[30,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.605     5.934    clkfx_BUFG
    SLICE_X53Y116        FDRE                                         r  pong_bg_reg[30,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[42,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.957ns  (logic 1.711ns (7.453%)  route 21.246ns (92.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        5.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.533    22.833    pong_bg[58,62][1]_i_3_n_0
    SLICE_X48Y118        LUT4 (Prop_lut4_I2_O)        0.124    22.957 r  pong_bg[42,62][1]_i_1/O
                         net (fo=1, routed)           0.000    22.957    pong_bg[42,62][1]_i_1_n_0
    SLICE_X48Y118        FDRE                                         r  pong_bg_reg[42,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.602     5.931    clkfx_BUFG
    SLICE_X48Y118        FDRE                                         r  pong_bg_reg[42,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[53,53][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.940ns  (logic 1.711ns (7.458%)  route 21.230ns (92.542%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2255, routed)       16.714    18.177    reset_IBUF
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    18.301 r  pong_bg[58,62][1]_i_3/O
                         net (fo=143, routed)         4.516    22.816    pong_bg[58,62][1]_i_3_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I4_O)        0.124    22.940 r  pong_bg[53,53][1]_i_1/O
                         net (fo=1, routed)           0.000    22.940    pong_bg[53,53][1]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  pong_bg_reg[53,53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        1.608     5.937    clkfx_BUFG
    SLICE_X30Y107        FDRE                                         r  pong_bg_reg[53,53][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[29,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.276ns (43.408%)  route 0.360ns (56.592%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.360     0.591    reset_IBUF
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.636 r  pong_bg[29,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.636    pong_bg[29,64][1]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  pong_bg_reg[29,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X1Y110         FDRE                                         r  pong_bg_reg[29,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[26,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.276ns (42.843%)  route 0.368ns (57.157%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.368     0.599    reset_IBUF
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.644 r  pong_bg[26,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.644    pong_bg[26,64][1]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  pong_bg_reg[26,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X0Y110         FDRE                                         r  pong_bg_reg[26,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[30,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.181%)  route 0.609ns (68.819%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.609     0.840    reset_IBUF
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.885 r  pong_bg[30,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    pong_bg[30,64][1]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[30,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.946     2.474    clkfx_BUFG
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[30,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[24,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.276ns (30.992%)  route 0.615ns (69.008%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.615     0.845    reset_IBUF
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.890 r  pong_bg[24,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.890    pong_bg[24,64][1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  pong_bg_reg[24,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X3Y110         FDRE                                         r  pong_bg_reg[24,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[31,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.276ns (30.957%)  route 0.616ns (69.043%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.616     0.846    reset_IBUF
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.891 r  pong_bg[31,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.891    pong_bg[31,64][1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  pong_bg_reg[31,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X3Y110         FDRE                                         r  pong_bg_reg[31,64][1]/C

Slack:                    inf
  Source:                 up1
                            (input port)
  Destination:            up1debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.225ns (25.041%)  route 0.675ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  up1 (IN)
                         net (fo=0)                   0.000     0.000    up1
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  up1_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.900    up1debounce/btn
    SLICE_X54Y71         FDRE                                         r  up1debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.822     2.350    up1debounce/clkfx_BUFG
    SLICE_X54Y71         FDRE                                         r  up1debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[2,16][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.276ns (30.328%)  route 0.634ns (69.672%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.634     0.865    reset_IBUF
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.910 r  pong_bg[2,16][1]_i_1/O
                         net (fo=1, routed)           0.000     0.910    pong_bg[2,16][1]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[2,16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.946     2.474    clkfx_BUFG
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[2,16][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[25,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.276ns (30.261%)  route 0.636ns (69.739%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.636     0.867    reset_IBUF
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.912 r  pong_bg[25,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    pong_bg[25,64][1]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[25,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.946     2.474    clkfx_BUFG
    SLICE_X5Y110         FDRE                                         r  pong_bg_reg[25,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[28,64][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.276ns (30.261%)  route 0.636ns (69.739%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.636     0.867    reset_IBUF
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.045     0.912 r  pong_bg[28,64][1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    pong_bg[28,64][1]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  pong_bg_reg[28,64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.946     2.474    clkfx_BUFG
    SLICE_X4Y110         FDRE                                         r  pong_bg_reg[28,64][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[43,27][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.276ns (28.919%)  route 0.678ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2255, routed)        0.678     0.909    reset_IBUF
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045     0.954 r  pong_bg[43,27][1]_i_1/O
                         net (fo=1, routed)           0.000     0.954    pong_bg[43,27][1]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  pong_bg_reg[43,27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5239, routed)        0.946     2.474    clkfx_BUFG
    SLICE_X3Y112         FDRE                                         r  pong_bg_reg[43,27][1]/C





