@W: MO129 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\send1.sv":19:2:19:3|Sequential instance N64_rec.ImActuallyAnEncoderButWhatever.Send_One_Left.ENABLE_STATE is reduced to a combinational gate by constant propagation.
@W: BN114 :"c:\users\connor\documents\ece_271_project\impl1\sources\big_boy.sv":84:17:84:21|Removing instance r_rec (in view: work.top(verilog)) of black box view:work.remote_reciever(verilog) because it does not drive other instances.
@W: MT531 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":56:3:56:6|Found signal identified as System clock which controls 3 sequential elements including N64_rec.StateMachineBig.StateMachine.OutputData[2].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_reciever.sv":75:1:75:9|Found inferred clock N64_reciever|clk_i_inferred_clock which controls 4 sequential elements including N64_rec.slow_it_down_baby.count[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_send_1.sv":26:2:26:3|Found inferred clock State_Machine_Send_0|Data_Out_inferred_clock which controls 5 sequential elements including N64_rec.ImActuallyAnEncoderButWhatever.Send_One_Left.stateMachine.Data_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
