// Seed: 3646349454
module module_0 (
    input id_0
    , id_18,
    input id_1,
    output id_2
    , id_19,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    output id_11,
    output logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input id_16,
    output logic id_17
);
  logic id_20;
  always @(posedge id_5) begin
    #1 id_9 = 1;
  end
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
    , id_18,
    input id_4
);
  type_0 id_19 (
      id_13,
      id_18,
      1
  );
  assign id_19 = id_16;
  assign id_17[1] = 1'b0;
endmodule
