// Seed: 1566906812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  assign #id_10 id_9 = id_9;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1[1];
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2
  );
  assign id_2 = 1'b0;
  wire id_5;
  wire id_6;
  assign (strong1, strong0) id_2 = id_2;
  wire id_7;
endmodule
