INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.sim/sim_1/synth/timing/sccomp_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-311] analyzing module mux32_0
INFO: [VRFC 10-311] analyzing module mux32_1
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-311] analyzing module muxpc
INFO: [VRFC 10-311] analyzing module onBoard
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-311] analyzing module imem_dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module imem_dist_mem_gen_v8_0_10_synth
INFO: [VRFC 10-311] analyzing module imem_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-1195] overwriting previous definition of module regfile [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1195] overwriting previous definition of module PC [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/pc.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
WARNING: [VRFC 10-1195] overwriting previous definition of module mux5 [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:3]
INFO: [VRFC 10-311] analyzing module mux32
WARNING: [VRFC 10-1195] overwriting previous definition of module mux32 [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:12]
INFO: [VRFC 10-311] analyzing module muxpc
WARNING: [VRFC 10-1195] overwriting previous definition of module muxpc [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/mux.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-311] analyzing module ext16
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/alu.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
WARNING: [VRFC 10-1195] overwriting previous definition of module NPC [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:3]
INFO: [VRFC 10-311] analyzing module add
WARNING: [VRFC 10-1195] overwriting previous definition of module add [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/add.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-1195] overwriting previous definition of module dmem [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/dmem.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1195] overwriting previous definition of module cpu [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/cpu.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
WARNING: [VRFC 10-1195] overwriting previous definition of module sccomp_dataflow [D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_dataflow.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ray/Vivado/CPU31/CPU31.srcs/sources_1/new/sccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_tb
