// Seed: 426038520
module module_0;
  bit id_1;
  localparam id_2 = -1;
  assign id_1 = -1'h0;
  assign module_1.id_3 = 0;
  assign id_1 = 1 & 1'b0;
  always @(posedge -1) id_1 <= 1 + id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  bit ["" &  id_1  > "" : 1] id_3 = id_1, id_4 = 1;
  module_0 modCall_1 ();
  assign id_4#(
      .id_2(1 == 1'b0),
      .id_2(1),
      .id_4(-1)
  ) = -1'b0;
  always @(posedge id_4 or negedge id_1) if (-1'd0) id_4 <= -1;
  wire id_5;
  ;
endmodule
