{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666830571890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666830571890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 21:29:31 2022 " "Processing started: Wed Oct 26 21:29:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666830571890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666830571890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666830571890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666830572672 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcihellocore.qsys " "Elaborating Qsys system entity \"pcihellocore.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830572828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Loading pcihello_restored/pcihellocore.qsys " "2022.10.26.21:29:34 Progress: Loading pcihello_restored/pcihellocore.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Reading input file " "2022.10.26.21:29:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Adding hexport \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:34 Progress: Adding hexport \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Parameterizing module hexport " "2022.10.26.21:29:34 Progress: Parameterizing module hexport" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Adding inport \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:34 Progress: Adding inport \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Parameterizing module inport " "2022.10.26.21:29:34 Progress: Parameterizing module inport" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:34 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 14.0\] " "2022.10.26.21:29:34 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830574750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing module pcie_hard_ip_0 " "2022.10.26.21:29:39 Progress: Parameterizing module pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Adding ledR \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:39 Progress: Adding ledR \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing module ledR " "2022.10.26.21:29:39 Progress: Parameterizing module ledR" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Adding butao \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:39 Progress: Adding butao \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing module butao " "2022.10.26.21:29:39 Progress: Parameterizing module butao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Adding display \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:39 Progress: Adding display \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing module display " "2022.10.26.21:29:39 Progress: Parameterizing module display" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Adding ledG \[altera_avalon_pio 14.0\] " "2022.10.26.21:29:39 Progress: Adding ledG \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing module ledG " "2022.10.26.21:29:39 Progress: Parameterizing module ledG" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Building connections " "2022.10.26.21:29:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Parameterizing connections " "2022.10.26.21:29:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:39 Progress: Validating " "2022.10.26.21:29:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830579218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.10.26.21:29:40 Progress: Done reading input file " "2022.10.26.21:29:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcihellocore: There are recommended upgrades for: pcie_hard_ip_0 " "Pcihellocore.pcihellocore: There are recommended upgrades for: pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexport\" (altera_avalon_pio 14.0), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 14.0) " "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexport\" (altera_avalon_pio 14.0), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0), \"avalon_clk\" (altera_clock_bridge 14.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 14.0), \"avalon_clk\" (altera_clock_bridge 14.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15 " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1 " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.butao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.butao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver " "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1666830580604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH " "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830582475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: Starting RTL generation for module 'pcihellocore_hexport' " "Hexport: Starting RTL generation for module 'pcihellocore_hexport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0002_hexport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0002_hexport_gen//pcihellocore_hexport_component_configuration.pl  --do_build_sim=0  \] " "Hexport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0002_hexport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0002_hexport_gen//pcihellocore_hexport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: Done RTL generation for module 'pcihellocore_hexport' " "Hexport: Done RTL generation for module 'pcihellocore_hexport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexport: \"pcihellocore\" instantiated altera_avalon_pio \"hexport\" " "Hexport: \"pcihellocore\" instantiated altera_avalon_pio \"hexport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Starting RTL generation for module 'pcihellocore_inport' " "Inport: Starting RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0003_inport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0003_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \] " "Inport:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0003_inport_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=D:/Users/lorl/AppData/Local/Temp/alt9292_7805893884805459095.dir/0003_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830587829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Done RTL generation for module 'pcihellocore_inport' " "Inport: Done RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830588126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\" " "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830588126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\" " "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830588359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830589946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\" " "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\" " "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\" " "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\" " "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\" " "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\" " "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\" " "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\" " "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Done \"pcihellocore\" with 26 modules, 64 files " "Pcihellocore: Done \"pcihellocore\" with 26 modules, 64 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1666830596883 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pcihellocore.qsys " "Finished elaborating Qsys system entity \"pcihellocore.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830598305 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcihellocore/synthesis/pcihellocore.v " "Can't analyze file -- file pcihellocore/synthesis/pcihellocore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666830598461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_irq_mapper " "Found entity 1: pcihellocore_irq_mapper" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598508 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v " "Can't analyze file -- file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666830598524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_mux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_demux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_mux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_demux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598805 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_004_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_004_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_004 " "Found entity 2: pcihellocore_mm_interconnect_0_router_004" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_001_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_001 " "Found entity 2: pcihellocore_mm_interconnect_0_router_001" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830598852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598852 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router " "Found entity 2: pcihellocore_mm_interconnect_0_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0 " "Found entity 1: pcihellocore_pcie_hard_ip_0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598961 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666830598977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598977 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1666830598992 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1666830598992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830598992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830598992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8 " "Found entity 1: pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599149 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_pcie_hard_ip_0_altgx_internal " "Found entity 2: pcihellocore_pcie_hard_ip_0_altgx_internal" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599195 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599195 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599195 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830599586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(162) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(162): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830599586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_inport.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_inport " "Found entity 1: pcihellocore_inport" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_inport.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_hexport.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_hexport.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_hexport " "Found entity 1: pcihellocore_hexport" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_hexport.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599617 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pcihello.v(118) " "Verilog HDL Module Instantiation warning at pcihello.v(118): ignored dangling comma in List of Port Connections" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1666830599617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG pcihello.v(59) " "Verilog HDL Declaration information at pcihello.v(59): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830599617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR pcihello.v(60) " "Verilog HDL Declaration information at pcihello.v(60): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666830599617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihello.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihello.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihello " "Found entity 1: pcihello" {  } { { "pcihello.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_mux " "Found entity 1: pcihellocore_rsp_xbar_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_demux " "Found entity 1: pcihellocore_rsp_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_003_default_decode " "Found entity 1: pcihellocore_id_router_003_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599695 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router_003 " "Found entity 2: pcihellocore_id_router_003" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_default_decode " "Found entity 1: pcihellocore_id_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599711 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router " "Found entity 2: pcihellocore_id_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_cmd_xbar_demux " "Found entity 1: pcihellocore_cmd_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_addr_router_default_decode " "Found entity 1: pcihellocore_addr_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599758 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_addr_router " "Found entity 2: pcihellocore_addr_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/pcihellocore.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcihellocore/pcihellocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore " "Found entity 1: pcihellocore" {  } { { "db/ip/pcihellocore/pcihellocore.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/pcihellocore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830599867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599867 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599867 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599883 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599883 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599961 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599961 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599977 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599977 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830599992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830599992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600008 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600024 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600024 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600055 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600086 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pipe_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pipe_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_100_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_100_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_125_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_125_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600133 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_rs_serdes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_rs_serdes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_clksync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_clksync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_lite_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_lite_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600195 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600195 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600211 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600274 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600305 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600305 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600336 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexport.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexport.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_hexport.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_hexport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600352 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_inport.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_inport.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_inport.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_inport.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_inport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600352 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0 " "Found entity 1: pcihellocore_mm_interconnect_0" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666830600399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600399 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600414 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600414 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600430 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600445 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "pcihellocore_pcie_hard_ip_0 pcihellocore_pcie_hard_ip_0.v(9) " "Verilog HDL error at pcihellocore_pcie_hard_ip_0.v(9): module \"pcihellocore_pcie_hard_ip_0\" cannot be declared more than once" {  } { { "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1666830600477 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pcihellocore_pcie_hard_ip_0 pcihellocore_pcie_hard_ip_0.v(9) " "HDL info at pcihellocore_pcie_hard_ip_0.v(9): see declaration for object \"pcihellocore_pcie_hard_ip_0\"" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666830600477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600477 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v " "File \"d:/users/lorl/downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" is a duplicate of already analyzed file \"D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1666830600539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666830600539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.map.smsg " "Generated suppressed messages file D:/Users/lorl/Downloads/dj-table-py-master/dj-table-py-master/mapeamento/pcihello_restored/pcihello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666830600664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666830600992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 26 21:30:00 2022 " "Processing ended: Wed Oct 26 21:30:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666830600992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666830600992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666830600992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666830600992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 41 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 41 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666830601649 ""}
