{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589215447622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589215447622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:44:07 2020 " "Processing started: Mon May 11 11:44:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589215447622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589215447622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589215447622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589215448097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589215448097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a10.v 1 1 " "Found 1 design units, including 1 entities, in source file a10.v" { { "Info" "ISGN_ENTITY_NAME" "1 A10 " "Found entity 1: A10" {  } { { "A10.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/buffer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Found entity 1: buffer4" {  } { { "buffer4.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/buffer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memin.v 1 1 " "Found 1 design units, including 1 entities, in source file memin.v" { { "Info" "ISGN_ENTITY_NAME" "1 memIn " "Found entity 1: memIn" {  } { { "memIn.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/memIn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux3.v(16) " "Verilog HDL warning at mux3.v(16): extended using \"x\" or \"z\"" {  } { { "mux3.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/mux3.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589215456782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4.v(17) " "Verilog HDL warning at mux4.v(17): extended using \"x\" or \"z\"" {  } { { "mux4.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/mux4.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589215456786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456788 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uc.v(21) " "Verilog HDL warning at uc.v(21): extended using \"x\" or \"z\"" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589215456791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uc_alu.v(32) " "Verilog HDL warning at uc_alu.v(32): extended using \"x\" or \"z\"" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589215456795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_alu " "Found entity 1: uc_alu" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215456800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589215456800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589215456839 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk test.v(12) " "Verilog HDL warning at test.v(12): assignments to clk create a combinational loop" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/test.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1589215456839 "|test"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test.v(25) " "Verilog HDL warning at test.v(25): ignoring unsupported system task" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/test.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1589215456839 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A10 A10:duv " "Elaborating entity \"A10\" for hierarchy \"A10:duv\"" {  } { { "test.v" "duv" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/test.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch A10:duv\|fetch:f1 " "Elaborating entity \"fetch\" for hierarchy \"A10:duv\|fetch:f1\"" {  } { { "A10.v" "f1" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetch.v(9) " "Verilog HDL assignment warning at fetch.v(9): truncated value with size 32 to match size of target (8)" {  } { { "fetch.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/fetch.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589215456867 "|test|A10:duv|fetch:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memIn A10:duv\|memIn:m1 " "Elaborating entity \"memIn\" for hierarchy \"A10:duv\|memIn:m1\"" {  } { { "A10.v" "m1" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456868 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 15 memIn.v(10) " "Verilog HDL warning at memIn.v(10): number of words (24) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "memIn.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/memIn.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1589215456870 "|test|A10:duv|memIn:m1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem memIn.v(9) " "Verilog HDL warning at memIn.v(9): initial value for variable mem should be constant" {  } { { "memIn.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/memIn.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1589215456870 "|test|A10:duv|memIn:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 memIn.v(6) " "Net \"mem\" at memIn.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memIn.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/memIn.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1589215456874 "|test|A10:duv|memIn:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 A10:duv\|buffer1:b1 " "Elaborating entity \"buffer1\" for hierarchy \"A10:duv\|buffer1:b1\"" {  } { { "A10.v" "b1" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco A10:duv\|banco:bank " "Elaborating entity \"banco\" for hierarchy \"A10:duv\|banco:bank\"" {  } { { "A10.v" "bank" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456921 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "banco.v(18) " "Verilog HDL Case Statement warning at banco.v(18): incomplete case statement has no default case item" {  } { { "banco.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/banco.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1589215456923 "|test|A10:duv|banco:bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc A10:duv\|uc:control " "Elaborating entity \"uc\" for hierarchy \"A10:duv\|uc:control\"" {  } { { "A10.v" "control" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456935 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc uc.v(10) " "Inferred latch for \"alusrc\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg uc.v(10) " "Inferred latch for \"memtoreg\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite uc.v(10) " "Inferred latch for \"regwrite\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst uc.v(10) " "Inferred latch for \"regdst\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456936 "|test|A10:duv|uc:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 A10:duv\|buffer2:b2 " "Elaborating entity \"buffer2\" for hierarchy \"A10:duv\|buffer2:b2\"" {  } { { "A10.v" "b2" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 A10:duv\|mux2:m2 " "Elaborating entity \"mux2\" for hierarchy \"A10:duv\|mux2:m2\"" {  } { { "A10.v" "m2" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_alu A10:duv\|uc_alu:uc " "Elaborating entity \"uc_alu\" for hierarchy \"A10:duv\|uc_alu:uc\"" {  } { { "A10.v" "uc" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456941 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel uc_alu.v(10) " "Verilog HDL Always Construct warning at uc_alu.v(10): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456942 "|test|A10:duv|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] uc_alu.v(10) " "Inferred latch for \"sel\[0\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456942 "|test|A10:duv|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] uc_alu.v(10) " "Inferred latch for \"sel\[1\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456942 "|test|A10:duv|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] uc_alu.v(10) " "Inferred latch for \"sel\[2\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456942 "|test|A10:duv|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[3\] uc_alu.v(10) " "Inferred latch for \"sel\[3\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456942 "|test|A10:duv|uc_alu:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 A10:duv\|mux3:m3 " "Elaborating entity \"mux3\" for hierarchy \"A10:duv\|mux3:m3\"" {  } { { "A10.v" "m3" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu A10:duv\|Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"A10:duv\|Alu:alu1\"" {  } { { "A10.v" "alu1" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456944 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alu.v(11) " "Verilog HDL Case Statement warning at Alu.v(11): incomplete case statement has no default case item" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res Alu.v(11) " "Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.v(11) " "Inferred latch for \"res\[0\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.v(11) " "Inferred latch for \"res\[1\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.v(11) " "Inferred latch for \"res\[2\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.v(11) " "Inferred latch for \"res\[3\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.v(11) " "Inferred latch for \"res\[4\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.v(11) " "Inferred latch for \"res\[5\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.v(11) " "Inferred latch for \"res\[6\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.v(11) " "Inferred latch for \"res\[7\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.v(11) " "Inferred latch for \"res\[8\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.v(11) " "Inferred latch for \"res\[9\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.v(11) " "Inferred latch for \"res\[10\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.v(11) " "Inferred latch for \"res\[11\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.v(11) " "Inferred latch for \"res\[12\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.v(11) " "Inferred latch for \"res\[13\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.v(11) " "Inferred latch for \"res\[14\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.v(11) " "Inferred latch for \"res\[15\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.v(11) " "Inferred latch for \"res\[16\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.v(11) " "Inferred latch for \"res\[17\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.v(11) " "Inferred latch for \"res\[18\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.v(11) " "Inferred latch for \"res\[19\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.v(11) " "Inferred latch for \"res\[20\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.v(11) " "Inferred latch for \"res\[21\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.v(11) " "Inferred latch for \"res\[22\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456946 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.v(11) " "Inferred latch for \"res\[23\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456956 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.v(11) " "Inferred latch for \"res\[24\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456956 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.v(11) " "Inferred latch for \"res\[25\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456956 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.v(11) " "Inferred latch for \"res\[26\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456956 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.v(11) " "Inferred latch for \"res\[27\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456957 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.v(11) " "Inferred latch for \"res\[28\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456957 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.v(11) " "Inferred latch for \"res\[29\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456957 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.v(11) " "Inferred latch for \"res\[30\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456957 "|test|A10:duv|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.v(11) " "Inferred latch for \"res\[31\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589215456957 "|test|A10:duv|Alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 A10:duv\|buffer3:b3 " "Elaborating entity \"buffer3\" for hierarchy \"A10:duv\|buffer3:b3\"" {  } { { "A10.v" "b3" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer4 A10:duv\|buffer4:b4 " "Elaborating entity \"buffer4\" for hierarchy \"A10:duv\|buffer4:b4\"" {  } { { "A10.v" "b4" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 A10:duv\|mux4:m4 " "Elaborating entity \"mux4\" for hierarchy \"A10:duv\|mux4:m4\"" {  } { { "A10.v" "m4" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589215456961 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A10:duv\|uc_alu\[5\] " "Net \"A10:duv\|uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589215457021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A10:duv\|uc_alu\[4\] " "Net \"A10:duv\|uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/A10.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589215457021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589215457021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "test.v" "clk" { Text "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/test.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589215457022 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589215457022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1589215457094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/output_files/Fase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/proyectos/ProyectoFinal/Fases/Fase1/output_files/Fase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1589215457125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589215457152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:44:17 2020 " "Processing ended: Mon May 11 11:44:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589215457152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589215457152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589215457152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589215457152 ""}
