# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../../Desktop/hls4mlcode/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v" \
"../../../../../../../../../Desktop/hls4mlcode/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v" \
"../../../../../../../../../Desktop/hls4mlcode/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v" \
"../../../../../../../../../Desktop/hls4mlcode/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.v" \
"../../../../../../../../../Desktop/hls4mlcode/myproject.v" \
"../../../../../../../../../Desktop/hls4mlcode/myproject_mul_mul_14s_18s_26_1_1.v" \
"../../../../../../../../../Desktop/hls4mlcode/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.v" \
"../../../../../../../../../Desktop/hls4mlcode/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.v" \
"../../../../../../../../../Desktop/hls4mlcode/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.v" \
"../../../../../../../../../Desktop/hls4mlcode/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.v" \
"../../../../../../../../../Desktop/hls4mlcode/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb.v" \
"../../../../../../../../../Desktop/hls4mlcode/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud.v" \

sv xil_defaultlib  \
"../../../../APU.srcs/sources_1/imports/apu1/simpleAPU.sv" \
"../../../../APU.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
