var g_data = {"16":{"st":"inst","pa":0,"n":"/apb_top/apb_vif","l":"SystemVerilog","sn":3,"du":{"n":"work.apb_if","s":5,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"apb_vif","s":16,"z":1}],"loc":{"cp":72.89,"data":{"t":[214,156]}}},"18":{"st":"inst","pa":0,"n":"/apb_top/duv/slave","l":"Verilog","sn":5,"du":{"n":"work.apb_slave_new","s":7,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"duv","s":17,"b":1},{"n":"slave","s":18,"z":1}],"loc":{"cp":90.26,"data":{"s":[45,44],"b":[27,26],"fc":[4,3],"fs":[3,3],"ft":[5,4],"t":[430,314],"d":[11,11],"a":[11,11]}}},"19":{"st":"inst","pa":0,"n":"/apb_top/duv/reg_file","l":"Verilog","sn":5,"du":{"n":"work.RegisterFile","s":8,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"duv","s":17,"b":1},{"n":"reg_file","s":19,"z":1}],"loc":{"cp":97.09,"data":{"s":[43,43],"b":[47,45],"t":[1300,1242]}}},"17":{"st":"inst","pa":0,"n":"/apb_top/duv","l":"Verilog","sn":3,"du":{"n":"work.apb_wrapper","s":6,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"duv","s":17,"z":1}],"children":[{"n":"reg_file","id":19,"zf":1,"tc":97.09,"s":100.00,"b":95.74,"t":95.53},{"n":"slave","id":18,"zf":1,"tc":90.26,"s":97.77,"b":96.29,"fc":75.00,"fs":100.00,"ft":80.00,"t":73.02,"d":100.00,"a":100.00}],"rec":{"cp":92.51,"data":{"s":[88,87],"b":[74,71],"fc":[4,3],"fs":[3,3],"ft":[5,4],"t":[1792,1618],"d":[11,11],"a":[11,11]}},"loc":{"cp":72.51,"data":{"t":[422,306]}}},"20":{"st":"inst","pa":0,"n":"/apb_top/tb","l":"Verilog","sn":3,"du":{"n":"work.apb_tb","s":11,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"tb","s":20,"z":1}],"loc":{"cp":100.00,"data":{"s":[70,70],"a":[4,4]}}},"21":{"st":"inst","pa":0,"n":"/apb_top/monitor","l":"Verilog","sn":3,"du":{"n":"work.apb_monitor","s":14,"b":1},"bc":[{"n":"apb_top","s":15,"b":1},{"n":"monitor","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[25,25],"b":[2,2]}}},"15":{"st":"inst","pa":0,"n":"/apb_top","l":"Verilog","sn":3,"du":{"n":"work.apb_top","s":4,"b":1},"bc":[{"n":"apb_top","s":15,"z":1}],"children":[{"n":"monitor","id":21,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"tb","id":20,"zf":1,"tc":100.00,"s":100.00,"a":100.00},{"n":"duv","id":17,"zf":1,"tc":92.51,"s":98.86,"b":95.94,"fc":75.00,"fs":100.00,"ft":80.00,"t":90.29,"d":100.00,"a":100.00},{"n":"apb_vif","id":16,"zf":1,"tc":72.89,"t":72.89}],"rec":{"cp":92.36,"data":{"s":[188,187],"b":[76,73],"fc":[4,3],"fs":[3,3],"ft":[5,4],"t":[2006,1774],"d":[11,11],"a":[15,15]}},"loc":{"cp":100.00,"data":{"s":[5,5],"t":[2,2]}}},"25":{"st":"inst","pa":0,"n":"/coverage_pkg","l":"SystemVerilog","sn":8,"du":{"n":"work.coverage_pkg","s":9,"b":1},"bc":[{"n":"coverage_pkg","s":25,"z":1}],"loc":{"cp":99.43,"data":{"s":[4,4],"gb":[109,108],"cvpc":[11],"g":[1,98.86]}}},"27":{"st":"inst","pa":0,"n":"/scoreboard_pkg","l":"SystemVerilog","sn":10,"du":{"n":"work.scoreboard_pkg","s":12,"b":1},"bc":[{"n":"scoreboard_pkg","s":27,"z":1}],"loc":{"cp":54.61,"data":{"s":[32,25],"b":[28,24],"fc":[4,0]}}},"8":{"st":"du","pa":0,"n":"work.RegisterFile","l":"Verilog","sn":7,"one_inst":19,"loc":{"cp":97.09,"data":{"s":[43,43],"b":[47,45],"t":[1300,1242]}}},"5":{"st":"du","pa":0,"n":"work.apb_if","l":"SystemVerilog","sn":4,"one_inst":16,"loc":{"cp":72.89,"data":{"t":[214,156]}}},"14":{"st":"du","pa":0,"n":"work.apb_monitor","l":"Verilog","sn":11,"one_inst":21,"loc":{"cp":100.00,"data":{"s":[25,25],"b":[2,2]}}},"7":{"st":"du","pa":0,"n":"work.apb_slave_new","l":"Verilog","sn":6,"one_inst":18,"loc":{"cp":90.26,"data":{"s":[45,44],"b":[27,26],"fc":[4,3],"fs":[3,3],"ft":[5,4],"t":[430,314],"d":[11,11],"a":[11,11]}}},"11":{"st":"du","pa":0,"n":"work.apb_tb","l":"Verilog","sn":9,"one_inst":20,"loc":{"cp":100.00,"data":{"s":[70,70],"a":[4,4]}}},"4":{"st":"du","pa":0,"n":"work.apb_top","l":"Verilog","sn":3,"one_inst":15,"loc":{"cp":100.00,"data":{"s":[5,5],"t":[2,2]}}},"6":{"st":"du","pa":0,"n":"work.apb_wrapper","l":"Verilog","sn":5,"one_inst":17,"loc":{"cp":72.51,"data":{"t":[422,306]}}},"9":{"st":"du","pa":0,"n":"work.coverage_pkg","l":"SystemVerilog","sn":8,"one_inst":25,"loc":{"cp":99.43,"data":{"s":[4,4],"gb":[109,108],"cvpc":[11],"g":[1,98.86]}}},"12":{"st":"du","pa":0,"n":"work.scoreboard_pkg","l":"SystemVerilog","sn":10,"one_inst":27,"loc":{"cp":54.61,"data":{"s":[32,25],"b":[28,24],"fc":[4,0]}}}};
processSummaryData(g_data);