
bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 66 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 241 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_1 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 254 
WARNING:EDK:4088 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0 -
   Superseded core for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 329 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 348 
WARNING:EDK:4088 - IPNAME: v_cfa, INSTANCE: v_cfa_0 - Superseded core for
   architecture 'zynq' - U:\Documents\cpre488mp3\system\system.mhs line 366 
WARNING:EDK:4088 - IPNAME: v_rgb2ycrcb, INSTANCE: v_rgb2ycrcb_0 - Superseded
   core for architecture 'zynq' - U:\Documents\cpre488mp3\system\system.mhs line
   380 
WARNING:EDK:4088 - IPNAME: v_cresample, INSTANCE: v_cresample_0 - Superseded
   core for architecture 'zynq' - U:\Documents\cpre488mp3\system\system.mhs line
   396 
WARNING:EDK:4088 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0 -
   Superseded core for architecture 'zynq' -
   U:\Documents\cpre488mp3\system\system.mhs line 413 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 8 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_vid_in_axi4s_v2_00
   _a\data\v_vid_in_axi4s_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 8 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_vid_in_axi4s_v2_00
   _a\data\v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_YOFFSET value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_CBOFFSET value to 128 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_CROFFSET value to 128 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_ACOEF value to 16829 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 113 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_BCOEF value to 6415 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 114 
INFO:EDK:4130 - IPNAME: v_rgb2ycrcb, INSTANCE:v_rgb2ycrcb_0 - tcl is overriding
   PARAMETER C_DCOEF value to 37827 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_rgb2ycrcb_v6_00_a\
   data\v_rgb2ycrcb_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: v_cresample, INSTANCE:v_cresample_0 - tcl is overriding
   PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 24 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_cresample_v3_00_a\
   data\v_cresample_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   0_a\data\v_axi4s_vid_out_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   0_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40100000-0x4010ffff) IIC_FMC	axi4lite_0
  (0x41200000-0x4120ffff) BTNs_5Bits	axi4lite_0
  (0x41240000-0x4124ffff) SWs_8Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x50100000-0x5010ffff) fmc_imageon_iic_0	axi4lite_0
  (0x51100000-0x5110ffff) v_tc_1	axi4lite_0
  (0x51200000-0x5120ffff) axi_tpg_0	axi4lite_0
  (0x52100000-0x5210ffff) fmc_imageon_vita_receiver_0	axi4lite_0
  (0x52200000-0x5220ffff) v_tc_0	axi4lite_0
  (0x52300000-0x5230ffff) v_cfa_0	axi4lite_0
  (0x52400000-0x5240ffff) v_rgb2ycrcb_0	axi4lite_0
  (0x52500000-0x5250ffff) v_cresample_0	axi4lite_0

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

