# Description

This repo is contain the implementation of risc-v in verilog. Currently it implements basic instruction and more will be implemented later. For the the synthesis and ASIC design, opensource digital design suit **QFlow** is used (http://opencircuitdesign.com/qflow/).  


# Folder structure
```
```
ğŸ“¦risc_v<br/>
 â”£ ğŸ“‚img<br/>
 â”ƒ â”— ğŸ“œgtkwave_001.JPG<br/>
 â”£ ğŸ“‚layout<br/>
 â”ƒ â”£ ğŸ“œ.magicrc<br/>
 â”ƒ â”£ ğŸ“œcomp.json<br/>
 â”ƒ â”£ ğŸ“œcomp.out<br/>
 â”ƒ â”£ ğŸ“œgenerate_gds_uProcessor.tcl<br/>
 â”ƒ â”£ ğŸ“œmigrate_uProcessor.tcl<br/>
 â”ƒ â”£ ğŸ“œrun_drc_uProcessor.tcl<br/>
 â”ƒ â”£ ğŸ“œuProcessor.cel<br/>
 â”ƒ â”£ ğŸ“œuProcessor.cfg<br/>
 â”ƒ â”£ ğŸ“œuProcessor.def<br/>
 â”ƒ â”£ ğŸ“œuProcessor.gds<br/>
 â”ƒ â”£ ğŸ“œuProcessor.lef<br/>
 â”ƒ â”£ ğŸ“œuProcessor.mag<br/>
 â”ƒ â”£ ğŸ“œuProcessor.obs<br/>
 â”ƒ â”£ ğŸ“œuProcessor.par<br/>
 â”ƒ â”£ ğŸ“œuProcessor.rc<br/>
 â”ƒ â”£ ğŸ“œuProcessor.spice<br/>
 â”ƒ â”— ğŸ“œuProcessor_unroute.def<br/>
 â”£ ğŸ“‚log<br/>
 â”ƒ â”£ ğŸ“œdrc.log<br/>
 â”ƒ â”£ ğŸ“œgdsii.log<br/>
 â”ƒ â”£ ğŸ“œlvs.log<br/>
 â”ƒ â”£ ğŸ“œmagic_db.log<br/>
 â”ƒ â”£ ğŸ“œplace.log<br/>
 â”ƒ â”£ ğŸ“œpost_sta.log<br/>
 â”ƒ â”£ ğŸ“œprep.log<br/>
 â”ƒ â”£ ğŸ“œqflow.log<br/>
 â”ƒ â”£ ğŸ“œroute.log<br/>
 â”ƒ â”£ ğŸ“œsta.log<br/>
 â”ƒ â”— ğŸ“œsynth.log<br/>
 â”£ ğŸ“‚source<br/>
 â”ƒ â”£ ğŸ“‚alu<br/>
 â”ƒ â”ƒ â”£ ğŸ“œalu_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œand_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œisEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œisNotEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œmux4_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œor_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsignedGreaterOrEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsignedLessThen_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsub_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsum_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œunsignedGreaterOrEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œunsignedLessThen_16bit.v<br/>
 â”ƒ â”ƒ â”— ğŸ“œxor_16bit.v<br/>
 â”ƒ â”£ ğŸ“œaddress_mux.v<br/>
 â”ƒ â”£ ğŸ“œcontrol_unit.v<br/>
 â”ƒ â”£ ğŸ“œdata_mux.v<br/>
 â”ƒ â”£ ğŸ“œimmediate_operation.v<br/>
 â”ƒ â”£ ğŸ“œinstruction_decoder.v<br/>
 â”ƒ â”£ ğŸ“œinternal_register.v<br/>
 â”ƒ â”£ ğŸ“œprogram_counter.v<br/>
 â”ƒ â”£ ğŸ“œprogram_counter_preset.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor.v<br/>
 â”ƒ â”— ğŸ“œuProcessor.ys<br/>
 â”£ ğŸ“‚synthesis<br/>
 â”ƒ â”£ ğŸ“œuProcessor.conf<br/>
 â”ƒ â”£ ğŸ“œuProcessor.dly<br/>
 â”ƒ â”£ ğŸ“œuProcessor.rtl.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor.rtlbb.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor.rtlnopwr.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor.sdc<br/>
 â”ƒ â”£ ğŸ“œuProcessor.sdf<br/>
 â”ƒ â”£ ğŸ“œuProcessor.spc<br/>
 â”ƒ â”£ ğŸ“œuProcessor.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor.xspice<br/>
 â”ƒ â”£ ğŸ“œuProcessor_post.sdc<br/>
 â”ƒ â”£ ğŸ“œuProcessor_powerground<br/>
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtl.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtlbb.v<br/>
 â”ƒ â”— ğŸ“œuProcessor_synth.rtlnopwr.v<br/>
 â”£ ğŸ“‚verify<br/>
 â”ƒ â”£ ğŸ“‚alu<br/>
 â”ƒ â”ƒ â”£ ğŸ“œalu_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œand_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œisEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œisNotEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œmux4_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œor_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsignedGreaterOrEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsignedLessThen_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsub_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œsum_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œunsignedGreaterOrEqual_16bit.v<br/>
 â”ƒ â”ƒ â”£ ğŸ“œunsignedLessThen_16bit.v<br/>
 â”ƒ â”ƒ â”— ğŸ“œxor_16bit.v<br/>
 â”ƒ â”£ ğŸ“œa.out<br/>
 â”ƒ â”£ ğŸ“œaddress_mux.v<br/>
 â”ƒ â”£ ğŸ“œcontrol_unit.v<br/>
 â”ƒ â”£ ğŸ“œdata_mux.v<br/>
 â”ƒ â”£ ğŸ“œdata_mux_tb.v<br/>
 â”ƒ â”£ ğŸ“œdata_mux_tb.vcd<br/>
 â”ƒ â”£ ğŸ“œimmediate_operation.v<br/>
 â”ƒ â”£ ğŸ“œimmediate_operation_tb.v<br/>
 â”ƒ â”£ ğŸ“œimmediate_operation_tb.vcd<br/>
 â”ƒ â”£ ğŸ“œinstruction_decoder.v<br/>
 â”ƒ â”£ ğŸ“œinternal_register.v<br/>
 â”ƒ â”£ ğŸ“œmemory.v<br/>
 â”ƒ â”£ ğŸ“œmemory_tb.v<br/>
 â”ƒ â”£ ğŸ“œmemory_tb.vcd<br/>
 â”ƒ â”£ ğŸ“œprogram_counter.v<br/>
 â”ƒ â”£ ğŸ“œprogram_counter_preset.v<br/>
 â”ƒ â”£ ğŸ“œprogram_counter_preset_tb.v<br/>
 â”ƒ â”£ ğŸ“œprogram_counter_preset_tb.vcd<br/>
 â”ƒ â”£ ğŸ“œuProcessor.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtlnopwr.v<br/>
 â”ƒ â”£ ğŸ“œuProcessor_tb.v<br/>
 â”ƒ â”— ğŸ“œuProcessor_tb.vcd<br/>
 â”£ ğŸ“œ.gitignore<br/>
 â”£ ğŸ“œproject_vars.sh<br/>
 â”£ ğŸ“œqflow_exec.sh<br/>
 â”£ ğŸ“œqflow_vars.sh<br/>
 â”— ğŸ“œreadme.md<br/>
```
```

## Timing Diagram
![Image of uProcessor Timing Diagram](img/gtkwave_001.JPG)
