{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618699463255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618699463265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 17 17:44:23 2021 " "Processing started: Sat Apr 17 17:44:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618699463265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699463265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImplementationV1 -c ImplementationV1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImplementationV1 -c ImplementationV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699463265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618699464272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618699464272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/xor_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/xor_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_key-Main " "Found design unit 1: XOR_key-Main" {  } { { "Make_Rounds/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484730 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_key " "Found entity 1: XOR_key" {  } { { "Make_Rounds/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/sr_slice_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/sr_slice_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice_Inv-Main " "Found design unit 1: SR_Slice_Inv-Main" {  } { { "Make_Rounds/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice_Inv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484738 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice_Inv " "Found entity 1: SR_Slice_Inv" {  } { { "Make_Rounds/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/sr_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/sr_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice-Main " "Found design unit 1: SR_Slice-Main" {  } { { "Make_Rounds/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484743 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice " "Found entity 1: SR_Slice" {  } { { "Make_Rounds/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/saturnin_block_encryptv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/saturnin_block_encryptv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturnin_Block_EncryptV2-Main " "Found design unit 1: Saturnin_Block_EncryptV2-Main" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Saturnin_Block_EncryptV2 " "Found entity 1: Saturnin_Block_EncryptV2" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/s_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/s_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_Box-Main " "Found design unit 1: S_Box-Main" {  } { { "Make_Rounds/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S_Box.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484780 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_Box " "Found entity 1: S_Box" {  } { { "Make_Rounds/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S_Box.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/register_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/register_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Logic-rtl " "Found design unit 1: Register_Logic-rtl" {  } { { "Make_Rounds/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_Logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Logic " "Found entity 1: Register_Logic" {  } { { "Make_Rounds/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_Logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/register_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/register_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_A-rtl " "Found design unit 1: Register_A-rtl" {  } { { "Make_Rounds/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_A.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_A " "Found entity 1: Register_A" {  } { { "Make_Rounds/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/muxlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/muxlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxLogic-RTL " "Found design unit 1: MuxLogic-RTL" {  } { { "Make_Rounds/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MuxLogic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxLogic " "Found entity 1: MuxLogic" {  } { { "Make_Rounds/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MuxLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484797 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Make_Rounds/Mux.vhd " "Entity \"Mux\" obtained from \"Make_Rounds/Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1618699484802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-RTL " "Found design unit 1: Mux-RTL" {  } { { "Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/membnk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/membnk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk-RTL " "Found design unit 1: MemBnk-RTL" {  } { { "Make_Rounds/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484811 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk " "Found entity 1: MemBnk" {  } { { "Make_Rounds/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/mds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/mds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDS-Main " "Found design unit 1: MDS-Main" {  } { { "Make_Rounds/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MDS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484817 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDS " "Found entity 1: MDS" {  } { { "Make_Rounds/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MDS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/make_rounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/make_rounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Make_Rounds-Main " "Found design unit 1: Make_Rounds-Main" {  } { { "Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Make_Rounds " "Found entity 1: Make_Rounds" {  } { { "Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-RTL " "Found design unit 1: DeMux-RTL" {  } { { "Make_Rounds/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/DeMux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484832 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "Make_Rounds/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/DeMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/data_generate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/data_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Generate-RTL " "Found design unit 1: Data_Generate-RTL" {  } { { "Make_Rounds/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Generate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Generate " "Found entity 1: Data_Generate" {  } { { "Make_Rounds/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Generate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_rounds/data_force.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_rounds/data_force.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Force-RTL " "Found design unit 1: Data_Force-RTL" {  } { { "Make_Rounds/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Force.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Force " "Found entity 1: Data_Force" {  } { { "Make_Rounds/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Force.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618699484847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699484847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Saturnin_Block_EncryptV2 " "Elaborating entity \"Saturnin_Block_EncryptV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618699484958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC0 Saturnin_Block_EncryptV2.vhd(246) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(246): object \"RC0\" assigned a value but never read" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618699484977 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC1 Saturnin_Block_EncryptV2.vhd(247) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(247): object \"RC1\" assigned a value but never read" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618699484977 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addr_Out0 Saturnin_Block_EncryptV2.vhd(250) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(250): used implicit default value for signal \"Addr_Out0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 250 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618699484978 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addr_Out1 Saturnin_Block_EncryptV2.vhd(251) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(251): used implicit default value for signal \"Addr_Out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 251 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618699484978 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rd_En_0 Saturnin_Block_EncryptV2.vhd(252) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(252): used implicit default value for signal \"Rd_En_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 252 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618699484978 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rd_En_1 Saturnin_Block_EncryptV2.vhd(253) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(253): used implicit default value for signal \"Rd_En_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618699484978 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Rst_RB Saturnin_Block_EncryptV2.vhd(314) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(314): used explicit default value for signal \"Rst_RB\" because signal was never assigned a value" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 314 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618699484979 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rst_Rk Saturnin_Block_EncryptV2.vhd(337) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(337): used implicit default value for signal \"Rst_Rk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 337 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618699484980 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Adrr Saturnin_Block_EncryptV2.vhd(352) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(352): used explicit default value for signal \"Test_Before_Adrr\" because signal was never assigned a value" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 352 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618699484980 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Logic Saturnin_Block_EncryptV2.vhd(353) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(353): used explicit default value for signal \"Test_Before_Logic\" because signal was never assigned a value" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 353 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618699484980 "|Saturnin_Block_EncryptV2"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Saturnin_Block_EncryptV2.vhd(361) " "VHDL Wait Statement error at Saturnin_Block_EncryptV2.vhd(361): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 361 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1618699484981 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618699484981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618699485201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 17 17:44:45 2021 " "Processing ended: Sat Apr 17 17:44:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618699485201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618699485201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618699485201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618699485201 ""}
