Classic Timing Analyzer report for CPU-sd2
Mon Dec 09 19:28:20 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                            ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.387 ns                                       ; in1[2]                          ; MEM:memoria|entrada[2] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.365 ns                                       ; RegY:registradorY|acumulador[3] ; ulaout[3]              ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.134 ns                                      ; in2[3]                          ; MEM:memoria|entrada[3] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|tx[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                 ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[3] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.302 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|entrada[0]          ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|contador            ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|entrada[1]          ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|entrada[2]          ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|entrada[3]          ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[1]          ; RegX:registradorX|barramento[1] ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[3] ; clock      ; clock    ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[2] ; clock      ; clock    ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[0]        ; clock      ; clock    ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[1]        ; clock      ; clock    ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[2]        ; clock      ; clock    ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[3]        ; clock      ; clock    ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|entrada[1]          ; clock      ; clock    ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|entrada[2]          ; clock      ; clock    ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegZ:registradorZ|out[0]        ; clock      ; clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegZ:registradorZ|out[2]        ; clock      ; clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegZ:registradorZ|out[1]        ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[0]          ; RegX:registradorX|barramento[0] ; clock      ; clock    ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|entrada[3]          ; clock      ; clock    ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|entrada[0]          ; clock      ; clock    ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[0] ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[1] ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegZ:registradorZ|out[3]        ; clock      ; clock    ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[2]          ; RegX:registradorX|barramento[2] ; clock      ; clock    ; None                        ; None                      ; 0.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[3]          ; RegX:registradorX|barramento[3] ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|contador            ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 0.433 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+--------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                     ; To Clock ;
+-------+--------------+------------+--------+------------------------+----------+
; N/A   ; None         ; 3.387 ns   ; in1[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A   ; None         ; 3.039 ns   ; in1[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A   ; None         ; 2.780 ns   ; in1[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A   ; None         ; 2.775 ns   ; in1[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A   ; None         ; 2.623 ns   ; in2[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A   ; None         ; 2.599 ns   ; in2[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A   ; None         ; 2.572 ns   ; in2[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A   ; None         ; 2.373 ns   ; in2[3] ; MEM:memoria|entrada[3] ; clock    ;
+-------+--------------+------------+--------+------------------------+----------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+---------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To               ; From Clock ;
+-------+--------------+------------+---------------------------------+------------------+------------+
; N/A   ; None         ; 6.365 ns   ; RegY:registradorY|acumulador[3] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.311 ns   ; RegX:registradorX|barramento[3] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.262 ns   ; RegX:registradorX|barramento[0] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.252 ns   ; RegY:registradorY|acumulador[2] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.243 ns   ; RegY:registradorY|acumulador[1] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.218 ns   ; RegY:registradorY|acumulador[0] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.189 ns   ; RegX:registradorX|barramento[2] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.182 ns   ; RegX:registradorX|barramento[1] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.150 ns   ; RegX:registradorX|barramento[0] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.109 ns   ; RegY:registradorY|acumulador[1] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.106 ns   ; RegY:registradorY|acumulador[0] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.096 ns   ; RegX:registradorX|barramento[0] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.077 ns   ; RegY:registradorY|acumulador[1] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.058 ns   ; RegY:registradorY|acumulador[2] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.052 ns   ; RegY:registradorY|acumulador[0] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.042 ns   ; RegX:registradorX|barramento[1] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.031 ns   ; RegX:registradorX|barramento[0] ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 6.016 ns   ; RegX:registradorX|barramento[1] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.001 ns   ; RegX:registradorX|barramento[2] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 5.981 ns   ; RegY:registradorY|acumulador[0] ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 5.685 ns   ; Control:controle|tz[0]          ; tz[0]            ; clock      ;
; N/A   ; None         ; 5.616 ns   ; Control:controle|ty[1]          ; ty[1]            ; clock      ;
; N/A   ; None         ; 5.522 ns   ; RegZ:registradorZ|out[2]        ; out[2]           ; clock      ;
; N/A   ; None         ; 5.502 ns   ; RegY:registradorY|acumulador[0] ; acumulador[0]    ; clock      ;
; N/A   ; None         ; 5.500 ns   ; Control:controle|tx[0]          ; tx[0]            ; clock      ;
; N/A   ; None         ; 5.476 ns   ; MEM:memoria|current_state[2]    ; current_state[2] ; clock      ;
; N/A   ; None         ; 5.471 ns   ; RegZ:registradorZ|out[0]        ; out[0]           ; clock      ;
; N/A   ; None         ; 5.449 ns   ; RegZ:registradorZ|out[3]        ; out[3]           ; clock      ;
; N/A   ; None         ; 5.447 ns   ; RegZ:registradorZ|out[1]        ; out[1]           ; clock      ;
; N/A   ; None         ; 5.441 ns   ; RegY:registradorY|acumulador[1] ; acumulador[1]    ; clock      ;
; N/A   ; None         ; 5.419 ns   ; RegY:registradorY|acumulador[3] ; acumulador[3]    ; clock      ;
; N/A   ; None         ; 5.412 ns   ; MEM:memoria|current_state[0]    ; current_state[0] ; clock      ;
; N/A   ; None         ; 5.395 ns   ; MEM:memoria|entrada[2]          ; entrada[2]       ; clock      ;
; N/A   ; None         ; 5.355 ns   ; RegX:registradorX|barramento[1] ; barramento[1]    ; clock      ;
; N/A   ; None         ; 5.353 ns   ; RegX:registradorX|barramento[3] ; barramento[3]    ; clock      ;
; N/A   ; None         ; 5.349 ns   ; RegX:registradorX|barramento[0] ; barramento[0]    ; clock      ;
; N/A   ; None         ; 5.315 ns   ; RegY:registradorY|acumulador[2] ; acumulador[2]    ; clock      ;
; N/A   ; None         ; 5.308 ns   ; RegX:registradorX|barramento[2] ; barramento[2]    ; clock      ;
; N/A   ; None         ; 5.243 ns   ; MEM:memoria|current_state[1]    ; current_state[1] ; clock      ;
; N/A   ; None         ; 5.239 ns   ; MEM:memoria|entrada[1]          ; entrada[1]       ; clock      ;
; N/A   ; None         ; 5.180 ns   ; MEM:memoria|entrada[3]          ; entrada[3]       ; clock      ;
; N/A   ; None         ; 5.164 ns   ; MEM:memoria|entrada[0]          ; entrada[0]       ; clock      ;
; N/A   ; None         ; 5.050 ns   ; Control:controle|ty[0]          ; ty[0]            ; clock      ;
+-------+--------------+------------+---------------------------------+------------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+--------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                     ; To Clock ;
+---------------+-------------+-----------+--------+------------------------+----------+
; N/A           ; None        ; -2.134 ns ; in2[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A           ; None        ; -2.333 ns ; in2[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A           ; None        ; -2.360 ns ; in2[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A           ; None        ; -2.384 ns ; in2[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A           ; None        ; -2.536 ns ; in1[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A           ; None        ; -2.541 ns ; in1[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A           ; None        ; -2.800 ns ; in1[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A           ; None        ; -3.148 ns ; in1[2] ; MEM:memoria|entrada[2] ; clock    ;
+---------------+-------------+-----------+--------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 09 19:28:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU-sd2 -c CPU-sd2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "MEM:memoria|current_state[2]" and destination register "Control:controle|tx[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.637 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N21; Fanout = 7; REG Node = 'MEM:memoria|current_state[2]'
            Info: 2: + IC(0.349 ns) + CELL(0.228 ns) = 0.577 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 3; COMB Node = 'Control:controle|tx[0]~0'
            Info: 3: + IC(0.314 ns) + CELL(0.746 ns) = 1.637 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 10; REG Node = 'Control:controle|tx[0]'
            Info: Total cell delay = 0.974 ns ( 59.50 % )
            Info: Total interconnect delay = 0.663 ns ( 40.50 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.474 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X2_Y4_N17; Fanout = 10; REG Node = 'Control:controle|tx[0]'
                Info: Total cell delay = 1.472 ns ( 59.50 % )
                Info: Total interconnect delay = 1.002 ns ( 40.50 % )
            Info: - Longest clock path from clock "clock" to source register is 2.474 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X2_Y4_N21; Fanout = 7; REG Node = 'MEM:memoria|current_state[2]'
                Info: Total cell delay = 1.472 ns ( 59.50 % )
                Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "MEM:memoria|entrada[2]" (data pin = "in1[2]", clock pin = "clock") is 3.387 ns
    Info: + Longest pin to register delay is 5.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E16; Fanout = 1; PIN Node = 'in1[2]'
        Info: 2: + IC(4.736 ns) + CELL(0.053 ns) = 5.616 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'MEM:memoria|entrada~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.771 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'MEM:memoria|entrada[2]'
        Info: Total cell delay = 1.035 ns ( 17.93 % )
        Info: Total interconnect delay = 4.736 ns ( 82.07 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'MEM:memoria|entrada[2]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
Info: tco from clock "clock" to destination pin "ulaout[3]" through register "RegY:registradorY|acumulador[3]" is 6.365 ns
    Info: + Longest clock path from clock "clock" to source register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 5; REG Node = 'RegY:registradorY|acumulador[3]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.797 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 5; REG Node = 'RegY:registradorY|acumulador[3]'
        Info: 2: + IC(0.450 ns) + CELL(0.418 ns) = 0.868 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 2; COMB Node = 'ULA:ula|Add0~13'
        Info: 3: + IC(0.775 ns) + CELL(2.154 ns) = 3.797 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'ulaout[3]'
        Info: Total cell delay = 2.572 ns ( 67.74 % )
        Info: Total interconnect delay = 1.225 ns ( 32.26 % )
Info: th for register "MEM:memoria|entrada[3]" (data pin = "in2[3]", clock pin = "clock") is -2.134 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'MEM:memoria|entrada[3]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T15; Fanout = 1; PIN Node = 'in2[3]'
        Info: 2: + IC(3.742 ns) + CELL(0.053 ns) = 4.602 ns; Loc. = LCCOMB_X2_Y4_N30; Fanout = 1; COMB Node = 'MEM:memoria|entrada~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.757 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'MEM:memoria|entrada[3]'
        Info: Total cell delay = 1.015 ns ( 21.34 % )
        Info: Total interconnect delay = 3.742 ns ( 78.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon Dec 09 19:28:20 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


