<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2013.12.06.15:37:50"
 outputDirectory="C:/ECE4440/DE2_115_Final/db/ip/nios2/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="vga_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="vga_external_interface_CLK"
       direction="output"
       role="CLK"
       width="1" />
   <port
       name="vga_external_interface_HS"
       direction="output"
       role="HS"
       width="1" />
   <port
       name="vga_external_interface_VS"
       direction="output"
       role="VS"
       width="1" />
   <port
       name="vga_external_interface_BLANK"
       direction="output"
       role="BLANK"
       width="1" />
   <port
       name="vga_external_interface_SYNC"
       direction="output"
       role="SYNC"
       width="1" />
   <port name="vga_external_interface_R" direction="output" role="R" width="8" />
   <port name="vga_external_interface_G" direction="output" role="G" width="8" />
   <port name="vga_external_interface_B" direction="output" role="B" width="8" />
  </interface>
  <interface name="led_green_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_green_external_interface_export"
       direction="output"
       role="export"
       width="9" />
  </interface>
  <interface name="sram_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="sram_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="20" />
   <port
       name="sram_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="sram_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="sram_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="sram_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="sram_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
  <interface name="usb_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="usb_external_interface_INT1"
       direction="input"
       role="INT1"
       width="1" />
   <port
       name="usb_external_interface_DATA"
       direction="bidir"
       role="DATA"
       width="16" />
   <port
       name="usb_external_interface_RST_N"
       direction="output"
       role="RST_N"
       width="1" />
   <port
       name="usb_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="2" />
   <port
       name="usb_external_interface_CS_N"
       direction="output"
       role="CS_N"
       width="1" />
   <port
       name="usb_external_interface_RD_N"
       direction="output"
       role="RD_N"
       width="1" />
   <port
       name="usb_external_interface_WR_N"
       direction="output"
       role="WR_N"
       width="1" />
   <port
       name="usb_external_interface_INT0"
       direction="input"
       role="INT0"
       width="1" />
  </interface>
  <interface name="ps2_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ps2_external_interface_CLK"
       direction="bidir"
       role="CLK"
       width="1" />
   <port
       name="ps2_external_interface_DAT"
       direction="bidir"
       role="DAT"
       width="1" />
  </interface>
  <interface name="sd_card_interface_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sd_card_interface_conduit_end_b_SD_cmd"
       direction="bidir"
       role="b_SD_cmd"
       width="1" />
   <port
       name="sd_card_interface_conduit_end_b_SD_dat"
       direction="bidir"
       role="b_SD_dat"
       width="1" />
   <port
       name="sd_card_interface_conduit_end_b_SD_dat3"
       direction="bidir"
       role="b_SD_dat3"
       width="1" />
   <port
       name="sd_card_interface_conduit_end_o_SD_clock"
       direction="output"
       role="o_SD_clock"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios2:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1386362246,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=3160096,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=22,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x200000&apos; /&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_buffer_slave&apos; start=&apos;0x300000&apos; end=&apos;0x302000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;slave name=&apos;sd_card_interface.avalon_sdcard_slave&apos; start=&apos;0x304000&apos; end=&apos;0x304400&apos; /&gt;&lt;slave name=&apos;usb.avalon_usb_slave&apos; start=&apos;0x304880&apos; end=&apos;0x304890&apos; /&gt;&lt;slave name=&apos;pixel_buffer.avalon_control_slave&apos; start=&apos;0x304890&apos; end=&apos;0x3048A0&apos; /&gt;&lt;slave name=&apos;led_green.avalon_parallel_port_slave&apos; start=&apos;0x3048A0&apos; end=&apos;0x3048B0&apos; /&gt;&lt;slave name=&apos;ps2.avalon_ps2_slave&apos; start=&apos;0x3048B0&apos; end=&apos;0x3048B8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x3048B8&apos; end=&apos;0x3048C0&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_control_slave&apos; start=&apos;0x3048C0&apos; end=&apos;0x3048C8&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=2621472,exceptionOffset=32,exceptionSlave=onchip_mem.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Small,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=25,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=2621440,resetOffset=0,resetSlave=onchip_mem.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=nios2_onchip_mem,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=nios2_onchip_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=17,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_up_avalon_video_vga_controller:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,underflow_flag=false)(altera_up_avalon_video_character_buffer_with_dma:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=1-bit,enable_transparency=true,resolution=80 x 60,vga_device=On-board VGA DAC)(altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_up_avalon_parallel_port:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=LEDs,sevensegs=3 to 0)(altera_up_avalon_video_pixel_buffer_dma:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=X-Y,back_start_address=0,color_space=30-bit RGB,image_height=480,image_width=640,start_address=0)(altera_up_avalon_video_alpha_blender:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,mode=Normal)(altera_up_avalon_sram:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_up_avalon_video_dual_clock_buffer:13.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_clocks:13.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_clk=false,audio_clk_freq=12.288,board=DE2-115,sdram_clk=false,sys_clk_freq=50,vga_clk=true)(altera_up_avalon_usb:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E)(altera_up_avalon_ps2:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,clk_rate=50000000)(Altera_UP_SD_Card_Avalon_Interface:13.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00303800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00303800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00280000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00280000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x003048c0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00300000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x003048b8,defaultConnection=false)(interrupt:13.0:irqNumber=0)(avalon:13.0:arbitrationPriority=1,baseAddress=0x003048a0,defaultConnection=false)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00304890,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(avalon_streaming:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(avalon_streaming:13.0:)(avalon_streaming:13.0:)(avalon_streaming:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00304880,defaultConnection=false)(clock:13.0:)(reset:13.0:)(interrupt:13.0:irqNumber=3)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x003048b0,defaultConnection=false)(interrupt:13.0:irqNumber=4)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00304000,defaultConnection=false)"
   instancePathKey="nios2"
   kind="nios2"
   version="1.0"
   name="nios2">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_GENERATION_ID" value="1386362246" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/nios2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_onchip_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_onchip_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_vga.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_128_character_rom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_fb_color_rom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_char_mode_rom_128.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_fb_color_rom.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_char_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_led_green.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_pixel_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_alpha_blender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_sram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_dual_clock_FIFO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_up_clocks_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_usb.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Clock.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Control_FSM.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Response_Receiver.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_CRC16_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_CRC7_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Signal_Trigger.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.bsf"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.cmp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/ECE4440/DE2_115_Final/nios2.qsys" attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_char_mode_rom_128.mif"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.mif"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_usb/altera_up_avalon_usb_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios2">queue size: 0 starting:nios2 "nios2"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>15</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>29</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.instruction_master and nios2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.data_master and nios2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pixel_buffer.avalon_pixel_dma_master and pixel_buffer_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_jtag_debug_module_translator.avalon_anti_slave_0 and nios2.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_mem_s1_translator.avalon_anti_slave_0 and onchip_mem.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces char_buffer_avalon_char_control_slave_translator.avalon_anti_slave_0 and char_buffer.avalon_char_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces char_buffer_avalon_char_buffer_slave_translator.avalon_anti_slave_0 and char_buffer.avalon_char_buffer_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_green_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and led_green.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pixel_buffer_avalon_control_slave_translator.avalon_anti_slave_0 and pixel_buffer.avalon_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_avalon_sram_slave_translator.avalon_anti_slave_0 and sram.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces usb_avalon_usb_slave_translator.avalon_anti_slave_0 and usb.avalon_usb_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ps2_avalon_ps2_slave_translator.avalon_anti_slave_0 and ps2.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sd_card_interface_avalon_sdcard_slave_translator.avalon_anti_slave_0 and sd_card_interface.avalon_sdcard_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>56</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>70</b> modules, <b>278</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>71</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>73</b> modules, <b>288</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>77</b> modules, <b>296</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>108</b> modules, <b>364</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>108</b> modules, <b>365</b> connections]]></message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>108</b> modules, <b>365</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>109</b> modules, <b>368</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="nios2">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/nios2_nios2</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/nios2_onchip_mem</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/nios2_vga</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_video_character_buffer_with_dma</b> "<b>submodules/nios2_char_buffer</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/nios2_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios2_led_green</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>submodules/nios2_pixel_buffer</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_video_alpha_blender</b> "<b>submodules/nios2_alpha_blender</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/nios2_sram</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/nios2_dual_clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_clocks</b> "<b>submodules/nios2_up_clocks_0</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_usb</b> "<b>submodules/nios2_usb</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/nios2_ps2</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>submodules/Altera_UP_SD_Card_Avalon_Interface</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_003</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_007</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios2_id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios2_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios2_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios2_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios2_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios2_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios2_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios2_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 98 starting:altera_nios2_qsys "submodules/nios2_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'nios2_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_nios2 --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0003_nios2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0003_nios2_gen//nios2_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:37 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:43 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:44 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'nios2_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>nios2</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 97 starting:altera_avalon_onchip_memory2 "submodules/nios2_onchip_mem"</message>
   <message level="Info" culprit="onchip_mem">Starting RTL generation for module 'nios2_onchip_mem'</message>
   <message level="Info" culprit="onchip_mem">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_mem --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0004_onchip_mem_gen//nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem">Done RTL generation for module 'nios2_onchip_mem'</message>
   <message level="Info" culprit="onchip_mem"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 96 starting:altera_up_avalon_video_vga_controller "submodules/nios2_vga"</message>
   <message level="Info" culprit="vga">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="vga"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>vga</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 95 starting:altera_up_avalon_video_character_buffer_with_dma "submodules/nios2_char_buffer"</message>
   <message level="Info" culprit="char_buffer">Starting Generation of Character Buffer</message>
   <message level="Info" culprit="char_buffer"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_character_buffer_with_dma</b> "<b>char_buffer</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 94 starting:altera_avalon_jtag_uart "submodules/nios2_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'nios2_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag_uart --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0007_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0007_jtag_uart_gen//nios2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'nios2_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 93 starting:altera_up_avalon_parallel_port "submodules/nios2_led_green"</message>
   <message level="Info" culprit="led_green">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="led_green"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>led_green</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 92 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/nios2_pixel_buffer"</message>
   <message level="Info" culprit="pixel_buffer">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="pixel_buffer"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>pixel_buffer</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 91 starting:altera_up_avalon_video_alpha_blender "submodules/nios2_alpha_blender"</message>
   <message level="Info" culprit="alpha_blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="alpha_blender"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>alpha_blender</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 90 starting:altera_up_avalon_sram "submodules/nios2_sram"</message>
   <message level="Info" culprit="sram">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 89 starting:altera_up_avalon_video_dual_clock_buffer "submodules/nios2_dual_clock_FIFO"</message>
   <message level="Info" culprit="dual_clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="dual_clock_FIFO"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>dual_clock_FIFO</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 88 starting:altera_up_clocks "submodules/nios2_up_clocks_0"</message>
   <message level="Info" culprit="up_clocks_0">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="up_clocks_0"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_clocks</b> "<b>up_clocks_0</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 87 starting:altera_up_avalon_usb "submodules/nios2_usb"</message>
   <message level="Info" culprit="usb">Starting Generation of USB Controller</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0014_sopcgen/nios2_usb.v --source=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0014_sopcgen/nios2_usb.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0015_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.043s</message>
   <message level="Info" culprit="usb"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_usb</b> "<b>usb</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 86 starting:altera_up_avalon_ps2 "submodules/nios2_ps2"</message>
   <message level="Info" culprit="ps2">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 85 starting:Altera_UP_SD_Card_Avalon_Interface "submodules/Altera_UP_SD_Card_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_sh.exe -t C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.571s</message>
   <message level="Debug">Command took 1.464s</message>
   <message level="Info" culprit="sd_card_interface"><![CDATA["<b>nios2</b>" instantiated <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>sd_card_interface</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 84 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 81 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 44 starting:altera_merlin_router "submodules/nios2_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 43 starting:altera_merlin_router "submodules/nios2_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 42 starting:altera_merlin_router "submodules/nios2_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 41 starting:altera_merlin_router "submodules/nios2_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 39 starting:altera_merlin_router "submodules/nios2_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 38 starting:altera_merlin_router "submodules/nios2_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 34 starting:altera_merlin_router "submodules/nios2_id_router_007"</message>
   <message level="Info" culprit="id_router_007"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_007</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 30 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 29 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios2</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 23 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 22 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 21 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 20 starting:altera_merlin_multiplexer "submodules/nios2_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 17 starting:altera_merlin_demultiplexer "submodules/nios2_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios2">queue size: 6 starting:altera_merlin_multiplexer "submodules/nios2_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios2">queue size: 5 starting:altera_merlin_multiplexer "submodules/nios2_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios2">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="nios2">queue size: 0 starting:altera_irq_mapper "submodules/nios2_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios2</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=3160096,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=22,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x200000&apos; /&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_buffer_slave&apos; start=&apos;0x300000&apos; end=&apos;0x302000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;slave name=&apos;sd_card_interface.avalon_sdcard_slave&apos; start=&apos;0x304000&apos; end=&apos;0x304400&apos; /&gt;&lt;slave name=&apos;usb.avalon_usb_slave&apos; start=&apos;0x304880&apos; end=&apos;0x304890&apos; /&gt;&lt;slave name=&apos;pixel_buffer.avalon_control_slave&apos; start=&apos;0x304890&apos; end=&apos;0x3048A0&apos; /&gt;&lt;slave name=&apos;led_green.avalon_parallel_port_slave&apos; start=&apos;0x3048A0&apos; end=&apos;0x3048B0&apos; /&gt;&lt;slave name=&apos;ps2.avalon_ps2_slave&apos; start=&apos;0x3048B0&apos; end=&apos;0x3048B8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x3048B8&apos; end=&apos;0x3048C0&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_control_slave&apos; start=&apos;0x3048C0&apos; end=&apos;0x3048C8&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=2621472,exceptionOffset=32,exceptionSlave=onchip_mem.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Small,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=25,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=2621440,resetOffset=0,resetSlave=onchip_mem.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="nios2:.:nios2"
   kind="altera_nios2_qsys"
   version="13.0"
   name="nios2_nios2">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="25" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios2.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="onchip_mem.s1" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="22" />
  <parameter name="exceptionSlave" value="onchip_mem.s1" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram.avalon_sram_slave&apos; start=&apos;0x0&apos; end=&apos;0x200000&apos; /&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_buffer_slave&apos; start=&apos;0x300000&apos; end=&apos;0x302000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;slave name=&apos;sd_card_interface.avalon_sdcard_slave&apos; start=&apos;0x304000&apos; end=&apos;0x304400&apos; /&gt;&lt;slave name=&apos;usb.avalon_usb_slave&apos; start=&apos;0x304880&apos; end=&apos;0x304890&apos; /&gt;&lt;slave name=&apos;pixel_buffer.avalon_control_slave&apos; start=&apos;0x304890&apos; end=&apos;0x3048A0&apos; /&gt;&lt;slave name=&apos;led_green.avalon_parallel_port_slave&apos; start=&apos;0x3048A0&apos; end=&apos;0x3048B0&apos; /&gt;&lt;slave name=&apos;ps2.avalon_ps2_slave&apos; start=&apos;0x3048B0&apos; end=&apos;0x3048B8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x3048B8&apos; end=&apos;0x3048C0&apos; /&gt;&lt;slave name=&apos;char_buffer.avalon_char_control_slave&apos; start=&apos;0x3048C0&apos; end=&apos;0x3048C8&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="2621472" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem.s1&apos; start=&apos;0x280000&apos; end=&apos;0x2CB000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x303800&apos; end=&apos;0x304000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="2621440" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Small" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="3160096" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="nios2" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 98 starting:altera_nios2_qsys "submodules/nios2_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'nios2_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_nios2 --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0003_nios2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0003_nios2_gen//nios2_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:37 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:43 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2"># 2013.12.06 15:37:44 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'nios2_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>nios2</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=nios2_onchip_mem,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=nios2_onchip_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=17,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="nios2:.:onchip_mem"
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   name="nios2_onchip_mem">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="derived_set_addr_width" value="17" />
  <parameter name="memorySize" value="307200" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="derived_init_file_name" value="nios2_onchip_mem.hex" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="nios2_onchip_mem" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_onchip_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_onchip_mem.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="onchip_mem" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 97 starting:altera_avalon_onchip_memory2 "submodules/nios2_onchip_mem"</message>
   <message level="Info" culprit="onchip_mem">Starting RTL generation for module 'nios2_onchip_mem'</message>
   <message level="Info" culprit="onchip_mem">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_mem --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0004_onchip_mem_gen//nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_mem">Done RTL generation for module 'nios2_onchip_mem'</message>
   <message level="Info" culprit="onchip_mem"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,underflow_flag=false"
   instancePathKey="nios2:.:vga"
   kind="altera_up_avalon_video_vga_controller"
   version="13.0"
   name="nios2_vga">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="25000000" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_vga.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="vga" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 96 starting:altera_up_avalon_video_vga_controller "submodules/nios2_vga"</message>
   <message level="Info" culprit="vga">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="vga"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>vga</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_character_buffer_with_dma:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=1-bit,enable_transparency=true,resolution=80 x 60,vga_device=On-board VGA DAC"
   instancePathKey="nios2:.:char_buffer"
   kind="altera_up_avalon_video_character_buffer_with_dma"
   version="13.0"
   name="nios2_char_buffer">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="enable_transparency" value="true" />
  <parameter name="color_bits" value="1-bit" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="vga_device" value="On-board VGA DAC" />
  <parameter name="resolution" value="80 x 60" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_128_character_rom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_fb_color_rom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_char_mode_rom_128.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_fb_color_rom.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_char_buffer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_char_mode_rom_128.mif"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.mif"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="char_buffer" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 95 starting:altera_up_avalon_video_character_buffer_with_dma "submodules/nios2_char_buffer"</message>
   <message level="Info" culprit="char_buffer">Starting Generation of Character Buffer</message>
   <message level="Info" culprit="char_buffer"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_character_buffer_with_dma</b> "<b>char_buffer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="nios2:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   name="nios2_jtag_uart">
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 94 starting:altera_avalon_jtag_uart "submodules/nios2_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'nios2_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag_uart --dir=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0007_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0007_jtag_uart_gen//nios2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'nios2_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=LEDs,sevensegs=3 to 0"
   instancePathKey="nios2:.:led_green"
   kind="altera_up_avalon_parallel_port"
   version="13.0"
   name="nios2_led_green">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="edge" value="Rising" />
  <parameter name="direction" value="Output only" />
  <parameter name="custom_DW" value="32" />
  <parameter name="irq" value="false" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="DW" value="9" />
  <parameter name="board" value="DE2-115" />
  <parameter name="custom_port" value="false" />
  <parameter name="leds" value="Green" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="capture" value="false" />
  <parameter name="preset" value="LEDs" />
  <parameter name="irq_type" value="Edge" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_led_green.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="led_green" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 93 starting:altera_up_avalon_parallel_port "submodules/nios2_led_green"</message>
   <message level="Info" culprit="led_green">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="led_green"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>led_green</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pixel_buffer_dma:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=X-Y,back_start_address=0,color_space=30-bit RGB,image_height=480,image_width=640,start_address=0"
   instancePathKey="nios2:.:pixel_buffer"
   kind="altera_up_avalon_video_pixel_buffer_dma"
   version="13.0"
   name="nios2_pixel_buffer">
  <parameter name="color_space" value="30-bit RGB" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="start_address" value="0" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="image_width" value="640" />
  <parameter name="image_height" value="480" />
  <parameter name="back_start_address" value="0" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_pixel_buffer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="pixel_buffer" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 92 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/nios2_pixel_buffer"</message>
   <message level="Info" culprit="pixel_buffer">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="pixel_buffer"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>pixel_buffer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_alpha_blender:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,mode=Normal"
   instancePathKey="nios2:.:alpha_blender"
   kind="altera_up_avalon_video_alpha_blender"
   version="13.0"
   name="nios2_alpha_blender">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="mode" value="Normal" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_alpha_blender_normal.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_video_alpha_blender_simple.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_alpha_blender.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_normal.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_alpha_blender/hdl/altera_up_video_alpha_blender_simple.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="alpha_blender" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 91 starting:altera_up_avalon_video_alpha_blender "submodules/nios2_alpha_blender"</message>
   <message level="Info" culprit="alpha_blender">Starting Generation of the Alpha Blender</message>
   <message level="Info" culprit="alpha_blender"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_alpha_blender</b> "<b>alpha_blender</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true"
   instancePathKey="nios2:.:sram"
   kind="altera_up_avalon_sram"
   version="13.0"
   name="nios2_sram">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_sram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="sram" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 90 starting:altera_up_avalon_sram "submodules/nios2_sram"</message>
   <message level="Info" culprit="sram">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:13.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3"
   instancePathKey="nios2:.:dual_clock_FIFO"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="13.0"
   name="nios2_dual_clock_FIFO">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="50000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_dual_clock_FIFO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="dual_clock_FIFO" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 89 starting:altera_up_avalon_video_dual_clock_buffer "submodules/nios2_dual_clock_FIFO"</message>
   <message level="Info" culprit="dual_clock_FIFO">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="dual_clock_FIFO"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>dual_clock_FIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_clocks:13.0:AUTO_CLK_IN_PRIMARY_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_clk=false,audio_clk_freq=12.288,board=DE2-115,sdram_clk=false,sys_clk_freq=50,vga_clk=true"
   instancePathKey="nios2:.:up_clocks_0"
   kind="altera_up_clocks"
   version="13.0"
   name="nios2_up_clocks_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="audio_clk_freq" value="12.288" />
  <parameter name="AUTO_CLK_IN_PRIMARY_CLOCK_RATE" value="50000000" />
  <parameter name="vga_clk" value="true" />
  <parameter name="board" value="DE2-115" />
  <parameter name="audio_clk" value="false" />
  <parameter name="sys_clk_freq" value="50" />
  <parameter name="sdram_clk" value="false" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_up_clocks_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/altera_up_clocks/altera_up_clocks_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="up_clocks_0" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 88 starting:altera_up_clocks "submodules/nios2_up_clocks_0"</message>
   <message level="Info" culprit="up_clocks_0">Starting Generation of Required Clocks for DE-Series Boards</message>
   <message level="Info" culprit="up_clocks_0"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_clocks</b> "<b>up_clocks_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_usb:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E"
   instancePathKey="nios2:.:usb"
   kind="altera_up_avalon_usb"
   version="13.0"
   name="nios2_usb">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_usb.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_usb/altera_up_avalon_usb_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="usb" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 87 starting:altera_up_avalon_usb "submodules/nios2_usb"</message>
   <message level="Info" culprit="usb">Starting Generation of USB Controller</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0014_sopcgen/nios2_usb.v --source=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0014_sopcgen/nios2_usb.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0015_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.043s</message>
   <message level="Info" culprit="usb"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_usb</b> "<b>usb</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_ps2:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,clk_rate=50000000"
   instancePathKey="nios2:.:ps2"
   kind="altera_up_avalon_ps2"
   version="13.0"
   name="nios2_ps2">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="clk_rate" value="50000000" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_ps2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="ps2" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 86 starting:altera_up_avalon_ps2 "submodules/nios2_ps2"</message>
   <message level="Info" culprit="ps2">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2"><![CDATA["<b>nios2</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Altera_UP_SD_Card_Avalon_Interface:13.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E"
   instancePathKey="nios2:.:sd_card_interface"
   kind="Altera_UP_SD_Card_Avalon_Interface"
   version="13.0"
   name="Altera_UP_SD_Card_Avalon_Interface">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Clock.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Control_FSM.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Interface.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Response_Receiver.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_CRC16_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_CRC7_Generator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Signal_Trigger.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.bsf"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/Altera_UP_SD_Card_Memory_Block.cmp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.bsf"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.cmp"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="sd_card_interface" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 85 starting:Altera_UP_SD_Card_Avalon_Interface "submodules/Altera_UP_SD_Card_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_sh.exe -t C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/altera/13.0sp1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Vinay/AppData/Local/Temp/alt6045_5055141723957423209.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.571s</message>
   <message level="Debug">Command took 1.464s</message>
   <message level="Info" culprit="sd_card_interface"><![CDATA["<b>nios2</b>" instantiated <b>Altera_UP_SD_Card_Avalon_Interface</b> "<b>sd_card_interface</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="nios2:.:nios2_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="nios2_instruction_master_translator,nios2_data_master_translator,pixel_buffer_avalon_pixel_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 84 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios2:.:nios2_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="nios2_jtag_debug_module_translator,onchip_mem_s1_translator,char_buffer_avalon_char_control_slave_translator,char_buffer_avalon_char_buffer_slave_translator,jtag_uart_avalon_jtag_slave_translator,led_green_avalon_parallel_port_slave_translator,pixel_buffer_avalon_control_slave_translator,sram_avalon_sram_slave_translator,usb_avalon_usb_slave_translator,ps2_avalon_ps2_slave_translator,sd_card_interface_avalon_sdcard_slave_translator" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 81 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000303800&quot;
   end=&quot;0x00000000000304000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000280000&quot;
   end=&quot;0x00000000000300000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios2:.:nios2_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000303800&quot;
   end=&quot;0x00000000000304000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000280000&quot;
   end=&quot;0x00000000000300000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="nios2_instruction_master_translator_avalon_universal_master_0_agent,nios2_data_master_translator_avalon_universal_master_0_agent,pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 70 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios2:.:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="4" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent,onchip_mem_s1_translator_avalon_universal_slave_0_agent,char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent,char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent,jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent,sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent,usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent,ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent,sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 67 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="nios2:.:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios2</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,4,END_ADDRESS=0x300000,0x304000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=5:10:0x280000:0x300000:both:1:0:,4:01:0x303800:0x304000:both:1:0:,START_ADDRESS=0x280000,0x303800,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios2:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="addr_router" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 44 starting:altera_merlin_router "submodules/nios2_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00010000000,00000000010,00000001000,00000000001,10000000000,00100000000,00001000000,00000100000,01000000000,00000010000,00000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=7,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,5,0,4,8,10,6,3,7,2,1,END_ADDRESS=0x200000,0x300000,0x302000,0x304000,0x304400,0x304890,0x3048a0,0x3048b0,0x3048b8,0x3048c0,0x3048c8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,,,,,,,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=9:00010000000:0x0:0x200000:both:1:0:,5:00000000010:0x280000:0x300000:both:1:0:,0:00000001000:0x300000:0x302000:both:1:0:,4:00000000001:0x303800:0x304000:both:1:0:,8:10000000000:0x304000:0x304400:both:1:0:,10:00100000000:0x304880:0x304890:both:1:0:,6:00001000000:0x304890:0x3048a0:both:1:0:,3:00000100000:0x3048a0:0x3048b0:both:1:0:,7:01000000000:0x3048b0:0x3048b8:both:1:0:,2:00000010000:0x3048b8:0x3048c0:both:1:0:,1:00000000100:0x3048c0:0x3048c8:both:1:0:,START_ADDRESS=0x0,0x280000,0x300000,0x303800,0x304000,0x304880,0x304890,0x3048a0,0x3048b0,0x3048b8,0x3048c0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="nios2:.:addr_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 43 starting:altera_merlin_router "submodules/nios2_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,END_ADDRESS=0x200000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=9:1:0x0:0x200000:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios2:.:addr_router_002"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_addr_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="addr_router_002" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 42 starting:altera_merlin_router "submodules/nios2_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios2:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="id_router,id_router_001" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 41 starting:altera_merlin_router "submodules/nios2_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios2:.:id_router_002"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_id_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="id_router_002,id_router_004,id_router_005,id_router_006,id_router_008,id_router_009,id_router_010" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 39 starting:altera_merlin_router "submodules/nios2_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69:66) src_id(65:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=69,PKT_DEST_ID_L=66,PKT_PROTECTION_H=73,PKT_PROTECTION_L=71,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=80,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios2:.:id_router_003"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_id_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="id_router_003" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 38 starting:altera_merlin_router "submodules/nios2_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:75) src_id(74:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=78,PKT_DEST_ID_L=75,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:,2:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios2:.:id_router_007"
   kind="altera_merlin_router"
   version="13.0"
   name="nios2_id_router_007">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_id_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="id_router_007" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 34 starting:altera_merlin_router "submodules/nios2_id_router_007"</message>
   <message level="Info" culprit="id_router_007"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:13.0:AUTO_CLK_CLOCK_RATE=-1,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="nios2:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="13.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="limiter" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 30 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69:66) src_id(65:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=52,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=50,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BURST_TYPE_H=57,PKT_BURST_TYPE_L=56,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=49,PKT_BYTE_CNT_L=47,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,ST_CHANNEL_W=11,ST_DATA_W=80"
   instancePathKey="nios2:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="41" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69:66) src_id(65:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="burst_adapter,burst_adapter_001" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 29 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,SYNC_DEPTH=2"
   instancePathKey="nios2:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios2</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="nios2:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios2_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 23 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="nios2:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios2_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="11" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 22 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="nios2:.:cmd_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios2_cmd_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="cmd_xbar_demux_002,rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 21 starting:altera_merlin_demultiplexer "submodules/nios2_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="nios2:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios2_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_007" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 20 starting:altera_merlin_multiplexer "submodules/nios2_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="nios2:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios2_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_007" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 17 starting:altera_merlin_demultiplexer "submodules/nios2_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="nios2:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios2_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 6 starting:altera_merlin_multiplexer "submodules/nios2_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="nios2:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios2_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 5 starting:altera_merlin_multiplexer "submodules/nios2_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=106,IN_PKT_RESPONSE_STATUS_L=105,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69:66) src_id(65:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=55,OUT_PKT_BURST_SIZE_L=53,OUT_PKT_BURST_TYPE_H=57,OUT_PKT_BURST_TYPE_L=56,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=49,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=79,OUT_PKT_RESPONSE_STATUS_L=78,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=80,RESPONSE_PATH=0,ST_CHANNEL_W=11"
   instancePathKey="nios2:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69:66) src_id(65:62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52:50) byte_cnt(49:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios2"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,1:3,2:4,NUM_RCVRS=3,SENDER_IRQ_WIDTH=32"
   instancePathKey="nios2:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="nios2_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:3,2:4" />
  <parameter name="NUM_RCVRS" value="3" />
  <generatedFiles>
   <file
       path="C:/ECE4440/DE2_115_Final/db/ip/nios2/submodules/nios2_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios2" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="nios2">queue size: 0 starting:altera_irq_mapper "submodules/nios2_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios2</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
