<details>
  <summary><b> TASK-1</b> </summary>
  
# A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board
 
![image](https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board/assets/159757708/6838dca5-e9a5-4915-85f8-2de663742c3d)


BOARD SPECS:

1. CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set
2. SRAM 2kb onchip volatile sram 16kb external program memory
3. Processor 24 MHz
4. Sink Current per I/O Pin 8 mA
5. Source Current per I/O Pin 8 mA
6. Input voltage (nominal) 5 V
7. I/O voltage 3.3 V
8. Programmer/debugger Onboard RISC-V programmer/debugger, USB to TTL serial port support
9. SPI 1x, PC5(SCK), PC1(NSS), PC6(MOSI), PC7(MISO)
10. I2C 1x, PC1(SDA), PC2(SCL)
11. USART 1x, PD6(RX), PD5(TX)
12. External interrupts 8 external interrupt edge detectors, but it only maps one external interrupt to 18 I/O ports PWM pins 14X
13. Analog I/O pins 10-bit ADC, PD0-PD7, PA1, PA2, PC4
14. Digital I/O pins 15
15. Built-in LED Pin 1X onboard user led (PD6)
16. USB 2.0 Type-C
17. This repo is intended to document the weekly progress.
18. The first online meet was held on 16th of Feb 2024 @6PM TASK 1
PWM pins 14X

</details>
<details>
  <summary> <b>TASK-2</b> </summary>

![Screenshot 2024-02-22 151504](https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board/assets/159757708/72ae4945-1116-448e-8688-2e924ba90039)

## Block diagram of LFSR

![Screenshot from 2024-02-22 14-34-31](https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board/assets/159757708/eae83142-1404-4b37-a97d-564fa660f706)

## Inner layer of LFSR  (linear feedback shift register) block diagram

![Screenshot from 2024-02-22 14-17-22](https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board/assets/159757708/3dd5334c-aae2-49c3-8f61-d943eeb4dc25)

## Input & output waveform of LFSR(linear feedback shift register) 
</details>

