

================================================================
== Vivado HLS Report for 'blur_Mat2Array'
================================================================
* Date:           Thu Nov 30 23:34:09 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        medium_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083321|  2083321|  2083321|  2083321|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        | + loop_pixel.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	7  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %fb, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 2073600, [9 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808)

ST_1: image_out1_read [1/1] 0.00ns
:2  %image_out1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %image_out1)

ST_1: sext_cast [1/1] 0.00ns
:3  %sext_cast = sext i32 %image_out1_read to i46

ST_1: stg_16 [1/1] 1.57ns
:4  br label %1


 <State 2>: 5.00ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i11 [ 0, %0 ], [ %row_V, %5 ]

ST_2: exitcond1 [1/1] 2.11ns
:1  %exitcond1 = icmp eq i11 %p_s, -968

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_2: row_V [1/1] 1.84ns
:3  %row_V = add i11 %p_s, 1

ST_2: stg_21 [1/1] 0.00ns
:4  br i1 %exitcond1, label %6, label %2

ST_2: p_shl [1/1] 0.00ns
:2  %p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %p_s, i11 0)

ST_2: p_shl_cast [1/1] 0.00ns
:3  %p_shl_cast = zext i22 %p_shl to i23

ST_2: p_shl2 [1/1] 0.00ns
:4  %p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %p_s, i7 0)

ST_2: p_shl2_cast [1/1] 0.00ns
:5  %p_shl2_cast = zext i18 %p_shl2 to i23

ST_2: r_V [1/1] 2.20ns
:6  %r_V = sub i23 %p_shl_cast, %p_shl2_cast

ST_2: r_V_cast [1/1] 0.00ns
:7  %r_V_cast = sext i23 %r_V to i44

ST_2: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = zext i44 %r_V_cast to i46

ST_2: tmp_4 [1/1] 2.80ns
:9  %tmp_4 = add i46 %sext_cast, %tmp_1

ST_2: tmp_5 [1/1] 0.00ns
:10  %tmp_5 = sext i46 %tmp_4 to i64

ST_2: fb_addr [1/1] 0.00ns
:11  %fb_addr = getelementptr i8* %fb, i64 %tmp_5

ST_2: stg_32 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.75ns
ST_3: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1816) nounwind

ST_3: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1816)

ST_3: p_wr_req [1/1] 8.75ns
:12  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fb_addr, i32 1920)

ST_3: stg_36 [1/1] 1.57ns
:13  br label %3


 <State 4>: 2.11ns
ST_4: p_1 [1/1] 0.00ns
:0  %p_1 = phi i11 [ 0, %2 ], [ %col_V, %4 ]

ST_4: exitcond [1/1] 2.11ns
:1  %exitcond = icmp eq i11 %p_1, -128

ST_4: empty_37 [1/1] 0.00ns
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_4: col_V [1/1] 1.84ns
:3  %col_V = add i11 %p_1, 1

ST_4: stg_41 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %4


 <State 5>: 4.38ns
ST_5: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1821)

ST_5: stg_43 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1808) nounwind

ST_5: tmp_7 [1/1] 4.38ns
:4  %tmp_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)

ST_5: empty_38 [1/1] 0.00ns
:5  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1821, i32 %tmp_3)


 <State 6>: 8.75ns
ST_6: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1817)

ST_6: stg_47 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1808) nounwind

ST_6: stg_48 [1/1] 8.75ns
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %fb_addr, i8 %tmp_7, i1 true)

ST_6: empty_39 [1/1] 0.00ns
:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1817, i32 %tmp_2)

ST_6: stg_50 [1/1] 0.00ns
:8  br label %3


 <State 7>: 8.75ns
ST_7: p_wr_resp [5/5] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)


 <State 8>: 8.75ns
ST_8: p_wr_resp [4/5] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)


 <State 9>: 8.75ns
ST_9: p_wr_resp [3/5] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)


 <State 10>: 8.75ns
ST_10: p_wr_resp [2/5] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)


 <State 11>: 8.75ns
ST_11: p_wr_resp [1/5] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)

ST_11: empty_40 [1/1] 0.00ns
:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1816, i32 %tmp)

ST_11: stg_57 [1/1] 0.00ns
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
