/*                                                                           */
/* File:       bb_reg_map_macro.h                                            */
/* Creator:    yflee                                                         */
/* Time:       Thursday May 3, 2012 [6:53:48 pm]                             */
/*                                                                           */
/* Path:       /trees/yflee/yflee-dev/ip/athr/wifi/dev/rtl/bb/blueprint      */
/* Arguments:  /cad/denali/blueprint/3.7.3//Linux-64bit/blueprint -codegen   */
/*             verilogExtension.codegen -html -nojava -verilogExtension -vh  */
/*             -ansic bb_reg_map.rdl                                         */
/*                                                                           */
/* Sources:    /trees/yflee/yflee-dev/ip/athr/wifi/dev/shared/blueprint/sysconfig/bb_reg_map_sysconfig.rdl*/
/*             /trees/yflee/yflee-dev/ip/athr/wifi/dev/rtl/bb/blueprint/bb_reg_map.rdl*/
/*             /cad/denali/blueprint/3.7.3/gen/ansic.pm                      */
/*             /cad/denali/blueprint/3.7.3/gen/html2docbook.pm               */
/*             /cad/denali/blueprint/3.7.3/gen/html2sgml.pm                  */
/*             /cad/denali/blueprint/3.7.3/gen/html.pm                       */
/*             /cad/local/lib/perl/Pinfo.pm                                  */
/*                                                                           */
/* Blueprint:   3.7.3 (Fri Aug 29 12:39:16 PDT 2008)                         */
/* Machine:    zydasc15                                                      */
/* OS:         Linux 2.6.9-78.0.8.ELsmp                                      */
/* Description:                                                              */
/*                                                                           */
/* No Description Provided                                                   */
/*                                                                           */
/*                                                                           */


#ifndef __REG_BB_REG_MAP_MACRO_H__
#define __REG_BB_REG_MAP_MACRO_H__


/* macros for BlueprintGlobalNameSpace::timing_controls_1 */
#ifndef __TIMING_CONTROLS_1_MACRO__
#define __TIMING_CONTROLS_1_MACRO__

/* macros for field ste_thr */
#define TIMING_CONTROLS_1__STE_THR__SHIFT                                     0
#define TIMING_CONTROLS_1__STE_THR__WIDTH                                     7
#define TIMING_CONTROLS_1__STE_THR__MASK                            0x0000007fU
#define TIMING_CONTROLS_1__STE_THR__READ(src)     (uint32_t)(src) & 0x0000007fU
#define TIMING_CONTROLS_1__STE_THR__WRITE(src)  ((uint32_t)(src) & 0x0000007fU)
#define TIMING_CONTROLS_1__STE_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define TIMING_CONTROLS_1__STE_THR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field ste_to_long1 */
#define TIMING_CONTROLS_1__STE_TO_LONG1__SHIFT                                7
#define TIMING_CONTROLS_1__STE_TO_LONG1__WIDTH                                6
#define TIMING_CONTROLS_1__STE_TO_LONG1__MASK                       0x00001f80U
#define TIMING_CONTROLS_1__STE_TO_LONG1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f80U) >> 7)
#define TIMING_CONTROLS_1__STE_TO_LONG1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00001f80U)
#define TIMING_CONTROLS_1__STE_TO_LONG1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f80U) | (((uint32_t)(src) <<\
                    7) & 0x00001f80U)
#define TIMING_CONTROLS_1__STE_TO_LONG1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00001f80U)))

/* macros for field timing_backoff */
#define TIMING_CONTROLS_1__TIMING_BACKOFF__SHIFT                             13
#define TIMING_CONTROLS_1__TIMING_BACKOFF__WIDTH                              4
#define TIMING_CONTROLS_1__TIMING_BACKOFF__MASK                     0x0001e000U
#define TIMING_CONTROLS_1__TIMING_BACKOFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001e000U) >> 13)
#define TIMING_CONTROLS_1__TIMING_BACKOFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0001e000U)
#define TIMING_CONTROLS_1__TIMING_BACKOFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001e000U) | (((uint32_t)(src) <<\
                    13) & 0x0001e000U)
#define TIMING_CONTROLS_1__TIMING_BACKOFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0001e000U)))

/* macros for field enable_ht_fine_ppm */
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__SHIFT                         17
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__WIDTH                          1
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__MASK                 0x00020000U
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define TIMING_CONTROLS_1__ENABLE_HT_FINE_PPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field ht_fine_ppm_stream */
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__SHIFT                         18
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__WIDTH                          2
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__MASK                 0x000c0000U
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define TIMING_CONTROLS_1__HT_FINE_PPM_STREAM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field ht_fine_ppm_qam */
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__SHIFT                            20
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__WIDTH                             2
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__MASK                    0x00300000U
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00300000U) >> 20)
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00300000U)
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00300000U) | (((uint32_t)(src) <<\
                    20) & 0x00300000U)
#define TIMING_CONTROLS_1__HT_FINE_PPM_QAM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00300000U)))

/* macros for field enable_long_chanfil */
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__SHIFT                        22
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__WIDTH                         1
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__MASK                0x00400000U
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define TIMING_CONTROLS_1__ENABLE_LONG_CHANFIL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field enable_rx_stbc */
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__SHIFT                             23
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__WIDTH                              1
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__MASK                     0x00800000U
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define TIMING_CONTROLS_1__ENABLE_RX_STBC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field enable_channel_filter */
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__SHIFT                      24
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__WIDTH                       1
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__MASK              0x01000000U
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define TIMING_CONTROLS_1__ENABLE_CHANNEL_FILTER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field false_alarm */
#define TIMING_CONTROLS_1__FALSE_ALARM__SHIFT                                25
#define TIMING_CONTROLS_1__FALSE_ALARM__WIDTH                                 2
#define TIMING_CONTROLS_1__FALSE_ALARM__MASK                        0x06000000U
#define TIMING_CONTROLS_1__FALSE_ALARM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)
#define TIMING_CONTROLS_1__FALSE_ALARM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x06000000U)
#define TIMING_CONTROLS_1__FALSE_ALARM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x06000000U) | (((uint32_t)(src) <<\
                    25) & 0x06000000U)
#define TIMING_CONTROLS_1__FALSE_ALARM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x06000000U)))

/* macros for field enable_long_rescale */
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__SHIFT                        27
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__WIDTH                         1
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__MASK                0x08000000U
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define TIMING_CONTROLS_1__ENABLE_LONG_RESCALE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field timing_leak_enable */
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__SHIFT                         28
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__WIDTH                          1
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__MASK                 0x10000000U
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define TIMING_CONTROLS_1__TIMING_LEAK_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field coarse_ppm_select */
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__SHIFT                          29
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__WIDTH                           2
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__MASK                  0x60000000U
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x60000000U) >> 29)
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x60000000U)
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x60000000U) | (((uint32_t)(src) <<\
                    29) & 0x60000000U)
#define TIMING_CONTROLS_1__COARSE_PPM_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x60000000U)))

/* macros for field fft_scaling */
#define TIMING_CONTROLS_1__FFT_SCALING__SHIFT                                31
#define TIMING_CONTROLS_1__FFT_SCALING__WIDTH                                 1
#define TIMING_CONTROLS_1__FFT_SCALING__MASK                        0x80000000U
#define TIMING_CONTROLS_1__FFT_SCALING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TIMING_CONTROLS_1__FFT_SCALING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TIMING_CONTROLS_1__FFT_SCALING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TIMING_CONTROLS_1__FFT_SCALING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TIMING_CONTROLS_1__FFT_SCALING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TIMING_CONTROLS_1__FFT_SCALING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TIMING_CONTROLS_1__TYPE                                        uint32_t
#define TIMING_CONTROLS_1__READ                                     0xffffffffU
#define TIMING_CONTROLS_1__WRITE                                    0xffffffffU

#endif /* __TIMING_CONTROLS_1_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_controls_1 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROLS_1__NUM                        1

/* macros for BlueprintGlobalNameSpace::timing_controls_2 */
#ifndef __TIMING_CONTROLS_2_MACRO__
#define __TIMING_CONTROLS_2_MACRO__

/* macros for field forced_delta_phi_symbol */
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__SHIFT                     0
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__WIDTH                    12
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__MASK            0x00000fffU
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define TIMING_CONTROLS_2__FORCED_DELTA_PHI_SYMBOL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field force_delta_phi_symbol */
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__SHIFT                     12
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__WIDTH                      1
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__MASK             0x00001000U
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define TIMING_CONTROLS_2__FORCE_DELTA_PHI_SYMBOL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field enable_magnitude_track */
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__SHIFT                     13
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__WIDTH                      1
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__MASK             0x00002000U
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define TIMING_CONTROLS_2__ENABLE_MAGNITUDE_TRACK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field enable_slope_filter */
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__SHIFT                        14
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__WIDTH                         1
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__MASK                0x00004000U
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define TIMING_CONTROLS_2__ENABLE_SLOPE_FILTER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field enable_offset_filter */
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__SHIFT                       15
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__WIDTH                        1
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__MASK               0x00008000U
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define TIMING_CONTROLS_2__ENABLE_OFFSET_FILTER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field dc_off_deltaf_thres */
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__SHIFT                        16
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__WIDTH                         7
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__MASK                0x007f0000U
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x007f0000U)
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007f0000U) | (((uint32_t)(src) <<\
                    16) & 0x007f0000U)
#define TIMING_CONTROLS_2__DC_OFF_DELTAF_THRES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x007f0000U)))

/* macros for field dc_off_tim_const */
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__SHIFT                           24
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__WIDTH                            3
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__MASK                   0x07000000U
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define TIMING_CONTROLS_2__DC_OFF_TIM_CONST__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))

/* macros for field enable_dc_offset */
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__SHIFT                           27
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__WIDTH                            1
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__MASK                   0x08000000U
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field enable_dc_offset_track */
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__SHIFT                     28
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__WIDTH                      1
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__MASK             0x10000000U
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define TIMING_CONTROLS_2__ENABLE_DC_OFFSET_TRACK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field enable_weighting */
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__SHIFT                           29
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__WIDTH                            1
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__MASK                   0x20000000U
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define TIMING_CONTROLS_2__ENABLE_WEIGHTING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field traceback128 */
#define TIMING_CONTROLS_2__TRACEBACK128__SHIFT                               30
#define TIMING_CONTROLS_2__TRACEBACK128__WIDTH                                1
#define TIMING_CONTROLS_2__TRACEBACK128__MASK                       0x40000000U
#define TIMING_CONTROLS_2__TRACEBACK128__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define TIMING_CONTROLS_2__TRACEBACK128__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define TIMING_CONTROLS_2__TRACEBACK128__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define TIMING_CONTROLS_2__TRACEBACK128__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define TIMING_CONTROLS_2__TRACEBACK128__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define TIMING_CONTROLS_2__TRACEBACK128__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field enable_ht_fine_timing */
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__SHIFT                      31
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__WIDTH                       1
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__MASK              0x80000000U
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TIMING_CONTROLS_2__ENABLE_HT_FINE_TIMING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TIMING_CONTROLS_2__TYPE                                        uint32_t
#define TIMING_CONTROLS_2__READ                                     0xff7fffffU
#define TIMING_CONTROLS_2__WRITE                                    0xff7fffffU

#endif /* __TIMING_CONTROLS_2_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_controls_2 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROLS_2__NUM                        1

/* macros for BlueprintGlobalNameSpace::timing_controls_3 */
#ifndef __TIMING_CONTROLS_3_MACRO__
#define __TIMING_CONTROLS_3_MACRO__

/* macros for field ppm_rescue_interval */
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__SHIFT                         0
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__WIDTH                         8
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__MASK                0x000000ffU
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TIMING_CONTROLS_3__PPM_RESCUE_INTERVAL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field enable_ppm_rescue */
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__SHIFT                           8
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__WIDTH                           1
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__MASK                  0x00000100U
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define TIMING_CONTROLS_3__ENABLE_PPM_RESCUE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field enable_fine_ppm */
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__SHIFT                             9
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__WIDTH                             1
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__MASK                    0x00000200U
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define TIMING_CONTROLS_3__ENABLE_FINE_PPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field enable_fine_interp */
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__SHIFT                         10
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__WIDTH                          1
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__MASK                 0x00000400U
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define TIMING_CONTROLS_3__ENABLE_FINE_INTERP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field continuous_ppm_rescue */
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__SHIFT                      11
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__WIDTH                       1
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__MASK              0x00000800U
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define TIMING_CONTROLS_3__CONTINUOUS_PPM_RESCUE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field enable_df_chanest */
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__SHIFT                          12
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__WIDTH                           1
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__MASK                  0x00001000U
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define TIMING_CONTROLS_3__ENABLE_DF_CHANEST__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field delta_slope_coef_exp */
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__SHIFT                       13
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__WIDTH                        4
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__MASK               0x0001e000U
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001e000U) >> 13)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0001e000U)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001e000U) | (((uint32_t)(src) <<\
                    13) & 0x0001e000U)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_EXP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0001e000U)))

/* macros for field delta_slope_coef_man */
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__SHIFT                       17
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__WIDTH                       15
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__MASK               0xfffe0000U
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffe0000U) >> 17)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0xfffe0000U)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffe0000U) | (((uint32_t)(src) <<\
                    17) & 0xfffe0000U)
#define TIMING_CONTROLS_3__DELTA_SLOPE_COEF_MAN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0xfffe0000U)))
#define TIMING_CONTROLS_3__TYPE                                        uint32_t
#define TIMING_CONTROLS_3__READ                                     0xffffffffU
#define TIMING_CONTROLS_3__WRITE                                    0xffffffffU

#endif /* __TIMING_CONTROLS_3_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_controls_3 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROLS_3__NUM                        1

/* macros for BlueprintGlobalNameSpace::timing_control_4 */
#ifndef __TIMING_CONTROL_4_MACRO__
#define __TIMING_CONTROL_4_MACRO__

/* macros for field cal_lg_count_max */
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__SHIFT                            12
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__WIDTH                             4
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__MASK                    0x0000f000U
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define TIMING_CONTROL_4__CAL_LG_COUNT_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field do_gain_dc_iq_cal */
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__SHIFT                           16
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__WIDTH                            1
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__MASK                   0x00010000U
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define TIMING_CONTROL_4__DO_GAIN_DC_IQ_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field use_pilot_track_df */
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__SHIFT                          17
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__WIDTH                           4
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__MASK                  0x001e0000U
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001e0000U) >> 17)
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x001e0000U)
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001e0000U) | (((uint32_t)(src) <<\
                    17) & 0x001e0000U)
#define TIMING_CONTROL_4__USE_PILOT_TRACK_DF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x001e0000U)))

/* macros for field early_trigger_thr */
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__SHIFT                           21
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__WIDTH                            7
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__MASK                   0x0fe00000U
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fe00000U) >> 21)
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x0fe00000U)
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x0fe00000U)
#define TIMING_CONTROL_4__EARLY_TRIGGER_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x0fe00000U)))

/* macros for field enable_pilot_mask */
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__SHIFT                           28
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__WIDTH                            1
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__MASK                   0x10000000U
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define TIMING_CONTROL_4__ENABLE_PILOT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field enable_chan_mask */
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__SHIFT                            29
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__WIDTH                             1
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__MASK                    0x20000000U
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define TIMING_CONTROL_4__ENABLE_CHAN_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field enable_spur_rssi */
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__SHIFT                            31
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__WIDTH                             1
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__MASK                    0x80000000U
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TIMING_CONTROL_4__ENABLE_SPUR_RSSI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TIMING_CONTROL_4__TYPE                                         uint32_t
#define TIMING_CONTROL_4__READ                                      0xbffff000U
#define TIMING_CONTROL_4__WRITE                                     0xbffff000U

#endif /* __TIMING_CONTROL_4_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_control_4 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROL_4__NUM                         1

/* macros for BlueprintGlobalNameSpace::timing_control_5 */
#ifndef __TIMING_CONTROL_5_MACRO__
#define __TIMING_CONTROL_5_MACRO__

/* macros for field enable_cycpwr_thr1 */
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__SHIFT                           0
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__WIDTH                           1
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__MASK                  0x00000001U
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TIMING_CONTROL_5__ENABLE_CYCPWR_THR1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cycpwr_thr1 */
#define TIMING_CONTROL_5__CYCPWR_THR1__SHIFT                                  1
#define TIMING_CONTROL_5__CYCPWR_THR1__WIDTH                                  7
#define TIMING_CONTROL_5__CYCPWR_THR1__MASK                         0x000000feU
#define TIMING_CONTROL_5__CYCPWR_THR1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000feU) >> 1)
#define TIMING_CONTROL_5__CYCPWR_THR1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000000feU)
#define TIMING_CONTROL_5__CYCPWR_THR1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000feU) | (((uint32_t)(src) <<\
                    1) & 0x000000feU)
#define TIMING_CONTROL_5__CYCPWR_THR1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000000feU)))

/* macros for field enable_rssi_thr1a */
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__SHIFT                           15
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__WIDTH                            1
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__MASK                   0x00008000U
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define TIMING_CONTROL_5__ENABLE_RSSI_THR1A__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field rssi_thr1a */
#define TIMING_CONTROL_5__RSSI_THR1A__SHIFT                                  16
#define TIMING_CONTROL_5__RSSI_THR1A__WIDTH                                   7
#define TIMING_CONTROL_5__RSSI_THR1A__MASK                          0x007f0000U
#define TIMING_CONTROL_5__RSSI_THR1A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)
#define TIMING_CONTROL_5__RSSI_THR1A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x007f0000U)
#define TIMING_CONTROL_5__RSSI_THR1A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007f0000U) | (((uint32_t)(src) <<\
                    16) & 0x007f0000U)
#define TIMING_CONTROL_5__RSSI_THR1A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x007f0000U)))

/* macros for field long_sc_thresh_hi_rssi */
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__SHIFT                      23
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__WIDTH                       7
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__MASK              0x3f800000U
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f800000U) >> 23)
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x3f800000U)
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f800000U) | (((uint32_t)(src) <<\
                    23) & 0x3f800000U)
#define TIMING_CONTROL_5__LONG_SC_THRESH_HI_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x3f800000U)))

/* macros for field enable_spur_filter */
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__SHIFT                          30
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__WIDTH                           2
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__MASK                  0xc0000000U
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define TIMING_CONTROL_5__ENABLE_SPUR_FILTER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define TIMING_CONTROL_5__TYPE                                         uint32_t
#define TIMING_CONTROL_5__READ                                      0xffff80ffU
#define TIMING_CONTROL_5__WRITE                                     0xffff80ffU

#endif /* __TIMING_CONTROL_5_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_control_5 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROL_5__NUM                         1

/* macros for BlueprintGlobalNameSpace::timing_control_6 */
#ifndef __TIMING_CONTROL_6_MACRO__
#define __TIMING_CONTROL_6_MACRO__

/* macros for field hi_rssi_thresh */
#define TIMING_CONTROL_6__HI_RSSI_THRESH__SHIFT                               0
#define TIMING_CONTROL_6__HI_RSSI_THRESH__WIDTH                               8
#define TIMING_CONTROL_6__HI_RSSI_THRESH__MASK                      0x000000ffU
#define TIMING_CONTROL_6__HI_RSSI_THRESH__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TIMING_CONTROL_6__HI_RSSI_THRESH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TIMING_CONTROL_6__HI_RSSI_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TIMING_CONTROL_6__HI_RSSI_THRESH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field early_trigger_thr_hi_rssi */
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__SHIFT                    8
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__WIDTH                    7
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__MASK           0x00007f00U
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define TIMING_CONTROL_6__EARLY_TRIGGER_THR_HI_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))

/* macros for field ofdm_xcorr_thresh */
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__SHIFT                           15
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__WIDTH                            6
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__MASK                   0x001f8000U
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f8000U) >> 15)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x001f8000U)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f8000U) | (((uint32_t)(src) <<\
                    15) & 0x001f8000U)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x001f8000U)))

/* macros for field ofdm_xcorr_thresh_hi_rssi */
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__SHIFT                   21
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__WIDTH                    7
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__MASK           0x0fe00000U
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fe00000U) >> 21)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x0fe00000U)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x0fe00000U)
#define TIMING_CONTROL_6__OFDM_XCORR_THRESH_HI_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x0fe00000U)))
#define TIMING_CONTROL_6__TYPE                                         uint32_t
#define TIMING_CONTROL_6__READ                                      0x0fffffffU
#define TIMING_CONTROL_6__WRITE                                     0x0fffffffU

#endif /* __TIMING_CONTROL_6_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_control_6 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROL_6__NUM                         1

/* macros for BlueprintGlobalNameSpace::timing_control_11 */
#ifndef __TIMING_CONTROL_11_MACRO__
#define __TIMING_CONTROL_11_MACRO__

/* macros for field spur_delta_phase */
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__SHIFT                            0
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__WIDTH                           20
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__MASK                   0x000fffffU
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__READ(src) \
                    (uint32_t)(src)\
                    & 0x000fffffU
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000fffffU)
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fffffU) | ((uint32_t)(src) &\
                    0x000fffffU)
#define TIMING_CONTROL_11__SPUR_DELTA_PHASE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000fffffU)))

/* macros for field spur_freq_sd */
#define TIMING_CONTROL_11__SPUR_FREQ_SD__SHIFT                               20
#define TIMING_CONTROL_11__SPUR_FREQ_SD__WIDTH                               10
#define TIMING_CONTROL_11__SPUR_FREQ_SD__MASK                       0x3ff00000U
#define TIMING_CONTROL_11__SPUR_FREQ_SD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define TIMING_CONTROL_11__SPUR_FREQ_SD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define TIMING_CONTROL_11__SPUR_FREQ_SD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define TIMING_CONTROL_11__SPUR_FREQ_SD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field use_spur_filter_in_agc */
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__SHIFT                     30
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__WIDTH                      1
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__MASK             0x40000000U
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_AGC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field use_spur_filter_in_selfcor */
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__SHIFT                 31
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__WIDTH                  1
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__MASK         0x80000000U
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TIMING_CONTROL_11__USE_SPUR_FILTER_IN_SELFCOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TIMING_CONTROL_11__TYPE                                        uint32_t
#define TIMING_CONTROL_11__READ                                     0xffffffffU
#define TIMING_CONTROL_11__WRITE                                    0xffffffffU

#endif /* __TIMING_CONTROL_11_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_control_11 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROL_11__NUM                        1

/* macros for BlueprintGlobalNameSpace::spur_mask_controls */
#ifndef __SPUR_MASK_CONTROLS_MACRO__
#define __SPUR_MASK_CONTROLS_MACRO__

/* macros for field spur_rssi_thresh */
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__SHIFT                           0
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__WIDTH                           8
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__MASK                  0x000000ffU
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define SPUR_MASK_CONTROLS__SPUR_RSSI_THRESH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field en_vit_spur_rssi */
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__SHIFT                           8
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__WIDTH                           1
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__MASK                  0x00000100U
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define SPUR_MASK_CONTROLS__EN_VIT_SPUR_RSSI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field enable_mask_ppm */
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__SHIFT                           17
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__WIDTH                            1
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__MASK                   0x00020000U
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define SPUR_MASK_CONTROLS__ENABLE_MASK_PPM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field mask_rate_cntl */
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__SHIFT                            18
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__WIDTH                             8
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__MASK                    0x03fc0000U
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define SPUR_MASK_CONTROLS__MASK_RATE_CNTL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))

/* macros for field enable_nf_rssi_spur_mit */
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__SHIFT                   26
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__WIDTH                    1
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__MASK           0x04000000U
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define SPUR_MASK_CONTROLS__ENABLE_NF_RSSI_SPUR_MIT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)
#define SPUR_MASK_CONTROLS__TYPE                                       uint32_t
#define SPUR_MASK_CONTROLS__READ                                    0x07fe01ffU
#define SPUR_MASK_CONTROLS__WRITE                                   0x07fe01ffU

#endif /* __SPUR_MASK_CONTROLS_MACRO__ */


/* macros for bb_chn_reg_map.BB_spur_mask_controls */
#define INST_BB_CHN_REG_MAP__BB_SPUR_MASK_CONTROLS__NUM                       1

/* macros for BlueprintGlobalNameSpace::find_signal_low */
#ifndef __FIND_SIGNAL_LOW_MACRO__
#define __FIND_SIGNAL_LOW_MACRO__

/* macros for field relstep_low */
#define FIND_SIGNAL_LOW__RELSTEP_LOW__SHIFT                                   0
#define FIND_SIGNAL_LOW__RELSTEP_LOW__WIDTH                                   6
#define FIND_SIGNAL_LOW__RELSTEP_LOW__MASK                          0x0000003fU
#define FIND_SIGNAL_LOW__RELSTEP_LOW__READ(src)   (uint32_t)(src) & 0x0000003fU
#define FIND_SIGNAL_LOW__RELSTEP_LOW__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define FIND_SIGNAL_LOW__RELSTEP_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define FIND_SIGNAL_LOW__RELSTEP_LOW__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field firstep_low */
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__SHIFT                                   6
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__WIDTH                                   6
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__MASK                          0x00000fc0U
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define FIND_SIGNAL_LOW__FIRSTEP_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field firpwr_low */
#define FIND_SIGNAL_LOW__FIRPWR_LOW__SHIFT                                   12
#define FIND_SIGNAL_LOW__FIRPWR_LOW__WIDTH                                    8
#define FIND_SIGNAL_LOW__FIRPWR_LOW__MASK                           0x000ff000U
#define FIND_SIGNAL_LOW__FIRPWR_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ff000U) >> 12)
#define FIND_SIGNAL_LOW__FIRPWR_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x000ff000U)
#define FIND_SIGNAL_LOW__FIRPWR_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ff000U) | (((uint32_t)(src) <<\
                    12) & 0x000ff000U)
#define FIND_SIGNAL_LOW__FIRPWR_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x000ff000U)))

/* macros for field ycok_max_low */
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__SHIFT                                 20
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__WIDTH                                  4
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__MASK                         0x00f00000U
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00f00000U)
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00f00000U) | (((uint32_t)(src) <<\
                    20) & 0x00f00000U)
#define FIND_SIGNAL_LOW__YCOK_MAX_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00f00000U)))

/* macros for field long_sc_thresh */
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__SHIFT                               24
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__WIDTH                                7
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__MASK                       0x7f000000U
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7f000000U) >> 24)
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x7f000000U)
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7f000000U) | (((uint32_t)(src) <<\
                    24) & 0x7f000000U)
#define FIND_SIGNAL_LOW__LONG_SC_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x7f000000U)))
#define FIND_SIGNAL_LOW__TYPE                                          uint32_t
#define FIND_SIGNAL_LOW__READ                                       0x7fffffffU
#define FIND_SIGNAL_LOW__WRITE                                      0x7fffffffU

#endif /* __FIND_SIGNAL_LOW_MACRO__ */


/* macros for bb_chn_reg_map.BB_find_signal_low */
#define INST_BB_CHN_REG_MAP__BB_FIND_SIGNAL_LOW__NUM                          1

/* macros for BlueprintGlobalNameSpace::sfcorr */
#ifndef __SFCORR_MACRO__
#define __SFCORR_MACRO__

/* macros for field m2count_thr */
#define SFCORR__M2COUNT_THR__SHIFT                                            0
#define SFCORR__M2COUNT_THR__WIDTH                                            5
#define SFCORR__M2COUNT_THR__MASK                                   0x0000001fU
#define SFCORR__M2COUNT_THR__READ(src)            (uint32_t)(src) & 0x0000001fU
#define SFCORR__M2COUNT_THR__WRITE(src)         ((uint32_t)(src) & 0x0000001fU)
#define SFCORR__M2COUNT_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define SFCORR__M2COUNT_THR__VERIFY(src)  (!(((uint32_t)(src) & ~0x0000001fU)))

/* macros for field adcsat_thresh */
#define SFCORR__ADCSAT_THRESH__SHIFT                                          5
#define SFCORR__ADCSAT_THRESH__WIDTH                                          6
#define SFCORR__ADCSAT_THRESH__MASK                                 0x000007e0U
#define SFCORR__ADCSAT_THRESH__READ(src) (((uint32_t)(src) & 0x000007e0U) >> 5)
#define SFCORR__ADCSAT_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000007e0U)
#define SFCORR__ADCSAT_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000007e0U) | (((uint32_t)(src) <<\
                    5) & 0x000007e0U)
#define SFCORR__ADCSAT_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000007e0U)))

/* macros for field adcsat_icount */
#define SFCORR__ADCSAT_ICOUNT__SHIFT                                         11
#define SFCORR__ADCSAT_ICOUNT__WIDTH                                          6
#define SFCORR__ADCSAT_ICOUNT__MASK                                 0x0001f800U
#define SFCORR__ADCSAT_ICOUNT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f800U) >> 11)
#define SFCORR__ADCSAT_ICOUNT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x0001f800U)
#define SFCORR__ADCSAT_ICOUNT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f800U) | (((uint32_t)(src) <<\
                    11) & 0x0001f800U)
#define SFCORR__ADCSAT_ICOUNT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x0001f800U)))

/* macros for field m1_thres */
#define SFCORR__M1_THRES__SHIFT                                              17
#define SFCORR__M1_THRES__WIDTH                                               7
#define SFCORR__M1_THRES__MASK                                      0x00fe0000U
#define SFCORR__M1_THRES__READ(src)     (((uint32_t)(src) & 0x00fe0000U) >> 17)
#define SFCORR__M1_THRES__WRITE(src)    (((uint32_t)(src) << 17) & 0x00fe0000U)
#define SFCORR__M1_THRES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fe0000U) | (((uint32_t)(src) <<\
                    17) & 0x00fe0000U)
#define SFCORR__M1_THRES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00fe0000U)))

/* macros for field m2_thres */
#define SFCORR__M2_THRES__SHIFT                                              24
#define SFCORR__M2_THRES__WIDTH                                               7
#define SFCORR__M2_THRES__MASK                                      0x7f000000U
#define SFCORR__M2_THRES__READ(src)     (((uint32_t)(src) & 0x7f000000U) >> 24)
#define SFCORR__M2_THRES__WRITE(src)    (((uint32_t)(src) << 24) & 0x7f000000U)
#define SFCORR__M2_THRES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7f000000U) | (((uint32_t)(src) <<\
                    24) & 0x7f000000U)
#define SFCORR__M2_THRES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x7f000000U)))
#define SFCORR__TYPE                                                   uint32_t
#define SFCORR__READ                                                0x7fffffffU
#define SFCORR__WRITE                                               0x7fffffffU

#endif /* __SFCORR_MACRO__ */


/* macros for bb_chn_reg_map.BB_sfcorr */
#define INST_BB_CHN_REG_MAP__BB_SFCORR__NUM                                   1

/* macros for BlueprintGlobalNameSpace::self_corr_low */
#ifndef __SELF_CORR_LOW_MACRO__
#define __SELF_CORR_LOW_MACRO__

/* macros for field use_self_corr_low */
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__SHIFT                               0
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__WIDTH                               1
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__MASK                      0x00000001U
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define SELF_CORR_LOW__USE_SELF_CORR_LOW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field m1count_max_low */
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__SHIFT                                 1
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__WIDTH                                 7
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__MASK                        0x000000feU
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000feU) >> 1)
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000000feU)
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000feU) | (((uint32_t)(src) <<\
                    1) & 0x000000feU)
#define SELF_CORR_LOW__M1COUNT_MAX_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000000feU)))

/* macros for field m2count_thr_low */
#define SELF_CORR_LOW__M2COUNT_THR_LOW__SHIFT                                 8
#define SELF_CORR_LOW__M2COUNT_THR_LOW__WIDTH                                 6
#define SELF_CORR_LOW__M2COUNT_THR_LOW__MASK                        0x00003f00U
#define SELF_CORR_LOW__M2COUNT_THR_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define SELF_CORR_LOW__M2COUNT_THR_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define SELF_CORR_LOW__M2COUNT_THR_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define SELF_CORR_LOW__M2COUNT_THR_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field m1_thresh_low */
#define SELF_CORR_LOW__M1_THRESH_LOW__SHIFT                                  14
#define SELF_CORR_LOW__M1_THRESH_LOW__WIDTH                                   7
#define SELF_CORR_LOW__M1_THRESH_LOW__MASK                          0x001fc000U
#define SELF_CORR_LOW__M1_THRESH_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001fc000U) >> 14)
#define SELF_CORR_LOW__M1_THRESH_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x001fc000U)
#define SELF_CORR_LOW__M1_THRESH_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001fc000U) | (((uint32_t)(src) <<\
                    14) & 0x001fc000U)
#define SELF_CORR_LOW__M1_THRESH_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x001fc000U)))

/* macros for field m2_thresh_low */
#define SELF_CORR_LOW__M2_THRESH_LOW__SHIFT                                  21
#define SELF_CORR_LOW__M2_THRESH_LOW__WIDTH                                   7
#define SELF_CORR_LOW__M2_THRESH_LOW__MASK                          0x0fe00000U
#define SELF_CORR_LOW__M2_THRESH_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fe00000U) >> 21)
#define SELF_CORR_LOW__M2_THRESH_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x0fe00000U)
#define SELF_CORR_LOW__M2_THRESH_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x0fe00000U)
#define SELF_CORR_LOW__M2_THRESH_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x0fe00000U)))
#define SELF_CORR_LOW__TYPE                                            uint32_t
#define SELF_CORR_LOW__READ                                         0x0fffffffU
#define SELF_CORR_LOW__WRITE                                        0x0fffffffU

#endif /* __SELF_CORR_LOW_MACRO__ */


/* macros for bb_chn_reg_map.BB_self_corr_low */
#define INST_BB_CHN_REG_MAP__BB_SELF_CORR_LOW__NUM                            1

/* macros for BlueprintGlobalNameSpace::timing_control_12 */
#ifndef __TIMING_CONTROL_12_MACRO__
#define __TIMING_CONTROL_12_MACRO__

/* macros for field spur_delta_phase_2nd */
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__SHIFT                        0
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__WIDTH                       20
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__MASK               0x000fffffU
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__READ(src) \
                    (uint32_t)(src)\
                    & 0x000fffffU
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000fffffU)
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fffffU) | ((uint32_t)(src) &\
                    0x000fffffU)
#define TIMING_CONTROL_12__SPUR_DELTA_PHASE_2ND__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000fffffU)))
#define TIMING_CONTROL_12__TYPE                                        uint32_t
#define TIMING_CONTROL_12__READ                                     0x000fffffU
#define TIMING_CONTROL_12__WRITE                                    0x000fffffU

#endif /* __TIMING_CONTROL_12_MACRO__ */


/* macros for bb_chn_reg_map.BB_timing_control_12 */
#define INST_BB_CHN_REG_MAP__BB_TIMING_CONTROL_12__NUM                        1

/* macros for BlueprintGlobalNameSpace::radar_detection */
#ifndef __RADAR_DETECTION_MACRO__
#define __RADAR_DETECTION_MACRO__

/* macros for field pulse_detect_enable */
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__SHIFT                           0
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__WIDTH                           1
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__MASK                  0x00000001U
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RADAR_DETECTION__PULSE_DETECT_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field pulse_rssi_thresh */
#define RADAR_DETECTION__PULSE_RSSI_THRESH__SHIFT                             6
#define RADAR_DETECTION__PULSE_RSSI_THRESH__WIDTH                             6
#define RADAR_DETECTION__PULSE_RSSI_THRESH__MASK                    0x00000fc0U
#define RADAR_DETECTION__PULSE_RSSI_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define RADAR_DETECTION__PULSE_RSSI_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define RADAR_DETECTION__PULSE_RSSI_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define RADAR_DETECTION__PULSE_RSSI_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field pulse_height_thresh */
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__SHIFT                          12
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__WIDTH                           6
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__MASK                  0x0003f000U
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define RADAR_DETECTION__PULSE_HEIGHT_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field pulse_drop_thresh */
#define RADAR_DETECTION__PULSE_DROP_THRESH__SHIFT                            18
#define RADAR_DETECTION__PULSE_DROP_THRESH__WIDTH                             6
#define RADAR_DETECTION__PULSE_DROP_THRESH__MASK                    0x00fc0000U
#define RADAR_DETECTION__PULSE_DROP_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define RADAR_DETECTION__PULSE_DROP_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define RADAR_DETECTION__PULSE_DROP_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define RADAR_DETECTION__PULSE_DROP_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field radar_firpwr_thresh */
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__SHIFT                          24
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__WIDTH                           7
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__MASK                  0x7f000000U
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7f000000U) >> 24)
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x7f000000U)
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7f000000U) | (((uint32_t)(src) <<\
                    24) & 0x7f000000U)
#define RADAR_DETECTION__RADAR_FIRPWR_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x7f000000U)))
#define RADAR_DETECTION__TYPE                                          uint32_t
#define RADAR_DETECTION__READ                                       0x7fffffc1U
#define RADAR_DETECTION__WRITE                                      0x7fffffc1U

#endif /* __RADAR_DETECTION_MACRO__ */


/* macros for bb_chn_reg_map.BB_radar_detection */
#define INST_BB_CHN_REG_MAP__BB_RADAR_DETECTION__NUM                          1

/* macros for BlueprintGlobalNameSpace::radar_detection_2 */
#ifndef __RADAR_DETECTION_2_MACRO__
#define __RADAR_DETECTION_2_MACRO__

/* macros for field pulse_width_max */
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__SHIFT                             0
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__WIDTH                             8
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__MASK                    0x000000ffU
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define RADAR_DETECTION_2__PULSE_WIDTH_MAX__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field pulse_relstep_thresh */
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__SHIFT                        8
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__WIDTH                        5
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__MASK               0x00001f00U
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f00U) >> 8)
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00001f00U)
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f00U) | (((uint32_t)(src) <<\
                    8) & 0x00001f00U)
#define RADAR_DETECTION_2__PULSE_RELSTEP_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00001f00U)))

/* macros for field pulse_relpwr_thresh */
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__SHIFT                        16
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__WIDTH                         5
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__MASK                0x001f0000U
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define RADAR_DETECTION_2__PULSE_RELPWR_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field enable_pulse_gc_count_check */
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__SHIFT                27
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__WIDTH                 1
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__MASK        0x08000000U
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define RADAR_DETECTION_2__ENABLE_PULSE_GC_COUNT_CHECK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field enable_pulse_relstep_check */
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__SHIFT                 28
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__WIDTH                  1
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__MASK         0x10000000U
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELSTEP_CHECK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field enable_pulse_relpwr_check */
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__SHIFT                  29
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__WIDTH                   1
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__MASK          0x20000000U
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define RADAR_DETECTION_2__ENABLE_PULSE_RELPWR_CHECK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field enable_pulse_drop_check */
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__SHIFT                    30
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__WIDTH                     1
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__MASK            0x40000000U
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define RADAR_DETECTION_2__ENABLE_PULSE_DROP_CHECK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define RADAR_DETECTION_2__TYPE                                        uint32_t
#define RADAR_DETECTION_2__READ                                     0x781f1fffU
#define RADAR_DETECTION_2__WRITE                                    0x781f1fffU

#endif /* __RADAR_DETECTION_2_MACRO__ */


/* macros for bb_chn_reg_map.BB_radar_detection_2 */
#define INST_BB_CHN_REG_MAP__BB_RADAR_DETECTION_2__NUM                        1

/* macros for BlueprintGlobalNameSpace::extension_radar */
#ifndef __EXTENSION_RADAR_MACRO__
#define __EXTENSION_RADAR_MACRO__

/* macros for field restart_lgdfspwr_delta */
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__SHIFT                        0
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__WIDTH                        6
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__MASK               0x0000003fU
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define EXTENSION_RADAR__RESTART_LGDFSPWR_DELTA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field radar_lb_dc_cap_fine */
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__SHIFT                          8
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__WIDTH                          9
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__MASK                 0x0001ff00U
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001ff00U) >> 8)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0001ff00U)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0001ff00U)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP_FINE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0001ff00U)))

/* macros for field lb_dc_cap_pulse_dc_mask */
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__SHIFT                      20
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__WIDTH                       1
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__MASK              0x00100000U
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_DC_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field lb_dc_cap_pulse_nb_mask */
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__SHIFT                      21
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__WIDTH                       1
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__MASK              0x00200000U
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define EXTENSION_RADAR__LB_DC_CAP_PULSE_NB_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field radar_lb_dc_cap */
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__SHIFT                              23
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__WIDTH                               9
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__MASK                      0xff800000U
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff800000U) >> 23)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0xff800000U)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff800000U) | (((uint32_t)(src) <<\
                    23) & 0xff800000U)
#define EXTENSION_RADAR__RADAR_LB_DC_CAP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0xff800000U)))
#define EXTENSION_RADAR__TYPE                                          uint32_t
#define EXTENSION_RADAR__READ                                       0xffb1ff3fU
#define EXTENSION_RADAR__WRITE                                      0xffb1ff3fU

#endif /* __EXTENSION_RADAR_MACRO__ */


/* macros for bb_chn_reg_map.BB_extension_radar */
#define INST_BB_CHN_REG_MAP__BB_EXTENSION_RADAR__NUM                          1

/* macros for BlueprintGlobalNameSpace::multichain_control */
#ifndef __MULTICHAIN_CONTROL_MACRO__
#define __MULTICHAIN_CONTROL_MACRO__

/* macros for field force_analog_gain_diff */
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__SHIFT                     0
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__WIDTH                     1
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__MASK            0x00000001U
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define MULTICHAIN_CONTROL__FORCE_ANALOG_GAIN_DIFF__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field forced_gain_diff_01 */
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__SHIFT                        1
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__WIDTH                        7
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__MASK               0x000000feU
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000feU) >> 1)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000000feU)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000feU) | (((uint32_t)(src) <<\
                    1) & 0x000000feU)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_01__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000000feU)))

/* macros for field sync_synthon */
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__SHIFT                               8
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__WIDTH                               1
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__MASK                      0x00000100U
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define MULTICHAIN_CONTROL__SYNC_SYNTHON__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field use_posedge_refclk */
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__SHIFT                         9
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__WIDTH                         1
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__MASK                0x00000200U
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define MULTICHAIN_CONTROL__USE_POSEDGE_REFCLK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field cf_short_sat */
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__SHIFT                              10
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__WIDTH                              11
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__MASK                      0x001ffc00U
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001ffc00U) >> 10)
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x001ffc00U)
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x001ffc00U)
#define MULTICHAIN_CONTROL__CF_SHORT_SAT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x001ffc00U)))

/* macros for field forced_gain_diff_02 */
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__SHIFT                       22
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__WIDTH                        7
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__MASK               0x1fc00000U
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1fc00000U) >> 22)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x1fc00000U)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x1fc00000U)
#define MULTICHAIN_CONTROL__FORCED_GAIN_DIFF_02__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x1fc00000U)))

/* macros for field force_sigma_zero */
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__SHIFT                          29
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__WIDTH                           1
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__MASK                  0x20000000U
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define MULTICHAIN_CONTROL__FORCE_SIGMA_ZERO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field enable_static_deweight */
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__SHIFT                    30
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__WIDTH                     1
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__MASK            0x40000000U
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define MULTICHAIN_CONTROL__ENABLE_STATIC_DEWEIGHT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field enable_dyn_deweight */
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__SHIFT                       31
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__WIDTH                        1
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__MASK               0x80000000U
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define MULTICHAIN_CONTROL__ENABLE_DYN_DEWEIGHT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define MULTICHAIN_CONTROL__TYPE                                       uint32_t
#define MULTICHAIN_CONTROL__READ                                    0xffdfffffU
#define MULTICHAIN_CONTROL__WRITE                                   0xffdfffffU

#endif /* __MULTICHAIN_CONTROL_MACRO__ */


/* macros for bb_chn_reg_map.BB_multichain_control */
#define INST_BB_CHN_REG_MAP__BB_MULTICHAIN_CONTROL__NUM                       1

/* macros for BlueprintGlobalNameSpace::per_chain_csd */
#ifndef __PER_CHAIN_CSD_MACRO__
#define __PER_CHAIN_CSD_MACRO__

/* macros for field csd_chn1_2chains */
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__SHIFT                                0
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__WIDTH                                5
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__MASK                       0x0000001fU
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PER_CHAIN_CSD__CSD_CHN1_2CHAINS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field csd_chn1_3chains */
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__SHIFT                                5
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__WIDTH                                5
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__MASK                       0x000003e0U
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000003e0U)
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003e0U) | (((uint32_t)(src) <<\
                    5) & 0x000003e0U)
#define PER_CHAIN_CSD__CSD_CHN1_3CHAINS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000003e0U)))

/* macros for field csd_chn2_3chains */
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__SHIFT                               10
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__WIDTH                                5
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__MASK                       0x00007c00U
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define PER_CHAIN_CSD__CSD_CHN2_3CHAINS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field overlap_window_bw20MHz */
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__SHIFT                         15
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__WIDTH                          4
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__MASK                 0x00078000U
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00078000U) >> 15)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00078000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00078000U) | (((uint32_t)(src) <<\
                    15) & 0x00078000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW20MHZ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00078000U)))

/* macros for field overlap_window_bw40MHz */
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__SHIFT                         19
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__WIDTH                          4
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__MASK                 0x00780000U
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00780000U) >> 19)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00780000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00780000U) | (((uint32_t)(src) <<\
                    19) & 0x00780000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW40MHZ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00780000U)))

/* macros for field overlap_window_bw80MHz */
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__SHIFT                         23
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__WIDTH                          4
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__MASK                 0x07800000U
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07800000U) >> 23)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x07800000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07800000U) | (((uint32_t)(src) <<\
                    23) & 0x07800000U)
#define PER_CHAIN_CSD__OVERLAP_WINDOW_BW80MHZ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x07800000U)))
#define PER_CHAIN_CSD__TYPE                                            uint32_t
#define PER_CHAIN_CSD__READ                                         0x07ffffffU
#define PER_CHAIN_CSD__WRITE                                        0x07ffffffU

#endif /* __PER_CHAIN_CSD_MACRO__ */


/* macros for bb_chn_reg_map.BB_per_chain_csd */
#define INST_BB_CHN_REG_MAP__BB_PER_CHAIN_CSD__NUM                            1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw20_b0 */
#ifndef __PRE_EMPHASIS_BW20_B0_MACRO__
#define __PRE_EMPHASIS_BW20_B0_MACRO__

/* macros for field pre_emp_db_pos_bw20_0 */
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__SHIFT                    0
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__WIDTH                   15
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__MASK           0x00007fffU
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_POS_BW20_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw20_0 */
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__SHIFT                   15
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__WIDTH                   15
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW20_B0__PRE_EMP_DB_NEG_BW20_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW20_B0__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW20_B0__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW20_B0__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW20_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_pre_emphasis_bw20_b0 */
#define INST_BB_CHN_REG_MAP__BB_PRE_EMPHASIS_BW20_B0__NUM                     1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw40_b0 */
#ifndef __PRE_EMPHASIS_BW40_B0_MACRO__
#define __PRE_EMPHASIS_BW40_B0_MACRO__

/* macros for field pre_emp_db_pos_bw40_0 */
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__SHIFT                    0
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__WIDTH                   15
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__MASK           0x00007fffU
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_POS_BW40_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw40_0 */
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__SHIFT                   15
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__WIDTH                   15
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW40_B0__PRE_EMP_DB_NEG_BW40_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW40_B0__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW40_B0__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW40_B0__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW40_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_pre_emphasis_bw40_b0 */
#define INST_BB_CHN_REG_MAP__BB_PRE_EMPHASIS_BW40_B0__NUM                     1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw80_b0 */
#ifndef __PRE_EMPHASIS_BW80_B0_MACRO__
#define __PRE_EMPHASIS_BW80_B0_MACRO__

/* macros for field pre_emp_db_pos_bw80_0 */
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__SHIFT                    0
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__WIDTH                   15
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__MASK           0x00007fffU
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_POS_BW80_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw80_0 */
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__SHIFT                   15
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__WIDTH                   15
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW80_B0__PRE_EMP_DB_NEG_BW80_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW80_B0__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW80_B0__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW80_B0__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW80_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_pre_emphasis_bw80_b0 */
#define INST_BB_CHN_REG_MAP__BB_PRE_EMPHASIS_BW80_B0__NUM                     1

/* macros for BlueprintGlobalNameSpace::chn_tables_intf_addr */
#ifndef __CHN_TABLES_INTF_ADDR_MACRO__
#define __CHN_TABLES_INTF_ADDR_MACRO__

/* macros for field chn_tables_addr */
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__SHIFT                          2
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__WIDTH                         16
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__MASK                 0x0003fffcU
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fffcU) >> 2)
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0003fffcU)
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fffcU) | (((uint32_t)(src) <<\
                    2) & 0x0003fffcU)
#define CHN_TABLES_INTF_ADDR__CHN_TABLES_ADDR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0003fffcU)))

/* macros for field chn_addr_auto_incr */
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__SHIFT                      31
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__WIDTH                       1
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__MASK              0x80000000U
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define CHN_TABLES_INTF_ADDR__CHN_ADDR_AUTO_INCR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define CHN_TABLES_INTF_ADDR__TYPE                                     uint32_t
#define CHN_TABLES_INTF_ADDR__READ                                  0x8003fffcU
#define CHN_TABLES_INTF_ADDR__WRITE                                 0x8003fffcU

#endif /* __CHN_TABLES_INTF_ADDR_MACRO__ */


/* macros for bb_chn_reg_map.BB_chn_tables_intf_addr */
#define INST_BB_CHN_REG_MAP__BB_CHN_TABLES_INTF_ADDR__NUM                     1

/* macros for BlueprintGlobalNameSpace::chn_tables_intf_data */
#ifndef __CHN_TABLES_INTF_DATA_MACRO__
#define __CHN_TABLES_INTF_DATA_MACRO__

/* macros for field chn_tables_data */
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__SHIFT                          0
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__WIDTH                         32
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__MASK                 0xffffffffU
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CHN_TABLES_INTF_DATA__CHN_TABLES_DATA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define CHN_TABLES_INTF_DATA__TYPE                                     uint32_t
#define CHN_TABLES_INTF_DATA__READ                                  0xffffffffU
#define CHN_TABLES_INTF_DATA__WRITE                                 0xffffffffU

#endif /* __CHN_TABLES_INTF_DATA_MACRO__ */


/* macros for bb_chn_reg_map.BB_chn_tables_intf_data */
#define INST_BB_CHN_REG_MAP__BB_CHN_TABLES_INTF_DATA__NUM                     1

/* macros for BlueprintGlobalNameSpace::tstdac_constant */
#ifndef __TSTDAC_CONSTANT_MACRO__
#define __TSTDAC_CONSTANT_MACRO__

/* macros for field cf_tstdac_constant_i */
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__SHIFT                          0
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__WIDTH                         11
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__MASK                 0x000007ffU
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__READ(src) \
                    (uint32_t)(src)\
                    & 0x000007ffU
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000007ffU)
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000007ffU) | ((uint32_t)(src) &\
                    0x000007ffU)
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_I__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000007ffU)))

/* macros for field cf_tstdac_constant_q */
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__SHIFT                         11
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__WIDTH                         11
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__MASK                 0x003ff800U
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003ff800U) >> 11)
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x003ff800U)
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003ff800U) | (((uint32_t)(src) <<\
                    11) & 0x003ff800U)
#define TSTDAC_CONSTANT__CF_TSTDAC_CONSTANT_Q__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x003ff800U)))
#define TSTDAC_CONSTANT__TYPE                                          uint32_t
#define TSTDAC_CONSTANT__READ                                       0x003fffffU
#define TSTDAC_CONSTANT__WRITE                                      0x003fffffU

#endif /* __TSTDAC_CONSTANT_MACRO__ */


/* macros for bb_chn_reg_map.BB_tstdac_constant */
#define INST_BB_CHN_REG_MAP__BB_TSTDAC_CONSTANT__NUM                          1

/* macros for BlueprintGlobalNameSpace::spur_report_b0 */
#ifndef __SPUR_REPORT_B0_MACRO__
#define __SPUR_REPORT_B0_MACRO__

/* macros for field spur_est_i_0 */
#define SPUR_REPORT_B0__SPUR_EST_I_0__SHIFT                                   0
#define SPUR_REPORT_B0__SPUR_EST_I_0__WIDTH                                   8
#define SPUR_REPORT_B0__SPUR_EST_I_0__MASK                          0x000000ffU
#define SPUR_REPORT_B0__SPUR_EST_I_0__READ(src)   (uint32_t)(src) & 0x000000ffU

/* macros for field spur_est_q_0 */
#define SPUR_REPORT_B0__SPUR_EST_Q_0__SHIFT                                   8
#define SPUR_REPORT_B0__SPUR_EST_Q_0__WIDTH                                   8
#define SPUR_REPORT_B0__SPUR_EST_Q_0__MASK                          0x0000ff00U
#define SPUR_REPORT_B0__SPUR_EST_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field power_with_spur_removed_0 */
#define SPUR_REPORT_B0__POWER_WITH_SPUR_REMOVED_0__SHIFT                     16
#define SPUR_REPORT_B0__POWER_WITH_SPUR_REMOVED_0__WIDTH                     16
#define SPUR_REPORT_B0__POWER_WITH_SPUR_REMOVED_0__MASK             0xffff0000U
#define SPUR_REPORT_B0__POWER_WITH_SPUR_REMOVED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define SPUR_REPORT_B0__TYPE                                           uint32_t
#define SPUR_REPORT_B0__READ                                        0xffffffffU

#endif /* __SPUR_REPORT_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_spur_report_b0 */
#define INST_BB_CHN_REG_MAP__BB_SPUR_REPORT_B0__NUM                           1

/* macros for BlueprintGlobalNameSpace::txiqcal_control_3 */
#ifndef __TXIQCAL_CONTROL_3_MACRO__
#define __TXIQCAL_CONTROL_3_MACRO__

/* macros for field pwr_high_db */
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__SHIFT                                 0
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__WIDTH                                 6
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__MASK                        0x0000003fU
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__READ(src) (uint32_t)(src) & 0x0000003fU
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TXIQCAL_CONTROL_3__PWR_HIGH_DB__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field pwr_low_db */
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__SHIFT                                  6
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__WIDTH                                  6
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__MASK                         0x00000fc0U
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define TXIQCAL_CONTROL_3__PWR_LOW_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field iqcal_tone_phs_step */
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__SHIFT                        12
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__WIDTH                        10
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__MASK                0x003ff000U
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003ff000U) >> 12)
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x003ff000U)
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003ff000U) | (((uint32_t)(src) <<\
                    12) & 0x003ff000U)
#define TXIQCAL_CONTROL_3__IQCAL_TONE_PHS_STEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x003ff000U)))

/* macros for field dc_est_len */
#define TXIQCAL_CONTROL_3__DC_EST_LEN__SHIFT                                 22
#define TXIQCAL_CONTROL_3__DC_EST_LEN__WIDTH                                  2
#define TXIQCAL_CONTROL_3__DC_EST_LEN__MASK                         0x00c00000U
#define TXIQCAL_CONTROL_3__DC_EST_LEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define TXIQCAL_CONTROL_3__DC_EST_LEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define TXIQCAL_CONTROL_3__DC_EST_LEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define TXIQCAL_CONTROL_3__DC_EST_LEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field adc_sat_len */
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__SHIFT                                24
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__WIDTH                                 1
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__MASK                        0x01000000U
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define TXIQCAL_CONTROL_3__ADC_SAT_LEN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field adc_sat_sel */
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__SHIFT                                25
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__WIDTH                                 2
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__MASK                        0x06000000U
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x06000000U)
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x06000000U) | (((uint32_t)(src) <<\
                    25) & 0x06000000U)
#define TXIQCAL_CONTROL_3__ADC_SAT_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x06000000U)))

/* macros for field desired_size_db */
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__SHIFT                            29
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__WIDTH                             2
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__MASK                    0x60000000U
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x60000000U) >> 29)
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x60000000U)
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x60000000U) | (((uint32_t)(src) <<\
                    29) & 0x60000000U)
#define TXIQCAL_CONTROL_3__DESIRED_SIZE_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x60000000U)))

/* macros for field tx_iqcorr_en */
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__SHIFT                               31
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__WIDTH                                1
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__MASK                       0x80000000U
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TXIQCAL_CONTROL_3__TX_IQCORR_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TXIQCAL_CONTROL_3__TYPE                                        uint32_t
#define TXIQCAL_CONTROL_3__READ                                     0xe7ffffffU
#define TXIQCAL_CONTROL_3__WRITE                                    0xe7ffffffU

#endif /* __TXIQCAL_CONTROL_3_MACRO__ */


/* macros for bb_chn_reg_map.BB_txiqcal_control_3 */
#define INST_BB_CHN_REG_MAP__BB_TXIQCAL_CONTROL_3__NUM                        1

/* macros for BlueprintGlobalNameSpace::green_tx_control_1 */
#ifndef __GREEN_TX_CONTROL_1_MACRO__
#define __GREEN_TX_CONTROL_1_MACRO__

/* macros for field green_tx_enable */
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__SHIFT                            0
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__WIDTH                            1
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__MASK                   0x00000001U
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define GREEN_TX_CONTROL_1__GREEN_TX_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field green_cases */
#define GREEN_TX_CONTROL_1__GREEN_CASES__SHIFT                                1
#define GREEN_TX_CONTROL_1__GREEN_CASES__WIDTH                                1
#define GREEN_TX_CONTROL_1__GREEN_CASES__MASK                       0x00000002U
#define GREEN_TX_CONTROL_1__GREEN_CASES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define GREEN_TX_CONTROL_1__GREEN_CASES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define GREEN_TX_CONTROL_1__GREEN_CASES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define GREEN_TX_CONTROL_1__GREEN_CASES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define GREEN_TX_CONTROL_1__GREEN_CASES__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define GREEN_TX_CONTROL_1__GREEN_CASES__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)
#define GREEN_TX_CONTROL_1__TYPE                                       uint32_t
#define GREEN_TX_CONTROL_1__READ                                    0x00000003U
#define GREEN_TX_CONTROL_1__WRITE                                   0x00000003U

#endif /* __GREEN_TX_CONTROL_1_MACRO__ */


/* macros for bb_chn_reg_map.BB_green_tx_control_1 */
#define INST_BB_CHN_REG_MAP__BB_GREEN_TX_CONTROL_1__NUM                       1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_0_b0 */
#ifndef __IQ_ADC_MEAS_0_B0_MACRO__
#define __IQ_ADC_MEAS_0_B0_MACRO__

/* macros for field gain_dc_iq_cal_meas_0_0 */
#define IQ_ADC_MEAS_0_B0__GAIN_DC_IQ_CAL_MEAS_0_0__SHIFT                      0
#define IQ_ADC_MEAS_0_B0__GAIN_DC_IQ_CAL_MEAS_0_0__WIDTH                     32
#define IQ_ADC_MEAS_0_B0__GAIN_DC_IQ_CAL_MEAS_0_0__MASK             0xffffffffU
#define IQ_ADC_MEAS_0_B0__GAIN_DC_IQ_CAL_MEAS_0_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_0_B0__TYPE                                         uint32_t
#define IQ_ADC_MEAS_0_B0__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_0_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_iq_adc_meas_0_b0 */
#define INST_BB_CHN_REG_MAP__BB_IQ_ADC_MEAS_0_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_1_b0 */
#ifndef __IQ_ADC_MEAS_1_B0_MACRO__
#define __IQ_ADC_MEAS_1_B0_MACRO__

/* macros for field gain_dc_iq_cal_meas_1_0 */
#define IQ_ADC_MEAS_1_B0__GAIN_DC_IQ_CAL_MEAS_1_0__SHIFT                      0
#define IQ_ADC_MEAS_1_B0__GAIN_DC_IQ_CAL_MEAS_1_0__WIDTH                     32
#define IQ_ADC_MEAS_1_B0__GAIN_DC_IQ_CAL_MEAS_1_0__MASK             0xffffffffU
#define IQ_ADC_MEAS_1_B0__GAIN_DC_IQ_CAL_MEAS_1_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_1_B0__TYPE                                         uint32_t
#define IQ_ADC_MEAS_1_B0__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_1_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_iq_adc_meas_1_b0 */
#define INST_BB_CHN_REG_MAP__BB_IQ_ADC_MEAS_1_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_2_b0 */
#ifndef __IQ_ADC_MEAS_2_B0_MACRO__
#define __IQ_ADC_MEAS_2_B0_MACRO__

/* macros for field gain_dc_iq_cal_meas_2_0 */
#define IQ_ADC_MEAS_2_B0__GAIN_DC_IQ_CAL_MEAS_2_0__SHIFT                      0
#define IQ_ADC_MEAS_2_B0__GAIN_DC_IQ_CAL_MEAS_2_0__WIDTH                     32
#define IQ_ADC_MEAS_2_B0__GAIN_DC_IQ_CAL_MEAS_2_0__MASK             0xffffffffU
#define IQ_ADC_MEAS_2_B0__GAIN_DC_IQ_CAL_MEAS_2_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_2_B0__TYPE                                         uint32_t
#define IQ_ADC_MEAS_2_B0__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_2_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_iq_adc_meas_2_b0 */
#define INST_BB_CHN_REG_MAP__BB_IQ_ADC_MEAS_2_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_3_b0 */
#ifndef __IQ_ADC_MEAS_3_B0_MACRO__
#define __IQ_ADC_MEAS_3_B0_MACRO__

/* macros for field gain_dc_iq_cal_meas_3_0 */
#define IQ_ADC_MEAS_3_B0__GAIN_DC_IQ_CAL_MEAS_3_0__SHIFT                      0
#define IQ_ADC_MEAS_3_B0__GAIN_DC_IQ_CAL_MEAS_3_0__WIDTH                     32
#define IQ_ADC_MEAS_3_B0__GAIN_DC_IQ_CAL_MEAS_3_0__MASK             0xffffffffU
#define IQ_ADC_MEAS_3_B0__GAIN_DC_IQ_CAL_MEAS_3_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_3_B0__TYPE                                         uint32_t
#define IQ_ADC_MEAS_3_B0__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_3_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_iq_adc_meas_3_b0 */
#define INST_BB_CHN_REG_MAP__BB_IQ_ADC_MEAS_3_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_phase_ramp_b0 */
#ifndef __TX_PHASE_RAMP_B0_MACRO__
#define __TX_PHASE_RAMP_B0_MACRO__

/* macros for field cf_phase_ramp_enable_0 */
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__SHIFT                       0
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__WIDTH                       1
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__MASK              0x00000001U
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ENABLE_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_phase_ramp_bias_0 */
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__SHIFT                         1
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__WIDTH                         6
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__MASK                0x0000007eU
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000007eU) >> 1)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000007eU)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007eU) | (((uint32_t)(src) <<\
                    1) & 0x0000007eU)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_BIAS_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000007eU)))

/* macros for field cf_phase_ramp_init_0 */
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__SHIFT                         7
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__WIDTH                        10
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__MASK                0x0001ff80U
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001ff80U) >> 7)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x0001ff80U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001ff80U) | (((uint32_t)(src) <<\
                    7) & 0x0001ff80U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_INIT_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x0001ff80U)))

/* macros for field cf_phase_ramp_alpha_0 */
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__SHIFT                       17
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__WIDTH                        8
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__MASK               0x01fe0000U
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fe0000U) >> 17)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x01fe0000U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fe0000U) | (((uint32_t)(src) <<\
                    17) & 0x01fe0000U)
#define TX_PHASE_RAMP_B0__CF_PHASE_RAMP_ALPHA_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x01fe0000U)))
#define TX_PHASE_RAMP_B0__TYPE                                         uint32_t
#define TX_PHASE_RAMP_B0__READ                                      0x01ffffffU
#define TX_PHASE_RAMP_B0__WRITE                                     0x01ffffffU

#endif /* __TX_PHASE_RAMP_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_tx_phase_ramp_b0 */
#define INST_BB_CHN_REG_MAP__BB_TX_PHASE_RAMP_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::adc_gain_dc_corr_b0 */
#ifndef __ADC_GAIN_DC_CORR_B0_MACRO__
#define __ADC_GAIN_DC_CORR_B0_MACRO__

/* macros for field adc_gain_corr_q_coeff_0 */
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__SHIFT                   0
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__WIDTH                   6
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__MASK          0x0000003fU
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_Q_COEFF_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field adc_gain_corr_i_coeff_0 */
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__SHIFT                   6
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__WIDTH                   6
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__MASK          0x00000fc0U
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_I_COEFF_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field adc_dc_corr_q_coeff_0 */
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__SHIFT                    12
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__WIDTH                     9
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__MASK            0x001ff000U
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001ff000U) >> 12)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x001ff000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001ff000U) | (((uint32_t)(src) <<\
                    12) & 0x001ff000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_Q_COEFF_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x001ff000U)))

/* macros for field adc_dc_corr_i_coeff_0 */
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__SHIFT                    21
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__WIDTH                     9
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__MASK            0x3fe00000U
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fe00000U) >> 21)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x3fe00000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x3fe00000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_I_COEFF_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x3fe00000U)))

/* macros for field adc_gain_corr_enable */
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__SHIFT                     30
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__WIDTH                      1
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__MASK             0x40000000U
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define ADC_GAIN_DC_CORR_B0__ADC_GAIN_CORR_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field adc_dc_corr_enable */
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__SHIFT                       31
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__WIDTH                        1
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__MASK               0x80000000U
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define ADC_GAIN_DC_CORR_B0__ADC_DC_CORR_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define ADC_GAIN_DC_CORR_B0__TYPE                                      uint32_t
#define ADC_GAIN_DC_CORR_B0__READ                                   0xffffffffU
#define ADC_GAIN_DC_CORR_B0__WRITE                                  0xffffffffU

#endif /* __ADC_GAIN_DC_CORR_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_adc_gain_dc_corr_b0 */
#define INST_BB_CHN_REG_MAP__BB_ADC_GAIN_DC_CORR_B0__NUM                      1

/* macros for BlueprintGlobalNameSpace::rx_iq_corr_b0 */
#ifndef __RX_IQ_CORR_B0_MACRO__
#define __RX_IQ_CORR_B0_MACRO__

/* macros for field rx_iqcorr_enable */
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__SHIFT                                0
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__WIDTH                                1
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__MASK                       0x00000001U
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RX_IQ_CORR_B0__RX_IQCORR_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field rx_iqcorr_bypass_in_agc */
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__SHIFT                         1
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__WIDTH                         1
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__MASK                0x00000002U
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define RX_IQ_CORR_B0__RX_IQCORR_BYPASS_IN_AGC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)
#define RX_IQ_CORR_B0__TYPE                                            uint32_t
#define RX_IQ_CORR_B0__READ                                         0x00000003U
#define RX_IQ_CORR_B0__WRITE                                        0x00000003U

#endif /* __RX_IQ_CORR_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_rx_iq_corr_b0 */
#define INST_BB_CHN_REG_MAP__BB_RX_IQ_CORR_B0__NUM                            1

/* macros for BlueprintGlobalNameSpace::rx_iq_corr_loopback_b0 */
#ifndef __RX_IQ_CORR_LOOPBACK_B0_MACRO__
#define __RX_IQ_CORR_LOOPBACK_B0_MACRO__

/* macros for field loopback_iqcorr_q_q_coff_0 */
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__SHIFT             0
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__WIDTH             9
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__MASK    0x000001ffU
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000001ffU
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_Q_COFF_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field loopback_iqcorr_q_i_coff_0 */
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__SHIFT             9
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__WIDTH             9
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__MASK    0x0003fe00U
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fe00U) >> 9)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x0003fe00U)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fe00U) | (((uint32_t)(src) <<\
                    9) & 0x0003fe00U)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_Q_I_COFF_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x0003fe00U)))

/* macros for field loopback_iqcorr_enable */
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__SHIFT                18
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__WIDTH                 1
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__MASK        0x00040000U
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define RX_IQ_CORR_LOOPBACK_B0__LOOPBACK_IQCORR_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)
#define RX_IQ_CORR_LOOPBACK_B0__TYPE                                   uint32_t
#define RX_IQ_CORR_LOOPBACK_B0__READ                                0x0007ffffU
#define RX_IQ_CORR_LOOPBACK_B0__WRITE                               0x0007ffffU

#endif /* __RX_IQ_CORR_LOOPBACK_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_rx_iq_corr_loopback_b0 */
#define INST_BB_CHN_REG_MAP__BB_RX_IQ_CORR_LOOPBACK_B0__NUM                   1

/* macros for BlueprintGlobalNameSpace::paprd_am2am_mask */
#ifndef __PAPRD_AM2AM_MASK_MACRO__
#define __PAPRD_AM2AM_MASK_MACRO__

/* macros for field paprd_am2am_mask */
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__SHIFT                             0
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__WIDTH                            31
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__MASK                    0x7fffffffU
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x7fffffffU
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x7fffffffU)
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fffffffU) | ((uint32_t)(src) &\
                    0x7fffffffU)
#define PAPRD_AM2AM_MASK__PAPRD_AM2AM_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x7fffffffU)))
#define PAPRD_AM2AM_MASK__TYPE                                         uint32_t
#define PAPRD_AM2AM_MASK__READ                                      0x7fffffffU
#define PAPRD_AM2AM_MASK__WRITE                                     0x7fffffffU

#endif /* __PAPRD_AM2AM_MASK_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_am2am_mask */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_AM2AM_MASK__NUM                         1

/* macros for BlueprintGlobalNameSpace::paprd_am2pm_mask */
#ifndef __PAPRD_AM2PM_MASK_MACRO__
#define __PAPRD_AM2PM_MASK_MACRO__

/* macros for field paprd_am2pm_mask */
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__SHIFT                             0
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__WIDTH                            31
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__MASK                    0x7fffffffU
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x7fffffffU
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x7fffffffU)
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fffffffU) | ((uint32_t)(src) &\
                    0x7fffffffU)
#define PAPRD_AM2PM_MASK__PAPRD_AM2PM_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x7fffffffU)))
#define PAPRD_AM2PM_MASK__TYPE                                         uint32_t
#define PAPRD_AM2PM_MASK__READ                                      0x7fffffffU
#define PAPRD_AM2PM_MASK__WRITE                                     0x7fffffffU

#endif /* __PAPRD_AM2PM_MASK_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_am2pm_mask */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_AM2PM_MASK__NUM                         1

/* macros for BlueprintGlobalNameSpace::paprd_ht40_mask */
#ifndef __PAPRD_HT40_MASK_MACRO__
#define __PAPRD_HT40_MASK_MACRO__

/* macros for field paprd_ht40_mask */
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__SHIFT                               0
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__WIDTH                              31
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__MASK                      0x7fffffffU
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x7fffffffU
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x7fffffffU)
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fffffffU) | ((uint32_t)(src) &\
                    0x7fffffffU)
#define PAPRD_HT40_MASK__PAPRD_HT40_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x7fffffffU)))
#define PAPRD_HT40_MASK__TYPE                                          uint32_t
#define PAPRD_HT40_MASK__READ                                       0x7fffffffU
#define PAPRD_HT40_MASK__WRITE                                      0x7fffffffU

#endif /* __PAPRD_HT40_MASK_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_ht40_mask */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_HT40_MASK__NUM                          1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl0_b0 */
#ifndef __PAPRD_CTRL0_B0_MACRO__
#define __PAPRD_CTRL0_B0_MACRO__

/* macros for field paprd_enable_0 */
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__SHIFT                                 0
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__WIDTH                                 1
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__MASK                        0x00000001U
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__READ(src) (uint32_t)(src) & 0x00000001U
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PAPRD_CTRL0_B0__PAPRD_ENABLE_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field paprd_valid_gain_4_0_0 */
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__SHIFT                         2
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__WIDTH                        25
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__MASK                0x07fffffcU
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07fffffcU) >> 2)
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x07fffffcU)
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07fffffcU) | (((uint32_t)(src) <<\
                    2) & 0x07fffffcU)
#define PAPRD_CTRL0_B0__PAPRD_VALID_GAIN_4_0_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x07fffffcU)))

/* macros for field paprd_mag_thrsh_0 */
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__SHIFT                             27
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__WIDTH                              5
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__MASK                     0xf8000000U
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf8000000U) >> 27)
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0xf8000000U)
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf8000000U) | (((uint32_t)(src) <<\
                    27) & 0xf8000000U)
#define PAPRD_CTRL0_B0__PAPRD_MAG_THRSH_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0xf8000000U)))
#define PAPRD_CTRL0_B0__TYPE                                           uint32_t
#define PAPRD_CTRL0_B0__READ                                        0xfffffffdU
#define PAPRD_CTRL0_B0__WRITE                                       0xfffffffdU

#endif /* __PAPRD_CTRL0_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_ctrl0_b0 */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_CTRL0_B0__NUM                           1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl1_b0 */
#ifndef __PAPRD_CTRL1_B0_MACRO__
#define __PAPRD_CTRL1_B0_MACRO__

/* macros for field paprd_adaptive_am2am_enable_0 */
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__SHIFT                  0
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__WIDTH                  1
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__MASK         0x00000001U
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2AM_ENABLE_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field paprd_adaptive_am2pm_enable_0 */
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__SHIFT                  1
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__WIDTH                  1
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__MASK         0x00000002U
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PAPRD_CTRL1_B0__PAPRD_ADAPTIVE_AM2PM_ENABLE_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field paprd_target_pwr_max_0 */
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__SHIFT                         2
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__WIDTH                         6
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__MASK                0x000000fcU
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000fcU) >> 2)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x000000fcU)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000fcU) | (((uint32_t)(src) <<\
                    2) & 0x000000fcU)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MAX_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x000000fcU)))

/* macros for field paprd_target_pwr_min_0 */
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__SHIFT                         8
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__WIDTH                         6
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__MASK                0x00003f00U
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define PAPRD_CTRL1_B0__PAPRD_TARGET_PWR_MIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field paprd_trainer_iandq_sel_0 */
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__SHIFT                     29
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__WIDTH                      1
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__MASK             0x20000000U
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PAPRD_CTRL1_B0__PAPRD_TRAINER_IANDQ_SEL_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)
#define PAPRD_CTRL1_B0__TYPE                                           uint32_t
#define PAPRD_CTRL1_B0__READ                                        0x20003fffU
#define PAPRD_CTRL1_B0__WRITE                                       0x20003fffU

#endif /* __PAPRD_CTRL1_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_ctrl1_b0 */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_CTRL1_B0__NUM                           1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl2_b0 */
#ifndef __PAPRD_CTRL2_B0_MACRO__
#define __PAPRD_CTRL2_B0_MACRO__

/* macros for field paprd_valid_pa_setting_0 */
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__SHIFT                       0
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__WIDTH                      21
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__MASK              0x001fffffU
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x001fffffU
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x001fffffU)
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001fffffU) | ((uint32_t)(src) &\
                    0x001fffffU)
#define PAPRD_CTRL2_B0__PAPRD_VALID_PA_SETTING_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x001fffffU)))

/* macros for field paprd_valid_gain_6_5_0 */
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__SHIFT                        21
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__WIDTH                        10
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__MASK                0x7fe00000U
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7fe00000U) >> 21)
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x7fe00000U)
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x7fe00000U)
#define PAPRD_CTRL2_B0__PAPRD_VALID_GAIN_6_5_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x7fe00000U)))
#define PAPRD_CTRL2_B0__TYPE                                           uint32_t
#define PAPRD_CTRL2_B0__READ                                        0x7fffffffU
#define PAPRD_CTRL2_B0__WRITE                                       0x7fffffffU

#endif /* __PAPRD_CTRL2_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_ctrl2_b0 */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_CTRL2_B0__NUM                           1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl3_b0 */
#ifndef __PAPRD_CTRL3_B0_MACRO__
#define __PAPRD_CTRL3_B0_MACRO__

/* macros for field paprd_adaptive_table_valid_0 */
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__SHIFT                   0
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__WIDTH                   7
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__MASK          0x0000007fU
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000007fU
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000007fU)
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define PAPRD_CTRL3_B0__PAPRD_ADAPTIVE_TABLE_VALID_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field paprd_table_rfbmode_0 */
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__SHIFT                          7
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__WIDTH                          7
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__MASK                 0x00003f80U
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f80U) >> 7)
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00003f80U)
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f80U) | (((uint32_t)(src) <<\
                    7) & 0x00003f80U)
#define PAPRD_CTRL3_B0__PAPRD_TABLE_RFBMODE_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00003f80U)))
#define PAPRD_CTRL3_B0__TYPE                                           uint32_t
#define PAPRD_CTRL3_B0__READ                                        0x00003fffU
#define PAPRD_CTRL3_B0__WRITE                                       0x00003fffU

#endif /* __PAPRD_CTRL3_B0_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_ctrl3_b0 */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_CTRL3_B0__NUM                           1

/* macros for BlueprintGlobalNameSpace::paprd_vht80_mask */
#ifndef __PAPRD_VHT80_MASK_MACRO__
#define __PAPRD_VHT80_MASK_MACRO__

/* macros for field paprd_vht80_mask */
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__SHIFT                             0
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__WIDTH                            31
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__MASK                    0x7fffffffU
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x7fffffffU
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x7fffffffU)
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fffffffU) | ((uint32_t)(src) &\
                    0x7fffffffU)
#define PAPRD_VHT80_MASK__PAPRD_VHT80_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x7fffffffU)))
#define PAPRD_VHT80_MASK__TYPE                                         uint32_t
#define PAPRD_VHT80_MASK__READ                                      0x7fffffffU
#define PAPRD_VHT80_MASK__WRITE                                     0x7fffffffU

#endif /* __PAPRD_VHT80_MASK_MACRO__ */


/* macros for bb_chn_reg_map.BB_paprd_vht80_mask */
#define INST_BB_CHN_REG_MAP__BB_PAPRD_VHT80_MASK__NUM                         1

/* macros for BlueprintGlobalNameSpace::chan_info_chan_tab */
#ifndef __CHAN_INFO_CHAN_TAB_MACRO__
#define __CHAN_INFO_CHAN_TAB_MACRO__

/* macros for field chaninfo_word */
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__SHIFT                              0
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__WIDTH                             32
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__MASK                     0xffffffffU
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define CHAN_INFO_CHAN_TAB__TYPE                                       uint32_t
#define CHAN_INFO_CHAN_TAB__READ                                    0xffffffffU

#endif /* __CHAN_INFO_CHAN_TAB_MACRO__ */


/* macros for bb_chn_reg_map.BB_chan_info_chan_tab_b0 */
#define INST_BB_CHN_REG_MAP__BB_CHAN_INFO_CHAN_TAB_B0__NUM                   64

/* macros for BlueprintGlobalNameSpace::timing_control_3a */
#ifndef __TIMING_CONTROL_3A_MACRO__
#define __TIMING_CONTROL_3A_MACRO__

/* macros for field ste_thr_hi_rssi */
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__SHIFT                             0
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__WIDTH                             7
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__MASK                    0x0000007fU
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000007fU
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000007fU)
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define TIMING_CONTROL_3A__STE_THR_HI_RSSI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field use_vht_bw_for_cca */
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__SHIFT                          8
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__WIDTH                          1
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__MASK                 0x00000100U
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define TIMING_CONTROL_3A__USE_VHT_BW_FOR_CCA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field use_non_ht_bw_for_cca */
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__SHIFT                       9
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__WIDTH                       1
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__MASK              0x00000200U
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define TIMING_CONTROL_3A__USE_NON_HT_BW_FOR_CCA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)
#define TIMING_CONTROL_3A__TYPE                                        uint32_t
#define TIMING_CONTROL_3A__READ                                     0x0000037fU
#define TIMING_CONTROL_3A__WRITE                                    0x0000037fU

#endif /* __TIMING_CONTROL_3A_MACRO__ */


/* macros for bb_mrc_reg_map.BB_timing_control_3a */
#define INST_BB_MRC_REG_MAP__BB_TIMING_CONTROL_3A__NUM                        1

/* macros for BlueprintGlobalNameSpace::ldpc_cntl1 */
#ifndef __LDPC_CNTL1_MACRO__
#define __LDPC_CNTL1_MACRO__

/* macros for field ldpc_llr_scaling0 */
#define LDPC_CNTL1__LDPC_LLR_SCALING0__SHIFT                                  0
#define LDPC_CNTL1__LDPC_LLR_SCALING0__WIDTH                                 32
#define LDPC_CNTL1__LDPC_LLR_SCALING0__MASK                         0xffffffffU
#define LDPC_CNTL1__LDPC_LLR_SCALING0__READ(src)  (uint32_t)(src) & 0xffffffffU
#define LDPC_CNTL1__LDPC_LLR_SCALING0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define LDPC_CNTL1__LDPC_LLR_SCALING0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define LDPC_CNTL1__LDPC_LLR_SCALING0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define LDPC_CNTL1__TYPE                                               uint32_t
#define LDPC_CNTL1__READ                                            0xffffffffU
#define LDPC_CNTL1__WRITE                                           0xffffffffU

#endif /* __LDPC_CNTL1_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ldpc_cntl1 */
#define INST_BB_MRC_REG_MAP__BB_LDPC_CNTL1__NUM                               1

/* macros for BlueprintGlobalNameSpace::ldpc_cntl2 */
#ifndef __LDPC_CNTL2_MACRO__
#define __LDPC_CNTL2_MACRO__

/* macros for field ldpc_llr_scaling1 */
#define LDPC_CNTL2__LDPC_LLR_SCALING1__SHIFT                                  0
#define LDPC_CNTL2__LDPC_LLR_SCALING1__WIDTH                                 16
#define LDPC_CNTL2__LDPC_LLR_SCALING1__MASK                         0x0000ffffU
#define LDPC_CNTL2__LDPC_LLR_SCALING1__READ(src)  (uint32_t)(src) & 0x0000ffffU
#define LDPC_CNTL2__LDPC_LLR_SCALING1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define LDPC_CNTL2__LDPC_LLR_SCALING1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define LDPC_CNTL2__LDPC_LLR_SCALING1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field ldpc_latency_lastcw */
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__SHIFT                               16
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__WIDTH                               11
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__MASK                       0x07ff0000U
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07ff0000U) >> 16)
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x07ff0000U)
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x07ff0000U)
#define LDPC_CNTL2__LDPC_LATENCY_LASTCW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x07ff0000U)))

/* macros for field disable_ldpc_dec */
#define LDPC_CNTL2__DISABLE_LDPC_DEC__SHIFT                                  27
#define LDPC_CNTL2__DISABLE_LDPC_DEC__WIDTH                                   1
#define LDPC_CNTL2__DISABLE_LDPC_DEC__MASK                          0x08000000U
#define LDPC_CNTL2__DISABLE_LDPC_DEC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define LDPC_CNTL2__DISABLE_LDPC_DEC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define LDPC_CNTL2__DISABLE_LDPC_DEC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define LDPC_CNTL2__DISABLE_LDPC_DEC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define LDPC_CNTL2__DISABLE_LDPC_DEC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define LDPC_CNTL2__DISABLE_LDPC_DEC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)
#define LDPC_CNTL2__TYPE                                               uint32_t
#define LDPC_CNTL2__READ                                            0x0fffffffU
#define LDPC_CNTL2__WRITE                                           0x0fffffffU

#endif /* __LDPC_CNTL2_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ldpc_cntl2 */
#define INST_BB_MRC_REG_MAP__BB_LDPC_CNTL2__NUM                               1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_A */
#ifndef __VIT_SPUR_MASK_A_MACRO__
#define __VIT_SPUR_MASK_A_MACRO__

/* macros for field cf_punc_mask_A */
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__SHIFT                                0
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__WIDTH                               10
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__MASK                       0x000003ffU
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_A */
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__SHIFT                           10
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__WIDTH                            8
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_A__CF_PUNC_MASK_IDX_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_A__TYPE                                          uint32_t
#define VIT_SPUR_MASK_A__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_A__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_A_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_A */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_A__NUM                          1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_B */
#ifndef __VIT_SPUR_MASK_B_MACRO__
#define __VIT_SPUR_MASK_B_MACRO__

/* macros for field cf_punc_mask_B */
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__SHIFT                                0
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__WIDTH                               10
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__MASK                       0x000003ffU
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_B__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_B */
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__SHIFT                           10
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__WIDTH                            8
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_B__CF_PUNC_MASK_IDX_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_B__TYPE                                          uint32_t
#define VIT_SPUR_MASK_B__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_B__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_B_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_B */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_B__NUM                          1

/* macros for BlueprintGlobalNameSpace::pilot_spur_mask */
#ifndef __PILOT_SPUR_MASK_MACRO__
#define __PILOT_SPUR_MASK_MACRO__

/* macros for field cf_pilot_mask_A */
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__SHIFT                               0
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__WIDTH                               5
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__MASK                      0x0000001fU
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_pilot_mask_idx_A */
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__SHIFT                           5
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__WIDTH                           8
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__MASK                  0x00001fe0U
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_pilot_mask_B */
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__SHIFT                              13
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__WIDTH                               5
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__MASK                      0x0003e000U
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_pilot_mask_idx_B */
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__SHIFT                          18
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__WIDTH                           8
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__MASK                  0x03fc0000U
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define PILOT_SPUR_MASK__CF_PILOT_MASK_IDX_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define PILOT_SPUR_MASK__TYPE                                          uint32_t
#define PILOT_SPUR_MASK__READ                                       0x03ffffffU
#define PILOT_SPUR_MASK__WRITE                                      0x03ffffffU

#endif /* __PILOT_SPUR_MASK_MACRO__ */


/* macros for bb_mrc_reg_map.BB_pilot_spur_mask */
#define INST_BB_MRC_REG_MAP__BB_PILOT_SPUR_MASK__NUM                          1

/* macros for BlueprintGlobalNameSpace::chan_spur_mask */
#ifndef __CHAN_SPUR_MASK_MACRO__
#define __CHAN_SPUR_MASK_MACRO__

/* macros for field cf_chan_mask_A */
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__SHIFT                                 0
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__WIDTH                                 5
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__MASK                        0x0000001fU
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__READ(src) (uint32_t)(src) & 0x0000001fU
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_A__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_chan_mask_idx_A */
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__SHIFT                             5
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__WIDTH                             8
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__MASK                    0x00001fe0U
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_chan_mask_B */
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__SHIFT                                13
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__WIDTH                                 5
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__MASK                        0x0003e000U
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_chan_mask_idx_B */
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__SHIFT                            18
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__WIDTH                             8
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__MASK                    0x03fc0000U
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define CHAN_SPUR_MASK__CF_CHAN_MASK_IDX_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define CHAN_SPUR_MASK__TYPE                                           uint32_t
#define CHAN_SPUR_MASK__READ                                        0x03ffffffU
#define CHAN_SPUR_MASK__WRITE                                       0x03ffffffU

#endif /* __CHAN_SPUR_MASK_MACRO__ */


/* macros for bb_mrc_reg_map.BB_chan_spur_mask */
#define INST_BB_MRC_REG_MAP__BB_CHAN_SPUR_MASK__NUM                           1

/* macros for BlueprintGlobalNameSpace::short_gi_delta_slope */
#ifndef __SHORT_GI_DELTA_SLOPE_MACRO__
#define __SHORT_GI_DELTA_SLOPE_MACRO__

/* macros for field delta_slope_coef_exp_short_gi */
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__SHIFT            0
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__WIDTH            4
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__MASK   0x0000000fU
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_EXP_SHORT_GI__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field delta_slope_coef_man_short_gi */
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__SHIFT            4
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__WIDTH           15
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__MASK   0x0007fff0U
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0007fff0U) >> 4)
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x0007fff0U)
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0007fff0U) | (((uint32_t)(src) <<\
                    4) & 0x0007fff0U)
#define SHORT_GI_DELTA_SLOPE__DELTA_SLOPE_COEF_MAN_SHORT_GI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x0007fff0U)))
#define SHORT_GI_DELTA_SLOPE__TYPE                                     uint32_t
#define SHORT_GI_DELTA_SLOPE__READ                                  0x0007ffffU
#define SHORT_GI_DELTA_SLOPE__WRITE                                 0x0007ffffU

#endif /* __SHORT_GI_DELTA_SLOPE_MACRO__ */


/* macros for bb_mrc_reg_map.BB_short_gi_delta_slope */
#define INST_BB_MRC_REG_MAP__BB_SHORT_GI_DELTA_SLOPE__NUM                     1

/* macros for BlueprintGlobalNameSpace::ml_cntl1 */
#ifndef __ML_CNTL1_MACRO__
#define __ML_CNTL1_MACRO__

/* macros for field cf_ml_2s_weight_table */
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__SHIFT                                0
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__WIDTH                               30
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__MASK                       0x3fffffffU
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x3fffffffU
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x3fffffffU)
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fffffffU) | ((uint32_t)(src) &\
                    0x3fffffffU)
#define ML_CNTL1__CF_ML_2S_WEIGHT_TABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x3fffffffU)))

/* macros for field cf_is_flat_ch_thr_ml */
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__SHIFT                                30
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__WIDTH                                 2
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__MASK                        0xc0000000U
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define ML_CNTL1__CF_IS_FLAT_CH_THR_ML__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define ML_CNTL1__TYPE                                                 uint32_t
#define ML_CNTL1__READ                                              0xffffffffU
#define ML_CNTL1__WRITE                                             0xffffffffU

#endif /* __ML_CNTL1_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ml_cntl1 */
#define INST_BB_MRC_REG_MAP__BB_ML_CNTL1__NUM                                 1

/* macros for BlueprintGlobalNameSpace::ml_cntl2 */
#ifndef __ML_CNTL2_MACRO__
#define __ML_CNTL2_MACRO__

/* macros for field cf_ml_3s_weight_table */
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__SHIFT                                0
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__WIDTH                               30
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__MASK                       0x3fffffffU
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x3fffffffU
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x3fffffffU)
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fffffffU) | ((uint32_t)(src) &\
                    0x3fffffffU)
#define ML_CNTL2__CF_ML_3S_WEIGHT_TABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x3fffffffU)))

/* macros for field cf_is_flat_ch_thr_zf */
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__SHIFT                                30
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__WIDTH                                 2
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__MASK                        0xc0000000U
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define ML_CNTL2__CF_IS_FLAT_CH_THR_ZF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define ML_CNTL2__TYPE                                                 uint32_t
#define ML_CNTL2__READ                                              0xffffffffU
#define ML_CNTL2__WRITE                                             0xffffffffU

#endif /* __ML_CNTL2_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ml_cntl2 */
#define INST_BB_MRC_REG_MAP__BB_ML_CNTL2__NUM                                 1

/* macros for BlueprintGlobalNameSpace::tstadc */
#ifndef __TSTADC_MACRO__
#define __TSTADC_MACRO__

/* macros for field tstadc_out_q */
#define TSTADC__TSTADC_OUT_Q__SHIFT                                           0
#define TSTADC__TSTADC_OUT_Q__WIDTH                                          10
#define TSTADC__TSTADC_OUT_Q__MASK                                  0x000003ffU
#define TSTADC__TSTADC_OUT_Q__READ(src)           (uint32_t)(src) & 0x000003ffU

/* macros for field tstadc_out_i */
#define TSTADC__TSTADC_OUT_I__SHIFT                                          10
#define TSTADC__TSTADC_OUT_I__WIDTH                                          10
#define TSTADC__TSTADC_OUT_I__MASK                                  0x000ffc00U
#define TSTADC__TSTADC_OUT_I__READ(src) (((uint32_t)(src) & 0x000ffc00U) >> 10)
#define TSTADC__TYPE                                                   uint32_t
#define TSTADC__READ                                                0x000fffffU

#endif /* __TSTADC_MACRO__ */


/* macros for bb_mrc_reg_map.BB_tstadc */
#define INST_BB_MRC_REG_MAP__BB_TSTADC__NUM                                   1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_C */
#ifndef __VIT_SPUR_MASK_C_MACRO__
#define __VIT_SPUR_MASK_C_MACRO__

/* macros for field cf_punc_mask_C */
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__SHIFT                                0
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__WIDTH                               10
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__MASK                       0x000003ffU
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_C__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_C */
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__SHIFT                           10
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__WIDTH                            8
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_C__CF_PUNC_MASK_IDX_C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_C__TYPE                                          uint32_t
#define VIT_SPUR_MASK_C__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_C__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_C_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_C */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_C__NUM                          1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_D */
#ifndef __VIT_SPUR_MASK_D_MACRO__
#define __VIT_SPUR_MASK_D_MACRO__

/* macros for field cf_punc_mask_D */
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__SHIFT                                0
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__WIDTH                               10
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__MASK                       0x000003ffU
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_D__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_D */
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__SHIFT                           10
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__WIDTH                            8
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_D__CF_PUNC_MASK_IDX_D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_D__TYPE                                          uint32_t
#define VIT_SPUR_MASK_D__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_D__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_D_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_D */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_D__NUM                          1

/* macros for BlueprintGlobalNameSpace::pilot_spur_mask_CD */
#ifndef __PILOT_SPUR_MASK_CD_MACRO__
#define __PILOT_SPUR_MASK_CD_MACRO__

/* macros for field cf_pilot_mask_C */
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__SHIFT                            0
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__WIDTH                            5
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__MASK                   0x0000001fU
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_C__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_pilot_mask_idx_C */
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__SHIFT                        5
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__WIDTH                        8
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__MASK               0x00001fe0U
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_pilot_mask_D */
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__SHIFT                           13
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__WIDTH                            5
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__MASK                   0x0003e000U
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_pilot_mask_idx_D */
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__SHIFT                       18
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__WIDTH                        8
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__MASK               0x03fc0000U
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_CD__CF_PILOT_MASK_IDX_D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define PILOT_SPUR_MASK_CD__TYPE                                       uint32_t
#define PILOT_SPUR_MASK_CD__READ                                    0x03ffffffU
#define PILOT_SPUR_MASK_CD__WRITE                                   0x03ffffffU

#endif /* __PILOT_SPUR_MASK_CD_MACRO__ */


/* macros for bb_mrc_reg_map.BB_pilot_spur_mask_CD */
#define INST_BB_MRC_REG_MAP__BB_PILOT_SPUR_MASK_CD__NUM                       1

/* macros for BlueprintGlobalNameSpace::chan_spur_mask_CD */
#ifndef __CHAN_SPUR_MASK_CD_MACRO__
#define __CHAN_SPUR_MASK_CD_MACRO__

/* macros for field cf_chan_mask_C */
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__SHIFT                              0
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__WIDTH                              5
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__MASK                     0x0000001fU
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_C__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_chan_mask_idx_C */
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__SHIFT                          5
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__WIDTH                          8
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__MASK                 0x00001fe0U
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_C__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_chan_mask_D */
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__SHIFT                             13
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__WIDTH                              5
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__MASK                     0x0003e000U
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_chan_mask_idx_D */
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__SHIFT                         18
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__WIDTH                          8
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__MASK                 0x03fc0000U
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_CD__CF_CHAN_MASK_IDX_D__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define CHAN_SPUR_MASK_CD__TYPE                                        uint32_t
#define CHAN_SPUR_MASK_CD__READ                                     0x03ffffffU
#define CHAN_SPUR_MASK_CD__WRITE                                    0x03ffffffU

#endif /* __CHAN_SPUR_MASK_CD_MACRO__ */


/* macros for bb_mrc_reg_map.BB_chan_spur_mask_CD */
#define INST_BB_MRC_REG_MAP__BB_CHAN_SPUR_MASK_CD__NUM                        1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_E */
#ifndef __VIT_SPUR_MASK_E_MACRO__
#define __VIT_SPUR_MASK_E_MACRO__

/* macros for field cf_punc_mask_E */
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__SHIFT                                0
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__WIDTH                               10
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__MASK                       0x000003ffU
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_E__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_E */
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__SHIFT                           10
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__WIDTH                            8
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_E__CF_PUNC_MASK_IDX_E__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_E__TYPE                                          uint32_t
#define VIT_SPUR_MASK_E__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_E__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_E_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_E */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_E__NUM                          1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_F */
#ifndef __VIT_SPUR_MASK_F_MACRO__
#define __VIT_SPUR_MASK_F_MACRO__

/* macros for field cf_punc_mask_F */
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__SHIFT                                0
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__WIDTH                               10
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__MASK                       0x000003ffU
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_F__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_F */
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__SHIFT                           10
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__WIDTH                            8
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_F__CF_PUNC_MASK_IDX_F__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_F__TYPE                                          uint32_t
#define VIT_SPUR_MASK_F__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_F__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_F_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_F */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_F__NUM                          1

/* macros for BlueprintGlobalNameSpace::pilot_spur_mask_EF */
#ifndef __PILOT_SPUR_MASK_EF_MACRO__
#define __PILOT_SPUR_MASK_EF_MACRO__

/* macros for field cf_pilot_mask_E */
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__SHIFT                            0
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__WIDTH                            5
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__MASK                   0x0000001fU
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_E__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_pilot_mask_idx_E */
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__SHIFT                        5
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__WIDTH                        8
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__MASK               0x00001fe0U
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_E__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_pilot_mask_F */
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__SHIFT                           13
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__WIDTH                            5
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__MASK                   0x0003e000U
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_F__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_pilot_mask_idx_F */
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__SHIFT                       18
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__WIDTH                        8
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__MASK               0x03fc0000U
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_EF__CF_PILOT_MASK_IDX_F__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define PILOT_SPUR_MASK_EF__TYPE                                       uint32_t
#define PILOT_SPUR_MASK_EF__READ                                    0x03ffffffU
#define PILOT_SPUR_MASK_EF__WRITE                                   0x03ffffffU

#endif /* __PILOT_SPUR_MASK_EF_MACRO__ */


/* macros for bb_mrc_reg_map.BB_pilot_spur_mask_EF */
#define INST_BB_MRC_REG_MAP__BB_PILOT_SPUR_MASK_EF__NUM                       1

/* macros for BlueprintGlobalNameSpace::chan_spur_mask_EF */
#ifndef __CHAN_SPUR_MASK_EF_MACRO__
#define __CHAN_SPUR_MASK_EF_MACRO__

/* macros for field cf_chan_mask_E */
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__SHIFT                              0
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__WIDTH                              5
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__MASK                     0x0000001fU
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_E__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_chan_mask_idx_E */
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__SHIFT                          5
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__WIDTH                          8
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__MASK                 0x00001fe0U
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_E__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_chan_mask_F */
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__SHIFT                             13
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__WIDTH                              5
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__MASK                     0x0003e000U
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_F__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_chan_mask_idx_F */
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__SHIFT                         18
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__WIDTH                          8
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__MASK                 0x03fc0000U
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_EF__CF_CHAN_MASK_IDX_F__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define CHAN_SPUR_MASK_EF__TYPE                                        uint32_t
#define CHAN_SPUR_MASK_EF__READ                                     0x03ffffffU
#define CHAN_SPUR_MASK_EF__WRITE                                    0x03ffffffU

#endif /* __CHAN_SPUR_MASK_EF_MACRO__ */


/* macros for bb_mrc_reg_map.BB_chan_spur_mask_EF */
#define INST_BB_MRC_REG_MAP__BB_CHAN_SPUR_MASK_EF__NUM                        1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_G */
#ifndef __VIT_SPUR_MASK_G_MACRO__
#define __VIT_SPUR_MASK_G_MACRO__

/* macros for field cf_punc_mask_G */
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__SHIFT                                0
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__WIDTH                               10
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__MASK                       0x000003ffU
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_G__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_G */
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__SHIFT                           10
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__WIDTH                            8
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_G__CF_PUNC_MASK_IDX_G__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_G__TYPE                                          uint32_t
#define VIT_SPUR_MASK_G__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_G__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_G_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_G */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_G__NUM                          1

/* macros for BlueprintGlobalNameSpace::vit_spur_mask_H */
#ifndef __VIT_SPUR_MASK_H_MACRO__
#define __VIT_SPUR_MASK_H_MACRO__

/* macros for field cf_punc_mask_H */
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__SHIFT                                0
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__WIDTH                               10
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__MASK                       0x000003ffU
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_H__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field cf_punc_mask_idx_H */
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__SHIFT                           10
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__WIDTH                            8
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__MASK                   0x0003fc00U
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define VIT_SPUR_MASK_H__CF_PUNC_MASK_IDX_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define VIT_SPUR_MASK_H__TYPE                                          uint32_t
#define VIT_SPUR_MASK_H__READ                                       0x0003ffffU
#define VIT_SPUR_MASK_H__WRITE                                      0x0003ffffU

#endif /* __VIT_SPUR_MASK_H_MACRO__ */


/* macros for bb_mrc_reg_map.BB_vit_spur_mask_H */
#define INST_BB_MRC_REG_MAP__BB_VIT_SPUR_MASK_H__NUM                          1

/* macros for BlueprintGlobalNameSpace::pilot_spur_mask_GH */
#ifndef __PILOT_SPUR_MASK_GH_MACRO__
#define __PILOT_SPUR_MASK_GH_MACRO__

/* macros for field cf_pilot_mask_G */
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__SHIFT                            0
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__WIDTH                            5
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__MASK                   0x0000001fU
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_G__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_pilot_mask_idx_G */
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__SHIFT                        5
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__WIDTH                        8
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__MASK               0x00001fe0U
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_G__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_pilot_mask_H */
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__SHIFT                           13
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__WIDTH                            5
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__MASK                   0x0003e000U
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_pilot_mask_idx_H */
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__SHIFT                       18
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__WIDTH                        8
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__MASK               0x03fc0000U
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define PILOT_SPUR_MASK_GH__CF_PILOT_MASK_IDX_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define PILOT_SPUR_MASK_GH__TYPE                                       uint32_t
#define PILOT_SPUR_MASK_GH__READ                                    0x03ffffffU
#define PILOT_SPUR_MASK_GH__WRITE                                   0x03ffffffU

#endif /* __PILOT_SPUR_MASK_GH_MACRO__ */


/* macros for bb_mrc_reg_map.BB_pilot_spur_mask_GH */
#define INST_BB_MRC_REG_MAP__BB_PILOT_SPUR_MASK_GH__NUM                       1

/* macros for BlueprintGlobalNameSpace::chan_spur_mask_GH */
#ifndef __CHAN_SPUR_MASK_GH_MACRO__
#define __CHAN_SPUR_MASK_GH_MACRO__

/* macros for field cf_chan_mask_G */
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__SHIFT                              0
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__WIDTH                              5
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__MASK                     0x0000001fU
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_G__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field cf_chan_mask_idx_G */
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__SHIFT                          5
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__WIDTH                          8
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__MASK                 0x00001fe0U
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fe0U) >> 5)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00001fe0U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_G__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00001fe0U)))

/* macros for field cf_chan_mask_H */
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__SHIFT                             13
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__WIDTH                              5
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__MASK                     0x0003e000U
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field cf_chan_mask_idx_H */
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__SHIFT                         18
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__WIDTH                          8
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__MASK                 0x03fc0000U
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define CHAN_SPUR_MASK_GH__CF_CHAN_MASK_IDX_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define CHAN_SPUR_MASK_GH__TYPE                                        uint32_t
#define CHAN_SPUR_MASK_GH__READ                                     0x03ffffffU
#define CHAN_SPUR_MASK_GH__WRITE                                    0x03ffffffU

#endif /* __CHAN_SPUR_MASK_GH_MACRO__ */


/* macros for bb_mrc_reg_map.BB_chan_spur_mask_GH */
#define INST_BB_MRC_REG_MAP__BB_CHAN_SPUR_MASK_GH__NUM                        1

/* macros for BlueprintGlobalNameSpace::ldpc_cntl3 */
#ifndef __LDPC_CNTL3_MACRO__
#define __LDPC_CNTL3_MACRO__

/* macros for field ldpc_timeout_thresh */
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__SHIFT                                0
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__WIDTH                               10
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__MASK                       0x000003ffU
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define LDPC_CNTL3__LDPC_TIMEOUT_THRESH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field ldpc_latency_gap_pre */
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__SHIFT                              10
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__WIDTH                              11
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__MASK                      0x001ffc00U
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001ffc00U) >> 10)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x001ffc00U)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x001ffc00U)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x001ffc00U)))

/* macros for field ldpc_latency_gap_pre2 */
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__SHIFT                             21
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__WIDTH                             11
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__MASK                     0xffe00000U
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffe00000U) >> 21)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0xffe00000U)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffe00000U) | (((uint32_t)(src) <<\
                    21) & 0xffe00000U)
#define LDPC_CNTL3__LDPC_LATENCY_GAP_PRE2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0xffe00000U)))
#define LDPC_CNTL3__TYPE                                               uint32_t
#define LDPC_CNTL3__READ                                            0xffffffffU
#define LDPC_CNTL3__WRITE                                           0xffffffffU

#endif /* __LDPC_CNTL3_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ldpc_cntl3 */
#define INST_BB_MRC_REG_MAP__BB_LDPC_CNTL3__NUM                               1

/* macros for BlueprintGlobalNameSpace::ldpc_cntl4 */
#ifndef __LDPC_CNTL4_MACRO__
#define __LDPC_CNTL4_MACRO__

/* macros for field ldpc_inbuf_near_rdy_thresh */
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__SHIFT                         0
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__WIDTH                        12
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__MASK                0x00000fffU
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define LDPC_CNTL4__LDPC_INBUF_NEAR_RDY_THRESH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field ldpc_fast_inbuf_near_rdy */
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__SHIFT                          12
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__WIDTH                           1
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__MASK                  0x00001000U
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define LDPC_CNTL4__LDPC_FAST_INBUF_NEAR_RDY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)
#define LDPC_CNTL4__TYPE                                               uint32_t
#define LDPC_CNTL4__READ                                            0x00001fffU
#define LDPC_CNTL4__WRITE                                           0x00001fffU

#endif /* __LDPC_CNTL4_MACRO__ */


/* macros for bb_mrc_reg_map.BB_ldpc_cntl4 */
#define INST_BB_MRC_REG_MAP__BB_LDPC_CNTL4__NUM                               1

/* macros for BlueprintGlobalNameSpace::gid_upa_entry_0_to_15 */
#ifndef __GID_UPA_ENTRY_0_TO_15_MACRO__
#define __GID_UPA_ENTRY_0_TO_15_MACRO__

/* macros for field cf_gid_upa_entry_0 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__SHIFT                      0
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__MASK             0x00000003U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field cf_gid_upa_entry_1 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__SHIFT                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__MASK             0x0000000cU
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_gid_upa_entry_2 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__SHIFT                      4
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__MASK             0x00000030U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field cf_gid_upa_entry_3 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__SHIFT                      6
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__MASK             0x000000c0U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field cf_gid_upa_entry_4 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__SHIFT                      8
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__MASK             0x00000300U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field cf_gid_upa_entry_5 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__SHIFT                     10
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__MASK             0x00000c00U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field cf_gid_upa_entry_6 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__SHIFT                     12
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__MASK             0x00003000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field cf_gid_upa_entry_7 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__SHIFT                     14
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__MASK             0x0000c000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field cf_gid_upa_entry_8 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__SHIFT                     16
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__MASK             0x00030000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_8__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field cf_gid_upa_entry_9 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__SHIFT                     18
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__WIDTH                      2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__MASK             0x000c0000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_9__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field cf_gid_upa_entry_10 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__SHIFT                    20
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__MASK            0x00300000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00300000U) >> 20)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00300000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00300000U) | (((uint32_t)(src) <<\
                    20) & 0x00300000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_10__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00300000U)))

/* macros for field cf_gid_upa_entry_11 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__SHIFT                    22
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__MASK            0x00c00000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_11__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field cf_gid_upa_entry_12 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__SHIFT                    24
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__MASK            0x03000000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_12__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field cf_gid_upa_entry_13 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__SHIFT                    26
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__MASK            0x0c000000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x0c000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0c000000U) | (((uint32_t)(src) <<\
                    26) & 0x0c000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_13__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x0c000000U)))

/* macros for field cf_gid_upa_entry_14 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__SHIFT                    28
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__MASK            0x30000000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_14__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field cf_gid_upa_entry_15 */
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__SHIFT                    30
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__WIDTH                     2
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__MASK            0xc0000000U
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define GID_UPA_ENTRY_0_TO_15__CF_GID_UPA_ENTRY_15__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define GID_UPA_ENTRY_0_TO_15__TYPE                                    uint32_t
#define GID_UPA_ENTRY_0_TO_15__READ                                 0xffffffffU
#define GID_UPA_ENTRY_0_TO_15__WRITE                                0xffffffffU

#endif /* __GID_UPA_ENTRY_0_TO_15_MACRO__ */


/* macros for bb_mrc_reg_map.BB_gid_upa_entry_0_to_15 */
#define INST_BB_MRC_REG_MAP__BB_GID_UPA_ENTRY_0_TO_15__NUM                    1

/* macros for BlueprintGlobalNameSpace::gid_upa_entry_16_to_31 */
#ifndef __GID_UPA_ENTRY_16_TO_31_MACRO__
#define __GID_UPA_ENTRY_16_TO_31_MACRO__

/* macros for field cf_gid_upa_entry_16 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__SHIFT                    0
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__MASK           0x00000003U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_16__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field cf_gid_upa_entry_17 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__SHIFT                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__MASK           0x0000000cU
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_17__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_gid_upa_entry_18 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__SHIFT                    4
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__MASK           0x00000030U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_18__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field cf_gid_upa_entry_19 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__SHIFT                    6
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__MASK           0x000000c0U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_19__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field cf_gid_upa_entry_20 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__SHIFT                    8
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__MASK           0x00000300U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_20__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field cf_gid_upa_entry_21 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__SHIFT                   10
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__MASK           0x00000c00U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_21__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field cf_gid_upa_entry_22 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__SHIFT                   12
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__MASK           0x00003000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_22__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field cf_gid_upa_entry_23 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__SHIFT                   14
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__MASK           0x0000c000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_23__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field cf_gid_upa_entry_24 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__SHIFT                   16
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__MASK           0x00030000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_24__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field cf_gid_upa_entry_25 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__SHIFT                   18
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__MASK           0x000c0000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_25__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field cf_gid_upa_entry_26 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__SHIFT                   20
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__MASK           0x00300000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00300000U) >> 20)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00300000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00300000U) | (((uint32_t)(src) <<\
                    20) & 0x00300000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_26__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00300000U)))

/* macros for field cf_gid_upa_entry_27 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__SHIFT                   22
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__MASK           0x00c00000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_27__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field cf_gid_upa_entry_28 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__SHIFT                   24
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__MASK           0x03000000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_28__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field cf_gid_upa_entry_29 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__SHIFT                   26
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__MASK           0x0c000000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x0c000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0c000000U) | (((uint32_t)(src) <<\
                    26) & 0x0c000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_29__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x0c000000U)))

/* macros for field cf_gid_upa_entry_30 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__SHIFT                   28
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__MASK           0x30000000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_30__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field cf_gid_upa_entry_31 */
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__SHIFT                   30
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__WIDTH                    2
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__MASK           0xc0000000U
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define GID_UPA_ENTRY_16_TO_31__CF_GID_UPA_ENTRY_31__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define GID_UPA_ENTRY_16_TO_31__TYPE                                   uint32_t
#define GID_UPA_ENTRY_16_TO_31__READ                                0xffffffffU
#define GID_UPA_ENTRY_16_TO_31__WRITE                               0xffffffffU

#endif /* __GID_UPA_ENTRY_16_TO_31_MACRO__ */


/* macros for bb_mrc_reg_map.BB_gid_upa_entry_16_to_31 */
#define INST_BB_MRC_REG_MAP__BB_GID_UPA_ENTRY_16_TO_31__NUM                   1

/* macros for BlueprintGlobalNameSpace::gid_upa_entry_32_to_47 */
#ifndef __GID_UPA_ENTRY_32_TO_47_MACRO__
#define __GID_UPA_ENTRY_32_TO_47_MACRO__

/* macros for field cf_gid_upa_entry_32 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__SHIFT                    0
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__MASK           0x00000003U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_32__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field cf_gid_upa_entry_33 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__SHIFT                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__MASK           0x0000000cU
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_33__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_gid_upa_entry_34 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__SHIFT                    4
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__MASK           0x00000030U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_34__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field cf_gid_upa_entry_35 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__SHIFT                    6
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__MASK           0x000000c0U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_35__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field cf_gid_upa_entry_36 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__SHIFT                    8
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__MASK           0x00000300U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_36__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field cf_gid_upa_entry_37 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__SHIFT                   10
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__MASK           0x00000c00U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_37__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field cf_gid_upa_entry_38 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__SHIFT                   12
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__MASK           0x00003000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_38__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field cf_gid_upa_entry_39 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__SHIFT                   14
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__MASK           0x0000c000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_39__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field cf_gid_upa_entry_40 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__SHIFT                   16
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__MASK           0x00030000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_40__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field cf_gid_upa_entry_41 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__SHIFT                   18
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__MASK           0x000c0000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_41__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field cf_gid_upa_entry_42 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__SHIFT                   20
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__MASK           0x00300000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00300000U) >> 20)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00300000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00300000U) | (((uint32_t)(src) <<\
                    20) & 0x00300000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_42__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00300000U)))

/* macros for field cf_gid_upa_entry_43 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__SHIFT                   22
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__MASK           0x00c00000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_43__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field cf_gid_upa_entry_44 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__SHIFT                   24
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__MASK           0x03000000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_44__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field cf_gid_upa_entry_45 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__SHIFT                   26
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__MASK           0x0c000000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x0c000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0c000000U) | (((uint32_t)(src) <<\
                    26) & 0x0c000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_45__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x0c000000U)))

/* macros for field cf_gid_upa_entry_46 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__SHIFT                   28
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__MASK           0x30000000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_46__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field cf_gid_upa_entry_47 */
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__SHIFT                   30
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__WIDTH                    2
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__MASK           0xc0000000U
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define GID_UPA_ENTRY_32_TO_47__CF_GID_UPA_ENTRY_47__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define GID_UPA_ENTRY_32_TO_47__TYPE                                   uint32_t
#define GID_UPA_ENTRY_32_TO_47__READ                                0xffffffffU
#define GID_UPA_ENTRY_32_TO_47__WRITE                               0xffffffffU

#endif /* __GID_UPA_ENTRY_32_TO_47_MACRO__ */


/* macros for bb_mrc_reg_map.BB_gid_upa_entry_32_to_47 */
#define INST_BB_MRC_REG_MAP__BB_GID_UPA_ENTRY_32_TO_47__NUM                   1

/* macros for BlueprintGlobalNameSpace::gid_upa_entry_48_to_63 */
#ifndef __GID_UPA_ENTRY_48_TO_63_MACRO__
#define __GID_UPA_ENTRY_48_TO_63_MACRO__

/* macros for field cf_gid_upa_entry_48 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__SHIFT                    0
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__MASK           0x00000003U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_48__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field cf_gid_upa_entry_49 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__SHIFT                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__MASK           0x0000000cU
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_49__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_gid_upa_entry_50 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__SHIFT                    4
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__MASK           0x00000030U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_50__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field cf_gid_upa_entry_51 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__SHIFT                    6
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__MASK           0x000000c0U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_51__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field cf_gid_upa_entry_52 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__SHIFT                    8
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__MASK           0x00000300U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_52__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field cf_gid_upa_entry_53 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__SHIFT                   10
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__MASK           0x00000c00U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_53__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field cf_gid_upa_entry_54 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__SHIFT                   12
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__MASK           0x00003000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_54__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field cf_gid_upa_entry_55 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__SHIFT                   14
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__MASK           0x0000c000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_55__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field cf_gid_upa_entry_56 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__SHIFT                   16
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__MASK           0x00030000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_56__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field cf_gid_upa_entry_57 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__SHIFT                   18
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__MASK           0x000c0000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_57__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field cf_gid_upa_entry_58 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__SHIFT                   20
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__MASK           0x00300000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00300000U) >> 20)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00300000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00300000U) | (((uint32_t)(src) <<\
                    20) & 0x00300000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_58__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00300000U)))

/* macros for field cf_gid_upa_entry_59 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__SHIFT                   22
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__MASK           0x00c00000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_59__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field cf_gid_upa_entry_60 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__SHIFT                   24
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__MASK           0x03000000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_60__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field cf_gid_upa_entry_61 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__SHIFT                   26
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__MASK           0x0c000000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x0c000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0c000000U) | (((uint32_t)(src) <<\
                    26) & 0x0c000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_61__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x0c000000U)))

/* macros for field cf_gid_upa_entry_62 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__SHIFT                   28
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__MASK           0x30000000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_62__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field cf_gid_upa_entry_63 */
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__SHIFT                   30
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__WIDTH                    2
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__MASK           0xc0000000U
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define GID_UPA_ENTRY_48_TO_63__CF_GID_UPA_ENTRY_63__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define GID_UPA_ENTRY_48_TO_63__TYPE                                   uint32_t
#define GID_UPA_ENTRY_48_TO_63__READ                                0xffffffffU
#define GID_UPA_ENTRY_48_TO_63__WRITE                               0xffffffffU

#endif /* __GID_UPA_ENTRY_48_TO_63_MACRO__ */


/* macros for bb_mrc_reg_map.BB_gid_upa_entry_48_to_63 */
#define INST_BB_MRC_REG_MAP__BB_GID_UPA_ENTRY_48_TO_63__NUM                   1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_1 */
#ifndef __BBB_RX_CTRL_1_MACRO__
#define __BBB_RX_CTRL_1_MACRO__

/* macros for field coarse_tim_threshold_2 */
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__SHIFT                          0
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__WIDTH                          3
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__MASK                 0x00000007U
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD_2__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field coarse_tim_threshold */
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__SHIFT                            3
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__WIDTH                            5
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__MASK                   0x000000f8U
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x000000f8U)
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f8U) | (((uint32_t)(src) <<\
                    3) & 0x000000f8U)
#define BBB_RX_CTRL_1__COARSE_TIM_THRESHOLD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x000000f8U)))

/* macros for field coarse_tim_n_sync */
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__SHIFT                               8
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__WIDTH                               3
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__MASK                      0x00000700U
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000700U) >> 8)
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000700U)
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000700U) | (((uint32_t)(src) <<\
                    8) & 0x00000700U)
#define BBB_RX_CTRL_1__COARSE_TIM_N_SYNC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000700U)))

/* macros for field max_bal_long */
#define BBB_RX_CTRL_1__MAX_BAL_LONG__SHIFT                                   11
#define BBB_RX_CTRL_1__MAX_BAL_LONG__WIDTH                                    5
#define BBB_RX_CTRL_1__MAX_BAL_LONG__MASK                           0x0000f800U
#define BBB_RX_CTRL_1__MAX_BAL_LONG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f800U) >> 11)
#define BBB_RX_CTRL_1__MAX_BAL_LONG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x0000f800U)
#define BBB_RX_CTRL_1__MAX_BAL_LONG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f800U) | (((uint32_t)(src) <<\
                    11) & 0x0000f800U)
#define BBB_RX_CTRL_1__MAX_BAL_LONG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x0000f800U)))

/* macros for field max_bal_short */
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__SHIFT                                  16
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__WIDTH                                   5
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__MASK                          0x001f0000U
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define BBB_RX_CTRL_1__MAX_BAL_SHORT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field recon_lms_step */
#define BBB_RX_CTRL_1__RECON_LMS_STEP__SHIFT                                 21
#define BBB_RX_CTRL_1__RECON_LMS_STEP__WIDTH                                  3
#define BBB_RX_CTRL_1__RECON_LMS_STEP__MASK                         0x00e00000U
#define BBB_RX_CTRL_1__RECON_LMS_STEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00e00000U) >> 21)
#define BBB_RX_CTRL_1__RECON_LMS_STEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00e00000U)
#define BBB_RX_CTRL_1__RECON_LMS_STEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00e00000U) | (((uint32_t)(src) <<\
                    21) & 0x00e00000U)
#define BBB_RX_CTRL_1__RECON_LMS_STEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00e00000U)))

/* macros for field en_rx_abort_cck */
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__SHIFT                                24
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__WIDTH                                 1
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__MASK                        0x01000000U
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define BBB_RX_CTRL_1__EN_RX_ABORT_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)
#define BBB_RX_CTRL_1__TYPE                                            uint32_t
#define BBB_RX_CTRL_1__READ                                         0x01ffffffU
#define BBB_RX_CTRL_1__WRITE                                        0x01ffffffU

#endif /* __BBB_RX_CTRL_1_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_1 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_1__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_2 */
#ifndef __BBB_RX_CTRL_2_MACRO__
#define __BBB_RX_CTRL_2_MACRO__

/* macros for field freq_est_n_avg_long */
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__SHIFT                             0
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__WIDTH                             6
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__MASK                    0x0000003fU
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define BBB_RX_CTRL_2__FREQ_EST_N_AVG_LONG__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field chan_avg_long */
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__SHIFT                                   6
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__WIDTH                                   6
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__MASK                          0x00000fc0U
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define BBB_RX_CTRL_2__CHAN_AVG_LONG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field coarse_tim_threshold_3 */
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__SHIFT                         12
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__WIDTH                          5
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__MASK                 0x0001f000U
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define BBB_RX_CTRL_2__COARSE_TIM_THRESHOLD_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field freq_track_update_period */
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__SHIFT                       17
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__WIDTH                        5
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__MASK               0x003e0000U
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x003e0000U)
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003e0000U) | (((uint32_t)(src) <<\
                    17) & 0x003e0000U)
#define BBB_RX_CTRL_2__FREQ_TRACK_UPDATE_PERIOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x003e0000U)))

/* macros for field freq_est_scaling_period */
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__SHIFT                        22
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__WIDTH                         4
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__MASK                0x03c00000U
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03c00000U) >> 22)
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x03c00000U)
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03c00000U) | (((uint32_t)(src) <<\
                    22) & 0x03c00000U)
#define BBB_RX_CTRL_2__FREQ_EST_SCALING_PERIOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x03c00000U)))

/* macros for field loop_coef_dpsk_c2_data */
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__SHIFT                         26
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__WIDTH                          6
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__MASK                 0xfc000000U
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0xfc000000U)
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfc000000U) | (((uint32_t)(src) <<\
                    26) & 0xfc000000U)
#define BBB_RX_CTRL_2__LOOP_COEF_DPSK_C2_DATA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0xfc000000U)))
#define BBB_RX_CTRL_2__TYPE                                            uint32_t
#define BBB_RX_CTRL_2__READ                                         0xffffffffU
#define BBB_RX_CTRL_2__WRITE                                        0xffffffffU

#endif /* __BBB_RX_CTRL_2_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_2 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_2__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_3 */
#ifndef __BBB_RX_CTRL_3_MACRO__
#define __BBB_RX_CTRL_3_MACRO__

/* macros for field tim_adjust_freq_dpsk */
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__SHIFT                            0
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__WIDTH                            8
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__MASK                   0x000000ffU
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_DPSK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tim_adjust_freq_cck */
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__SHIFT                             8
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__WIDTH                             8
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__MASK                    0x0000ff00U
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define BBB_RX_CTRL_3__TIM_ADJUST_FREQ_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field timer_n_sfd */
#define BBB_RX_CTRL_3__TIMER_N_SFD__SHIFT                                    16
#define BBB_RX_CTRL_3__TIMER_N_SFD__WIDTH                                     8
#define BBB_RX_CTRL_3__TIMER_N_SFD__MASK                            0x00ff0000U
#define BBB_RX_CTRL_3__TIMER_N_SFD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define BBB_RX_CTRL_3__TIMER_N_SFD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define BBB_RX_CTRL_3__TIMER_N_SFD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define BBB_RX_CTRL_3__TIMER_N_SFD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))
#define BBB_RX_CTRL_3__TYPE                                            uint32_t
#define BBB_RX_CTRL_3__READ                                         0x00ffffffU
#define BBB_RX_CTRL_3__WRITE                                        0x00ffffffU

#endif /* __BBB_RX_CTRL_3_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_3 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_3__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_4 */
#ifndef __BBB_RX_CTRL_4_MACRO__
#define __BBB_RX_CTRL_4_MACRO__

/* macros for field timer_n_sync */
#define BBB_RX_CTRL_4__TIMER_N_SYNC__SHIFT                                    0
#define BBB_RX_CTRL_4__TIMER_N_SYNC__WIDTH                                    4
#define BBB_RX_CTRL_4__TIMER_N_SYNC__MASK                           0x0000000fU
#define BBB_RX_CTRL_4__TIMER_N_SYNC__READ(src)    (uint32_t)(src) & 0x0000000fU
#define BBB_RX_CTRL_4__TIMER_N_SYNC__WRITE(src) ((uint32_t)(src) & 0x0000000fU)
#define BBB_RX_CTRL_4__TIMER_N_SYNC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define BBB_RX_CTRL_4__TIMER_N_SYNC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field tim_adjust_timer_exp */
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__SHIFT                            4
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__WIDTH                           12
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__MASK                   0x0000fff0U
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fff0U) >> 4)
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x0000fff0U)
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fff0U) | (((uint32_t)(src) <<\
                    4) & 0x0000fff0U)
#define BBB_RX_CTRL_4__TIM_ADJUST_TIMER_EXP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x0000fff0U)))

/* macros for field force_unlocked_clocks */
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__SHIFT                          16
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__WIDTH                           1
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__MASK                  0x00010000U
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define BBB_RX_CTRL_4__FORCE_UNLOCKED_CLOCKS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field dynamic_pream_sel */
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__SHIFT                              17
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__WIDTH                               1
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__MASK                      0x00020000U
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define BBB_RX_CTRL_4__DYNAMIC_PREAM_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field short_preamble */
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__SHIFT                                 18
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__WIDTH                                  1
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__MASK                         0x00040000U
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define BBB_RX_CTRL_4__SHORT_PREAMBLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field freq_est_n_avg_short */
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__SHIFT                           19
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__WIDTH                            6
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__MASK                   0x01f80000U
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f80000U) >> 19)
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x01f80000U)
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01f80000U) | (((uint32_t)(src) <<\
                    19) & 0x01f80000U)
#define BBB_RX_CTRL_4__FREQ_EST_N_AVG_SHORT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x01f80000U)))

/* macros for field chan_avg_short */
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__SHIFT                                 25
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__WIDTH                                  6
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__MASK                         0x7e000000U
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7e000000U) >> 25)
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x7e000000U)
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7e000000U) | (((uint32_t)(src) <<\
                    25) & 0x7e000000U)
#define BBB_RX_CTRL_4__CHAN_AVG_SHORT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x7e000000U)))

/* macros for field use_mrc_weight */
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__SHIFT                                 31
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__WIDTH                                  1
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__MASK                         0x80000000U
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define BBB_RX_CTRL_4__USE_MRC_WEIGHT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define BBB_RX_CTRL_4__TYPE                                            uint32_t
#define BBB_RX_CTRL_4__READ                                         0xffffffffU
#define BBB_RX_CTRL_4__WRITE                                        0xffffffffU

#endif /* __BBB_RX_CTRL_4_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_4 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_4__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_5 */
#ifndef __BBB_RX_CTRL_5_MACRO__
#define __BBB_RX_CTRL_5_MACRO__

/* macros for field loop_coef_dpsk_c1_data */
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__SHIFT                          0
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__WIDTH                          5
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__MASK                 0x0000001fU
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_DATA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field loop_coef_dpsk_c1_head */
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__SHIFT                          5
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__WIDTH                          5
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__MASK                 0x000003e0U
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000003e0U)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003e0U) | (((uint32_t)(src) <<\
                    5) & 0x000003e0U)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C1_HEAD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000003e0U)))

/* macros for field loop_coef_dpsk_c2_head */
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__SHIFT                         10
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__WIDTH                          6
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__MASK                 0x0000fc00U
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fc00U) >> 10)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0000fc00U)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0000fc00U)
#define BBB_RX_CTRL_5__LOOP_COEF_DPSK_C2_HEAD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0000fc00U)))

/* macros for field loop_coef_cck_c1 */
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__SHIFT                               16
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__WIDTH                                5
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__MASK                       0x001f0000U
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field loop_coef_cck_c2 */
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__SHIFT                               21
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__WIDTH                                6
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__MASK                       0x07e00000U
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07e00000U) >> 21)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x07e00000U)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07e00000U) | (((uint32_t)(src) <<\
                    21) & 0x07e00000U)
#define BBB_RX_CTRL_5__LOOP_COEF_CCK_C2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x07e00000U)))
#define BBB_RX_CTRL_5__TYPE                                            uint32_t
#define BBB_RX_CTRL_5__READ                                         0x07ffffffU
#define BBB_RX_CTRL_5__WRITE                                        0x07ffffffU

#endif /* __BBB_RX_CTRL_5_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_5 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_5__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_rx_ctrl_6 */
#ifndef __BBB_RX_CTRL_6_MACRO__
#define __BBB_RX_CTRL_6_MACRO__

/* macros for field sync_start_delay */
#define BBB_RX_CTRL_6__SYNC_START_DELAY__SHIFT                                0
#define BBB_RX_CTRL_6__SYNC_START_DELAY__WIDTH                               10
#define BBB_RX_CTRL_6__SYNC_START_DELAY__MASK                       0x000003ffU
#define BBB_RX_CTRL_6__SYNC_START_DELAY__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define BBB_RX_CTRL_6__SYNC_START_DELAY__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define BBB_RX_CTRL_6__SYNC_START_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define BBB_RX_CTRL_6__SYNC_START_DELAY__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field map_1s_to_2s */
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__SHIFT                                   10
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__WIDTH                                    1
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__MASK                           0x00000400U
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define BBB_RX_CTRL_6__MAP_1S_TO_2S__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field start_iir_delay */
#define BBB_RX_CTRL_6__START_IIR_DELAY__SHIFT                                11
#define BBB_RX_CTRL_6__START_IIR_DELAY__WIDTH                                10
#define BBB_RX_CTRL_6__START_IIR_DELAY__MASK                        0x001ff800U
#define BBB_RX_CTRL_6__START_IIR_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001ff800U) >> 11)
#define BBB_RX_CTRL_6__START_IIR_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x001ff800U)
#define BBB_RX_CTRL_6__START_IIR_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001ff800U) | (((uint32_t)(src) <<\
                    11) & 0x001ff800U)
#define BBB_RX_CTRL_6__START_IIR_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x001ff800U)))

/* macros for field use_mcorr_weight */
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__SHIFT                               21
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__WIDTH                                1
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__MASK                       0x00200000U
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define BBB_RX_CTRL_6__USE_MCORR_WEIGHT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field use_bkpwr_for_center_index */
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__SHIFT                     22
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__WIDTH                      1
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__MASK             0x00400000U
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define BBB_RX_CTRL_6__USE_BKPWR_FOR_CENTER_INDEX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field cck_sel_chain_by_eo */
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__SHIFT                            23
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__WIDTH                             1
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__MASK                    0x00800000U
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define BBB_RX_CTRL_6__CCK_SEL_CHAIN_BY_EO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field force_cck_sel_chain */
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__SHIFT                            24
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__WIDTH                             1
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__MASK                    0x01000000U
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define BBB_RX_CTRL_6__FORCE_CCK_SEL_CHAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field force_center_index */
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__SHIFT                             25
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__WIDTH                              1
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__MASK                     0x02000000U
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define BBB_RX_CTRL_6__FORCE_CENTER_INDEX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)
#define BBB_RX_CTRL_6__TYPE                                            uint32_t
#define BBB_RX_CTRL_6__READ                                         0x03ffffffU
#define BBB_RX_CTRL_6__WRITE                                        0x03ffffffU

#endif /* __BBB_RX_CTRL_6_MACRO__ */


/* macros for bb_bbb_reg_map.BB_bbb_rx_ctrl_6 */
#define INST_BB_BBB_REG_MAP__BB_BBB_RX_CTRL_6__NUM                            1

/* macros for BlueprintGlobalNameSpace::force_clken_cck */
#ifndef __FORCE_CLKEN_CCK_MACRO__
#define __FORCE_CLKEN_CCK_MACRO__

/* macros for field force_rx_enable0 */
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__SHIFT                              0
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__WIDTH                              1
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__MASK                     0x00000001U
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field force_rx_enable1 */
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__SHIFT                              1
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__WIDTH                              1
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__MASK                     0x00000002U
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field force_rx_enable2 */
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__SHIFT                              2
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__WIDTH                              1
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__MASK                     0x00000004U
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field force_rx_enable3 */
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__SHIFT                              3
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__WIDTH                              1
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__MASK                     0x00000008U
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define FORCE_CLKEN_CCK__FORCE_RX_ENABLE3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field force_rx_always */
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__SHIFT                               4
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__WIDTH                               1
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__MASK                      0x00000010U
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define FORCE_CLKEN_CCK__FORCE_RX_ALWAYS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field force_txsm_clken */
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__SHIFT                              5
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__WIDTH                              1
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__MASK                     0x00000020U
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define FORCE_CLKEN_CCK__FORCE_TXSM_CLKEN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)
#define FORCE_CLKEN_CCK__TYPE                                          uint32_t
#define FORCE_CLKEN_CCK__READ                                       0x0000003fU
#define FORCE_CLKEN_CCK__WRITE                                      0x0000003fU

#endif /* __FORCE_CLKEN_CCK_MACRO__ */


/* macros for bb_bbb_reg_map.BB_force_clken_cck */
#define INST_BB_BBB_REG_MAP__BB_FORCE_CLKEN_CCK__NUM                          1

/* macros for BlueprintGlobalNameSpace::settling_time */
#ifndef __SETTLING_TIME_MACRO__
#define __SETTLING_TIME_MACRO__

/* macros for field agc_settling */
#define SETTLING_TIME__AGC_SETTLING__SHIFT                                    0
#define SETTLING_TIME__AGC_SETTLING__WIDTH                                    7
#define SETTLING_TIME__AGC_SETTLING__MASK                           0x0000007fU
#define SETTLING_TIME__AGC_SETTLING__READ(src)    (uint32_t)(src) & 0x0000007fU
#define SETTLING_TIME__AGC_SETTLING__WRITE(src) ((uint32_t)(src) & 0x0000007fU)
#define SETTLING_TIME__AGC_SETTLING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define SETTLING_TIME__AGC_SETTLING__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field switch_settling */
#define SETTLING_TIME__SWITCH_SETTLING__SHIFT                                 7
#define SETTLING_TIME__SWITCH_SETTLING__WIDTH                                 7
#define SETTLING_TIME__SWITCH_SETTLING__MASK                        0x00003f80U
#define SETTLING_TIME__SWITCH_SETTLING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f80U) >> 7)
#define SETTLING_TIME__SWITCH_SETTLING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00003f80U)
#define SETTLING_TIME__SWITCH_SETTLING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f80U) | (((uint32_t)(src) <<\
                    7) & 0x00003f80U)
#define SETTLING_TIME__SWITCH_SETTLING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00003f80U)))

/* macros for field adcsat_thrl */
#define SETTLING_TIME__ADCSAT_THRL__SHIFT                                    14
#define SETTLING_TIME__ADCSAT_THRL__WIDTH                                     6
#define SETTLING_TIME__ADCSAT_THRL__MASK                            0x000fc000U
#define SETTLING_TIME__ADCSAT_THRL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fc000U) >> 14)
#define SETTLING_TIME__ADCSAT_THRL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x000fc000U)
#define SETTLING_TIME__ADCSAT_THRL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fc000U) | (((uint32_t)(src) <<\
                    14) & 0x000fc000U)
#define SETTLING_TIME__ADCSAT_THRL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x000fc000U)))

/* macros for field adcsat_thrh */
#define SETTLING_TIME__ADCSAT_THRH__SHIFT                                    20
#define SETTLING_TIME__ADCSAT_THRH__WIDTH                                     6
#define SETTLING_TIME__ADCSAT_THRH__MASK                            0x03f00000U
#define SETTLING_TIME__ADCSAT_THRH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)
#define SETTLING_TIME__ADCSAT_THRH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x03f00000U)
#define SETTLING_TIME__ADCSAT_THRH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03f00000U) | (((uint32_t)(src) <<\
                    20) & 0x03f00000U)
#define SETTLING_TIME__ADCSAT_THRH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x03f00000U)))

/* macros for field lbreset_advance */
#define SETTLING_TIME__LBRESET_ADVANCE__SHIFT                                26
#define SETTLING_TIME__LBRESET_ADVANCE__WIDTH                                 4
#define SETTLING_TIME__LBRESET_ADVANCE__MASK                        0x3c000000U
#define SETTLING_TIME__LBRESET_ADVANCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3c000000U) >> 26)
#define SETTLING_TIME__LBRESET_ADVANCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x3c000000U)
#define SETTLING_TIME__LBRESET_ADVANCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3c000000U) | (((uint32_t)(src) <<\
                    26) & 0x3c000000U)
#define SETTLING_TIME__LBRESET_ADVANCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x3c000000U)))
#define SETTLING_TIME__TYPE                                            uint32_t
#define SETTLING_TIME__READ                                         0x3fffffffU
#define SETTLING_TIME__WRITE                                        0x3fffffffU

#endif /* __SETTLING_TIME_MACRO__ */


/* macros for bb_agc_reg_map.BB_settling_time */
#define INST_BB_AGC_REG_MAP__BB_SETTLING_TIME__NUM                            1

/* macros for BlueprintGlobalNameSpace::gain_force_max_gains_b0 */
#ifndef __GAIN_FORCE_MAX_GAINS_B0_MACRO__
#define __GAIN_FORCE_MAX_GAINS_B0_MACRO__

/* macros for field rf_gain_f_0 */
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__SHIFT                           0
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__WIDTH                           8
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__MASK                  0x000000ffU
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define GAIN_FORCE_MAX_GAINS_B0__RF_GAIN_F_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field mb_gain_f_0 */
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__SHIFT                           8
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__WIDTH                           8
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__MASK                  0x0000ff00U
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define GAIN_FORCE_MAX_GAINS_B0__MB_GAIN_F_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field xatten1_sw_f_0 */
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__SHIFT                       16
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__WIDTH                        1
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__MASK               0x00010000U
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_SW_F_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field xatten2_sw_f_0 */
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__SHIFT                       17
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__WIDTH                        1
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__MASK               0x00020000U
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_SW_F_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field xatten1_hyst_margin_0 */
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__SHIFT                18
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__WIDTH                 7
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__MASK        0x01fc0000U
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fc0000U) >> 18)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x01fc0000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x01fc0000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN1_HYST_MARGIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x01fc0000U)))

/* macros for field xatten2_hyst_margin_0 */
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__SHIFT                25
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__WIDTH                 7
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__MASK        0xfe000000U
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfe000000U) >> 25)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0xfe000000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfe000000U) | (((uint32_t)(src) <<\
                    25) & 0xfe000000U)
#define GAIN_FORCE_MAX_GAINS_B0__XATTEN2_HYST_MARGIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0xfe000000U)))
#define GAIN_FORCE_MAX_GAINS_B0__TYPE                                  uint32_t
#define GAIN_FORCE_MAX_GAINS_B0__READ                               0xffffffffU
#define GAIN_FORCE_MAX_GAINS_B0__WRITE                              0xffffffffU

#endif /* __GAIN_FORCE_MAX_GAINS_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_gain_force_max_gains_b0 */
#define INST_BB_AGC_REG_MAP__BB_GAIN_FORCE_MAX_GAINS_B0__NUM                  1

/* macros for BlueprintGlobalNameSpace::gains_min_offsets */
#ifndef __GAINS_MIN_OFFSETS_MACRO__
#define __GAINS_MIN_OFFSETS_MACRO__

/* macros for field offsetC1 */
#define GAINS_MIN_OFFSETS__OFFSETC1__SHIFT                                    0
#define GAINS_MIN_OFFSETS__OFFSETC1__WIDTH                                    7
#define GAINS_MIN_OFFSETS__OFFSETC1__MASK                           0x0000007fU
#define GAINS_MIN_OFFSETS__OFFSETC1__READ(src)    (uint32_t)(src) & 0x0000007fU
#define GAINS_MIN_OFFSETS__OFFSETC1__WRITE(src) ((uint32_t)(src) & 0x0000007fU)
#define GAINS_MIN_OFFSETS__OFFSETC1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define GAINS_MIN_OFFSETS__OFFSETC1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field offsetC2 */
#define GAINS_MIN_OFFSETS__OFFSETC2__SHIFT                                    7
#define GAINS_MIN_OFFSETS__OFFSETC2__WIDTH                                    5
#define GAINS_MIN_OFFSETS__OFFSETC2__MASK                           0x00000f80U
#define GAINS_MIN_OFFSETS__OFFSETC2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f80U) >> 7)
#define GAINS_MIN_OFFSETS__OFFSETC2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000f80U)
#define GAINS_MIN_OFFSETS__OFFSETC2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f80U) | (((uint32_t)(src) <<\
                    7) & 0x00000f80U)
#define GAINS_MIN_OFFSETS__OFFSETC2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000f80U)))

/* macros for field offsetC3 */
#define GAINS_MIN_OFFSETS__OFFSETC3__SHIFT                                   12
#define GAINS_MIN_OFFSETS__OFFSETC3__WIDTH                                    5
#define GAINS_MIN_OFFSETS__OFFSETC3__MASK                           0x0001f000U
#define GAINS_MIN_OFFSETS__OFFSETC3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define GAINS_MIN_OFFSETS__OFFSETC3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define GAINS_MIN_OFFSETS__OFFSETC3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define GAINS_MIN_OFFSETS__OFFSETC3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field gain_force */
#define GAINS_MIN_OFFSETS__GAIN_FORCE__SHIFT                                 17
#define GAINS_MIN_OFFSETS__GAIN_FORCE__WIDTH                                  1
#define GAINS_MIN_OFFSETS__GAIN_FORCE__MASK                         0x00020000U
#define GAINS_MIN_OFFSETS__GAIN_FORCE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define GAINS_MIN_OFFSETS__GAIN_FORCE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define GAINS_MIN_OFFSETS__GAIN_FORCE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define GAINS_MIN_OFFSETS__GAIN_FORCE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define GAINS_MIN_OFFSETS__GAIN_FORCE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define GAINS_MIN_OFFSETS__GAIN_FORCE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field cf_agc_hist_enable */
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__SHIFT                         18
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__WIDTH                          1
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__MASK                 0x00040000U
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field cf_agc_hist_gc */
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__SHIFT                             19
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__WIDTH                              1
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__MASK                     0x00080000U
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_GC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field cf_agc_hist_voting */
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__SHIFT                         20
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__WIDTH                          1
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__MASK                 0x00100000U
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_VOTING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field cf_agc_hist_phy_err */
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__SHIFT                        21
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__WIDTH                         1
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__MASK                0x00200000U
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define GAINS_MIN_OFFSETS__CF_AGC_HIST_PHY_ERR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field enable_srch_start_gain */
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__SHIFT                     22
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__WIDTH                      1
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__MASK             0x00400000U
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define GAINS_MIN_OFFSETS__ENABLE_SRCH_START_GAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field use_fixed_gain */
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__SHIFT                             23
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__WIDTH                              1
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__MASK                     0x00800000U
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define GAINS_MIN_OFFSETS__USE_FIXED_GAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field enable_ant_fast_gc_ctrl */
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__SHIFT                    24
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__WIDTH                     1
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__MASK            0x01000000U
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define GAINS_MIN_OFFSETS__ENABLE_ANT_FAST_GC_CTRL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)
#define GAINS_MIN_OFFSETS__TYPE                                        uint32_t
#define GAINS_MIN_OFFSETS__READ                                     0x01ffffffU
#define GAINS_MIN_OFFSETS__WRITE                                    0x01ffffffU

#endif /* __GAINS_MIN_OFFSETS_MACRO__ */


/* macros for bb_agc_reg_map.BB_gains_min_offsets */
#define INST_BB_AGC_REG_MAP__BB_GAINS_MIN_OFFSETS__NUM                        1

/* macros for BlueprintGlobalNameSpace::desired_sigsize */
#ifndef __DESIRED_SIGSIZE_MACRO__
#define __DESIRED_SIGSIZE_MACRO__

/* macros for field adc_desired_size */
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__SHIFT                              0
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__WIDTH                              8
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__MASK                     0x000000ffU
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define DESIRED_SIGSIZE__ADC_DESIRED_SIZE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field total_desired */
#define DESIRED_SIGSIZE__TOTAL_DESIRED__SHIFT                                20
#define DESIRED_SIGSIZE__TOTAL_DESIRED__WIDTH                                 8
#define DESIRED_SIGSIZE__TOTAL_DESIRED__MASK                        0x0ff00000U
#define DESIRED_SIGSIZE__TOTAL_DESIRED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0ff00000U) >> 20)
#define DESIRED_SIGSIZE__TOTAL_DESIRED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x0ff00000U)
#define DESIRED_SIGSIZE__TOTAL_DESIRED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x0ff00000U)
#define DESIRED_SIGSIZE__TOTAL_DESIRED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x0ff00000U)))

/* macros for field init_gc_count_max */
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__SHIFT                            28
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__WIDTH                             2
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__MASK                    0x30000000U
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define DESIRED_SIGSIZE__INIT_GC_COUNT_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field reduce_init_gc_count */
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__SHIFT                         30
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__WIDTH                          1
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__MASK                 0x40000000U
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define DESIRED_SIGSIZE__REDUCE_INIT_GC_COUNT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field ena_init_gain */
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__SHIFT                                31
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__WIDTH                                 1
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__MASK                        0x80000000U
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define DESIRED_SIGSIZE__ENA_INIT_GAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define DESIRED_SIGSIZE__TYPE                                          uint32_t
#define DESIRED_SIGSIZE__READ                                       0xfff000ffU
#define DESIRED_SIGSIZE__WRITE                                      0xfff000ffU

#endif /* __DESIRED_SIGSIZE_MACRO__ */


/* macros for bb_agc_reg_map.BB_desired_sigsize */
#define INST_BB_AGC_REG_MAP__BB_DESIRED_SIGSIZE__NUM                          1

/* macros for BlueprintGlobalNameSpace::find_signal */
#ifndef __FIND_SIGNAL_MACRO__
#define __FIND_SIGNAL_MACRO__

/* macros for field relstep */
#define FIND_SIGNAL__RELSTEP__SHIFT                                           0
#define FIND_SIGNAL__RELSTEP__WIDTH                                           6
#define FIND_SIGNAL__RELSTEP__MASK                                  0x0000003fU
#define FIND_SIGNAL__RELSTEP__READ(src)           (uint32_t)(src) & 0x0000003fU
#define FIND_SIGNAL__RELSTEP__WRITE(src)        ((uint32_t)(src) & 0x0000003fU)
#define FIND_SIGNAL__RELSTEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define FIND_SIGNAL__RELSTEP__VERIFY(src) (!(((uint32_t)(src) & ~0x0000003fU)))

/* macros for field relpwr */
#define FIND_SIGNAL__RELPWR__SHIFT                                            6
#define FIND_SIGNAL__RELPWR__WIDTH                                            6
#define FIND_SIGNAL__RELPWR__MASK                                   0x00000fc0U
#define FIND_SIGNAL__RELPWR__READ(src)   (((uint32_t)(src) & 0x00000fc0U) >> 6)
#define FIND_SIGNAL__RELPWR__WRITE(src)  (((uint32_t)(src) << 6) & 0x00000fc0U)
#define FIND_SIGNAL__RELPWR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define FIND_SIGNAL__RELPWR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field firstep */
#define FIND_SIGNAL__FIRSTEP__SHIFT                                          12
#define FIND_SIGNAL__FIRSTEP__WIDTH                                           6
#define FIND_SIGNAL__FIRSTEP__MASK                                  0x0003f000U
#define FIND_SIGNAL__FIRSTEP__READ(src) (((uint32_t)(src) & 0x0003f000U) >> 12)
#define FIND_SIGNAL__FIRSTEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define FIND_SIGNAL__FIRSTEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define FIND_SIGNAL__FIRSTEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field firpwr */
#define FIND_SIGNAL__FIRPWR__SHIFT                                           18
#define FIND_SIGNAL__FIRPWR__WIDTH                                            8
#define FIND_SIGNAL__FIRPWR__MASK                                   0x03fc0000U
#define FIND_SIGNAL__FIRPWR__READ(src)  (((uint32_t)(src) & 0x03fc0000U) >> 18)
#define FIND_SIGNAL__FIRPWR__WRITE(src) (((uint32_t)(src) << 18) & 0x03fc0000U)
#define FIND_SIGNAL__FIRPWR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define FIND_SIGNAL__FIRPWR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))

/* macros for field m1count_max */
#define FIND_SIGNAL__M1COUNT_MAX__SHIFT                                      26
#define FIND_SIGNAL__M1COUNT_MAX__WIDTH                                       6
#define FIND_SIGNAL__M1COUNT_MAX__MASK                              0xfc000000U
#define FIND_SIGNAL__M1COUNT_MAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define FIND_SIGNAL__M1COUNT_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0xfc000000U)
#define FIND_SIGNAL__M1COUNT_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfc000000U) | (((uint32_t)(src) <<\
                    26) & 0xfc000000U)
#define FIND_SIGNAL__M1COUNT_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0xfc000000U)))
#define FIND_SIGNAL__TYPE                                              uint32_t
#define FIND_SIGNAL__READ                                           0xffffffffU
#define FIND_SIGNAL__WRITE                                          0xffffffffU

#endif /* __FIND_SIGNAL_MACRO__ */


/* macros for bb_agc_reg_map.BB_find_signal */
#define INST_BB_AGC_REG_MAP__BB_FIND_SIGNAL__NUM                              1

/* macros for BlueprintGlobalNameSpace::agc */
#ifndef __AGC_MACRO__
#define __AGC_MACRO__

/* macros for field coarsepwr_const */
#define AGC__COARSEPWR_CONST__SHIFT                                           0
#define AGC__COARSEPWR_CONST__WIDTH                                           7
#define AGC__COARSEPWR_CONST__MASK                                  0x0000007fU
#define AGC__COARSEPWR_CONST__READ(src)           (uint32_t)(src) & 0x0000007fU
#define AGC__COARSEPWR_CONST__WRITE(src)        ((uint32_t)(src) & 0x0000007fU)
#define AGC__COARSEPWR_CONST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define AGC__COARSEPWR_CONST__VERIFY(src) (!(((uint32_t)(src) & ~0x0000007fU)))

/* macros for field coarse_low */
#define AGC__COARSE_LOW__SHIFT                                                7
#define AGC__COARSE_LOW__WIDTH                                                8
#define AGC__COARSE_LOW__MASK                                       0x00007f80U
#define AGC__COARSE_LOW__READ(src)       (((uint32_t)(src) & 0x00007f80U) >> 7)
#define AGC__COARSE_LOW__WRITE(src)      (((uint32_t)(src) << 7) & 0x00007f80U)
#define AGC__COARSE_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f80U) | (((uint32_t)(src) <<\
                    7) & 0x00007f80U)
#define AGC__COARSE_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00007f80U)))

/* macros for field coarse_high */
#define AGC__COARSE_HIGH__SHIFT                                              15
#define AGC__COARSE_HIGH__WIDTH                                               7
#define AGC__COARSE_HIGH__MASK                                      0x003f8000U
#define AGC__COARSE_HIGH__READ(src)     (((uint32_t)(src) & 0x003f8000U) >> 15)
#define AGC__COARSE_HIGH__WRITE(src)    (((uint32_t)(src) << 15) & 0x003f8000U)
#define AGC__COARSE_HIGH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f8000U) | (((uint32_t)(src) <<\
                    15) & 0x003f8000U)
#define AGC__COARSE_HIGH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x003f8000U)))

/* macros for field quick_drop */
#define AGC__QUICK_DROP__SHIFT                                               22
#define AGC__QUICK_DROP__WIDTH                                                8
#define AGC__QUICK_DROP__MASK                                       0x3fc00000U
#define AGC__QUICK_DROP__READ(src)      (((uint32_t)(src) & 0x3fc00000U) >> 22)
#define AGC__QUICK_DROP__WRITE(src)     (((uint32_t)(src) << 22) & 0x3fc00000U)
#define AGC__QUICK_DROP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x3fc00000U)
#define AGC__QUICK_DROP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x3fc00000U)))

/* macros for field rssi_out_select */
#define AGC__RSSI_OUT_SELECT__SHIFT                                          30
#define AGC__RSSI_OUT_SELECT__WIDTH                                           2
#define AGC__RSSI_OUT_SELECT__MASK                                  0xc0000000U
#define AGC__RSSI_OUT_SELECT__READ(src) (((uint32_t)(src) & 0xc0000000U) >> 30)
#define AGC__RSSI_OUT_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define AGC__RSSI_OUT_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define AGC__RSSI_OUT_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define AGC__TYPE                                                      uint32_t
#define AGC__READ                                                   0xffffffffU
#define AGC__WRITE                                                  0xffffffffU

#endif /* __AGC_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc */
#define INST_BB_AGC_REG_MAP__BB_AGC__NUM                                      1

/* macros for BlueprintGlobalNameSpace::ext_atten_switch_ctl_b0 */
#ifndef __EXT_ATTEN_SWITCH_CTL_B0_MACRO__
#define __EXT_ATTEN_SWITCH_CTL_B0_MACRO__

/* macros for field xatten1_db_0 */
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__SHIFT                          0
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__WIDTH                          6
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__MASK                 0x0000003fU
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_DB_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field xatten2_db_0 */
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__SHIFT                          6
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__WIDTH                          6
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__MASK                 0x00000fc0U
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_DB_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field xatten1_margin_0 */
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__SHIFT                     12
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__WIDTH                      5
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__MASK             0x0001f000U
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN1_MARGIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field xatten2_margin_0 */
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__SHIFT                     17
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__WIDTH                      5
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__MASK             0x003e0000U
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x003e0000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003e0000U) | (((uint32_t)(src) <<\
                    17) & 0x003e0000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XATTEN2_MARGIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x003e0000U)))

/* macros for field xlna_gain_db_0 */
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__SHIFT                       22
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__WIDTH                        5
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__MASK               0x07c00000U
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07c00000U) >> 22)
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x07c00000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07c00000U) | (((uint32_t)(src) <<\
                    22) & 0x07c00000U)
#define EXT_ATTEN_SWITCH_CTL_B0__XLNA_GAIN_DB_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x07c00000U)))
#define EXT_ATTEN_SWITCH_CTL_B0__TYPE                                  uint32_t
#define EXT_ATTEN_SWITCH_CTL_B0__READ                               0x07ffffffU
#define EXT_ATTEN_SWITCH_CTL_B0__WRITE                              0x07ffffffU

#endif /* __EXT_ATTEN_SWITCH_CTL_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_ext_atten_switch_ctl_b0 */
#define INST_BB_AGC_REG_MAP__BB_EXT_ATTEN_SWITCH_CTL_B0__NUM                  1

/* macros for BlueprintGlobalNameSpace::cca_b0 */
#ifndef __CCA_B0_MACRO__
#define __CCA_B0_MACRO__

/* macros for field cf_maxCCApwr_0 */
#define CCA_B0__CF_MAXCCAPWR_0__SHIFT                                         0
#define CCA_B0__CF_MAXCCAPWR_0__WIDTH                                         9
#define CCA_B0__CF_MAXCCAPWR_0__MASK                                0x000001ffU
#define CCA_B0__CF_MAXCCAPWR_0__READ(src)         (uint32_t)(src) & 0x000001ffU
#define CCA_B0__CF_MAXCCAPWR_0__WRITE(src)      ((uint32_t)(src) & 0x000001ffU)
#define CCA_B0__CF_MAXCCAPWR_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define CCA_B0__CF_MAXCCAPWR_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field cf_cca_count_maxC */
#define CCA_B0__CF_CCA_COUNT_MAXC__SHIFT                                      9
#define CCA_B0__CF_CCA_COUNT_MAXC__WIDTH                                      3
#define CCA_B0__CF_CCA_COUNT_MAXC__MASK                             0x00000e00U
#define CCA_B0__CF_CCA_COUNT_MAXC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)
#define CCA_B0__CF_CCA_COUNT_MAXC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000e00U)
#define CCA_B0__CF_CCA_COUNT_MAXC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000e00U) | (((uint32_t)(src) <<\
                    9) & 0x00000e00U)
#define CCA_B0__CF_CCA_COUNT_MAXC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000e00U)))

/* macros for field thr_cca */
#define CCA_B0__THR_CCA__SHIFT                                               12
#define CCA_B0__THR_CCA__WIDTH                                                8
#define CCA_B0__THR_CCA__MASK                                       0x000ff000U
#define CCA_B0__THR_CCA__READ(src)      (((uint32_t)(src) & 0x000ff000U) >> 12)
#define CCA_B0__THR_CCA__WRITE(src)     (((uint32_t)(src) << 12) & 0x000ff000U)
#define CCA_B0__THR_CCA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ff000U) | (((uint32_t)(src) <<\
                    12) & 0x000ff000U)
#define CCA_B0__THR_CCA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x000ff000U)))

/* macros for field minCCApwr_0 */
#define CCA_B0__MINCCAPWR_0__SHIFT                                           20
#define CCA_B0__MINCCAPWR_0__WIDTH                                            9
#define CCA_B0__MINCCAPWR_0__MASK                                   0x1ff00000U
#define CCA_B0__MINCCAPWR_0__READ(src)  (((uint32_t)(src) & 0x1ff00000U) >> 20)
#define CCA_B0__TYPE                                                   uint32_t
#define CCA_B0__READ                                                0x1fffffffU
#define CCA_B0__WRITE                                               0x1fffffffU

#endif /* __CCA_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_cca_b0 */
#define INST_BB_AGC_REG_MAP__BB_CCA_B0__NUM                                   1

/* macros for BlueprintGlobalNameSpace::cca_ctrl_2_b0 */
#ifndef __CCA_CTRL_2_B0_MACRO__
#define __CCA_CTRL_2_B0_MACRO__

/* macros for field minCCApwr_thr_0 */
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__SHIFT                                 0
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__WIDTH                                 9
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__MASK                        0x000001ffU
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__READ(src) (uint32_t)(src) & 0x000001ffU
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define CCA_CTRL_2_B0__MINCCAPWR_THR_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field enable_minCCApwr_thr */
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__SHIFT                            9
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__WIDTH                            1
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__MASK                   0x00000200U
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define CCA_CTRL_2_B0__ENABLE_MINCCAPWR_THR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field NF_gain_comp_0 */
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__SHIFT                                 10
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__WIDTH                                  8
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__MASK                         0x0003fc00U
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define CCA_CTRL_2_B0__NF_GAIN_COMP_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))

/* macros for field thr_cca_mode */
#define CCA_CTRL_2_B0__THR_CCA_MODE__SHIFT                                   18
#define CCA_CTRL_2_B0__THR_CCA_MODE__WIDTH                                    1
#define CCA_CTRL_2_B0__THR_CCA_MODE__MASK                           0x00040000U
#define CCA_CTRL_2_B0__THR_CCA_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define CCA_CTRL_2_B0__THR_CCA_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define CCA_CTRL_2_B0__THR_CCA_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define CCA_CTRL_2_B0__THR_CCA_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define CCA_CTRL_2_B0__THR_CCA_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define CCA_CTRL_2_B0__THR_CCA_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field cca_avg_ena */
#define CCA_CTRL_2_B0__CCA_AVG_ENA__SHIFT                                    19
#define CCA_CTRL_2_B0__CCA_AVG_ENA__WIDTH                                     1
#define CCA_CTRL_2_B0__CCA_AVG_ENA__MASK                            0x00080000U
#define CCA_CTRL_2_B0__CCA_AVG_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define CCA_CTRL_2_B0__CCA_AVG_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define CCA_CTRL_2_B0__CCA_AVG_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define CCA_CTRL_2_B0__CCA_AVG_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define CCA_CTRL_2_B0__CCA_AVG_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define CCA_CTRL_2_B0__CCA_AVG_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field minCCA_firpwr_thr */
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__SHIFT                              20
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__WIDTH                               8
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__MASK                      0x0ff00000U
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0ff00000U) >> 20)
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x0ff00000U)
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x0ff00000U)
#define CCA_CTRL_2_B0__MINCCA_FIRPWR_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x0ff00000U)))
#define CCA_CTRL_2_B0__TYPE                                            uint32_t
#define CCA_CTRL_2_B0__READ                                         0x0fffffffU
#define CCA_CTRL_2_B0__WRITE                                        0x0fffffffU

#endif /* __CCA_CTRL_2_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_cca_ctrl_2_b0 */
#define INST_BB_AGC_REG_MAP__BB_CCA_CTRL_2_B0__NUM                            1

/* macros for BlueprintGlobalNameSpace::restart */
#ifndef __RESTART_MACRO__
#define __RESTART_MACRO__

/* macros for field enable_restart */
#define RESTART__ENABLE_RESTART__SHIFT                                        0
#define RESTART__ENABLE_RESTART__WIDTH                                        1
#define RESTART__ENABLE_RESTART__MASK                               0x00000001U
#define RESTART__ENABLE_RESTART__READ(src)        (uint32_t)(src) & 0x00000001U
#define RESTART__ENABLE_RESTART__WRITE(src)     ((uint32_t)(src) & 0x00000001U)
#define RESTART__ENABLE_RESTART__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RESTART__ENABLE_RESTART__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RESTART__ENABLE_RESTART__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RESTART__ENABLE_RESTART__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field restart_lgfirpwr_delta */
#define RESTART__RESTART_LGFIRPWR_DELTA__SHIFT                                1
#define RESTART__RESTART_LGFIRPWR_DELTA__WIDTH                                5
#define RESTART__RESTART_LGFIRPWR_DELTA__MASK                       0x0000003eU
#define RESTART__RESTART_LGFIRPWR_DELTA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)
#define RESTART__RESTART_LGFIRPWR_DELTA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000003eU)
#define RESTART__RESTART_LGFIRPWR_DELTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003eU) | (((uint32_t)(src) <<\
                    1) & 0x0000003eU)
#define RESTART__RESTART_LGFIRPWR_DELTA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000003eU)))

/* macros for field enable_pwr_drop_err */
#define RESTART__ENABLE_PWR_DROP_ERR__SHIFT                                   6
#define RESTART__ENABLE_PWR_DROP_ERR__WIDTH                                   1
#define RESTART__ENABLE_PWR_DROP_ERR__MASK                          0x00000040U
#define RESTART__ENABLE_PWR_DROP_ERR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define RESTART__ENABLE_PWR_DROP_ERR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define RESTART__ENABLE_PWR_DROP_ERR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define RESTART__ENABLE_PWR_DROP_ERR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define RESTART__ENABLE_PWR_DROP_ERR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define RESTART__ENABLE_PWR_DROP_ERR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field pwrdrop_lgfirpwr_delta */
#define RESTART__PWRDROP_LGFIRPWR_DELTA__SHIFT                                7
#define RESTART__PWRDROP_LGFIRPWR_DELTA__WIDTH                                5
#define RESTART__PWRDROP_LGFIRPWR_DELTA__MASK                       0x00000f80U
#define RESTART__PWRDROP_LGFIRPWR_DELTA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f80U) >> 7)
#define RESTART__PWRDROP_LGFIRPWR_DELTA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000f80U)
#define RESTART__PWRDROP_LGFIRPWR_DELTA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f80U) | (((uint32_t)(src) <<\
                    7) & 0x00000f80U)
#define RESTART__PWRDROP_LGFIRPWR_DELTA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000f80U)))

/* macros for field ofdm_cck_rssi_bias */
#define RESTART__OFDM_CCK_RSSI_BIAS__SHIFT                                   12
#define RESTART__OFDM_CCK_RSSI_BIAS__WIDTH                                    6
#define RESTART__OFDM_CCK_RSSI_BIAS__MASK                           0x0003f000U
#define RESTART__OFDM_CCK_RSSI_BIAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define RESTART__OFDM_CCK_RSSI_BIAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define RESTART__OFDM_CCK_RSSI_BIAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define RESTART__OFDM_CCK_RSSI_BIAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field ant_fast_div_gc_limit */
#define RESTART__ANT_FAST_DIV_GC_LIMIT__SHIFT                                18
#define RESTART__ANT_FAST_DIV_GC_LIMIT__WIDTH                                 3
#define RESTART__ANT_FAST_DIV_GC_LIMIT__MASK                        0x001c0000U
#define RESTART__ANT_FAST_DIV_GC_LIMIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001c0000U) >> 18)
#define RESTART__ANT_FAST_DIV_GC_LIMIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x001c0000U)
#define RESTART__ANT_FAST_DIV_GC_LIMIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001c0000U) | (((uint32_t)(src) <<\
                    18) & 0x001c0000U)
#define RESTART__ANT_FAST_DIV_GC_LIMIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x001c0000U)))

/* macros for field enable_ant_fast_div_m2flag */
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__SHIFT                           21
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__WIDTH                            1
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__MASK                   0x00200000U
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define RESTART__ENABLE_ANT_FAST_DIV_M2FLAG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field weak_rssi_vote_thr */
#define RESTART__WEAK_RSSI_VOTE_THR__SHIFT                                   22
#define RESTART__WEAK_RSSI_VOTE_THR__WIDTH                                    7
#define RESTART__WEAK_RSSI_VOTE_THR__MASK                           0x1fc00000U
#define RESTART__WEAK_RSSI_VOTE_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1fc00000U) >> 22)
#define RESTART__WEAK_RSSI_VOTE_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x1fc00000U)
#define RESTART__WEAK_RSSI_VOTE_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x1fc00000U)
#define RESTART__WEAK_RSSI_VOTE_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x1fc00000U)))

/* macros for field enable_pwr_drop_err_cck */
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__SHIFT                              29
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__WIDTH                               1
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__MASK                      0x20000000U
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define RESTART__ENABLE_PWR_DROP_ERR_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field dfs_restart_ena */
#define RESTART__DFS_RESTART_ENA__SHIFT                                      30
#define RESTART__DFS_RESTART_ENA__WIDTH                                       1
#define RESTART__DFS_RESTART_ENA__MASK                              0x40000000U
#define RESTART__DFS_RESTART_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define RESTART__DFS_RESTART_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define RESTART__DFS_RESTART_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define RESTART__DFS_RESTART_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define RESTART__DFS_RESTART_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define RESTART__DFS_RESTART_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field dfs_restart_mode */
#define RESTART__DFS_RESTART_MODE__SHIFT                                     31
#define RESTART__DFS_RESTART_MODE__WIDTH                                      1
#define RESTART__DFS_RESTART_MODE__MASK                             0x80000000U
#define RESTART__DFS_RESTART_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define RESTART__DFS_RESTART_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define RESTART__DFS_RESTART_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define RESTART__DFS_RESTART_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define RESTART__DFS_RESTART_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define RESTART__DFS_RESTART_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define RESTART__TYPE                                                  uint32_t
#define RESTART__READ                                               0xffffffffU
#define RESTART__WRITE                                              0xffffffffU

#endif /* __RESTART_MACRO__ */


/* macros for bb_agc_reg_map.BB_restart */
#define INST_BB_AGC_REG_MAP__BB_RESTART__NUM                                  1

/* macros for BlueprintGlobalNameSpace::multichain_gain_ctrl */
#ifndef __MULTICHAIN_GAIN_CTRL_MACRO__
#define __MULTICHAIN_GAIN_CTRL_MACRO__

/* macros for field quickdrop_low */
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__SHIFT                            0
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__WIDTH                            8
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__MASK                   0x000000ffU
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define MULTICHAIN_GAIN_CTRL__QUICKDROP_LOW__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field enable_check_strong_ant */
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__SHIFT                  8
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__WIDTH                  1
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__MASK         0x00000100U
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define MULTICHAIN_GAIN_CTRL__ENABLE_CHECK_STRONG_ANT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ant_fast_div_bias */
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__SHIFT                        9
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__WIDTH                        6
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__MASK               0x00007e00U
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007e00U) >> 9)
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00007e00U)
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007e00U) | (((uint32_t)(src) <<\
                    9) & 0x00007e00U)
#define MULTICHAIN_GAIN_CTRL__ANT_FAST_DIV_BIAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00007e00U)))

/* macros for field cap_gain_ratio_SNR */
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__SHIFT                      15
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__WIDTH                       6
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__MASK              0x001f8000U
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f8000U) >> 15)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x001f8000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f8000U) | (((uint32_t)(src) <<\
                    15) & 0x001f8000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_SNR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x001f8000U)))

/* macros for field cap_gain_ratio_ena */
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__SHIFT                      21
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__WIDTH                       1
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__MASK              0x00200000U
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field cap_gain_ratio_mode */
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__SHIFT                     22
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__WIDTH                      1
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__MASK             0x00400000U
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define MULTICHAIN_GAIN_CTRL__CAP_GAIN_RATIO_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field enable_ant_sw_rx_prot */
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__SHIFT                   23
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__WIDTH                    1
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__MASK           0x00800000U
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_SW_RX_PROT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field enable_ant_div_lnadiv */
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__SHIFT                   24
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__WIDTH                    1
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__MASK           0x01000000U
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define MULTICHAIN_GAIN_CTRL__ENABLE_ANT_DIV_LNADIV__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field ant_div_alt_lnaconf */
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__SHIFT                     25
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__WIDTH                      2
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__MASK             0x06000000U
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x06000000U) >> 25)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x06000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x06000000U) | (((uint32_t)(src) <<\
                    25) & 0x06000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_LNACONF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x06000000U)))

/* macros for field ant_div_main_lnaconf */
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__SHIFT                    27
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__WIDTH                     2
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__MASK            0x18000000U
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x18000000U) >> 27)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x18000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x18000000U) | (((uint32_t)(src) <<\
                    27) & 0x18000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_LNACONF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x18000000U)))

/* macros for field ant_div_alt_gaintb */
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__SHIFT                      29
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__WIDTH                       1
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__MASK              0x20000000U
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_ALT_GAINTB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field ant_div_main_gaintb */
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__SHIFT                     30
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__WIDTH                      1
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__MASK             0x40000000U
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_MAIN_GAINTB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field ant_div_sw_com_lock */
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__SHIFT                     31
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__WIDTH                      1
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__MASK             0x80000000U
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define MULTICHAIN_GAIN_CTRL__ANT_DIV_SW_COM_LOCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define MULTICHAIN_GAIN_CTRL__TYPE                                     uint32_t
#define MULTICHAIN_GAIN_CTRL__READ                                  0xffffffffU
#define MULTICHAIN_GAIN_CTRL__WRITE                                 0xffffffffU

#endif /* __MULTICHAIN_GAIN_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_multichain_gain_ctrl */
#define INST_BB_AGC_REG_MAP__BB_MULTICHAIN_GAIN_CTRL__NUM                     1

/* macros for BlueprintGlobalNameSpace::ext_chan_pwr_thr_1 */
#ifndef __EXT_CHAN_PWR_THR_1_MACRO__
#define __EXT_CHAN_PWR_THR_1_MACRO__

/* macros for field thr_cca_ext40 */
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__SHIFT                              0
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__WIDTH                              8
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__MASK                     0x000000ffU
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define EXT_CHAN_PWR_THR_1__THR_CCA_EXT40__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field ant_div_alt_ant_minGainIdx */
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__SHIFT                 8
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__WIDTH                 8
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__MASK        0x0000ff00U
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_MINGAINIDX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field ant_div_alt_ant_deltaGainIdx */
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__SHIFT              16
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__WIDTH               5
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__MASK      0x001f0000U
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTAGAINIDX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field ant_div_alt_ant_deltaNF */
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__SHIFT                   21
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__WIDTH                    6
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__MASK           0x07e00000U
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07e00000U) >> 21)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x07e00000U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07e00000U) | (((uint32_t)(src) <<\
                    21) & 0x07e00000U)
#define EXT_CHAN_PWR_THR_1__ANT_DIV_ALT_ANT_DELTANF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x07e00000U)))
#define EXT_CHAN_PWR_THR_1__TYPE                                       uint32_t
#define EXT_CHAN_PWR_THR_1__READ                                    0x07ffffffU
#define EXT_CHAN_PWR_THR_1__WRITE                                   0x07ffffffU

#endif /* __EXT_CHAN_PWR_THR_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_ext_chan_pwr_thr_1 */
#define INST_BB_AGC_REG_MAP__BB_EXT_CHAN_PWR_THR_1__NUM                       1

/* macros for BlueprintGlobalNameSpace::ext_bw_pwr_thr */
#ifndef __EXT_BW_PWR_THR_MACRO__
#define __EXT_BW_PWR_THR_MACRO__

/* macros for field bw_det_min_rssi_db */
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__SHIFT                             0
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__WIDTH                             6
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__MASK                    0x0000003fU
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define EXT_BW_PWR_THR__BW_DET_MIN_RSSI_DB__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field bw_det_ext20_max_delta_db */
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__SHIFT                      6
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__WIDTH                      6
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__MASK             0x00000fc0U
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define EXT_BW_PWR_THR__BW_DET_EXT20_MAX_DELTA_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field bw_det_ext40_max_delta_db */
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__SHIFT                     12
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__WIDTH                      6
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__MASK             0x0003f000U
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define EXT_BW_PWR_THR__BW_DET_EXT40_MAX_DELTA_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field minCCA_relpwr_thr */
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__SHIFT                             18
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__WIDTH                              8
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__MASK                     0x03fc0000U
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fc0000U) >> 18)
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x03fc0000U)
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x03fc0000U)
#define EXT_BW_PWR_THR__MINCCA_RELPWR_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x03fc0000U)))
#define EXT_BW_PWR_THR__TYPE                                           uint32_t
#define EXT_BW_PWR_THR__READ                                        0x03ffffffU
#define EXT_BW_PWR_THR__WRITE                                       0x03ffffffU

#endif /* __EXT_BW_PWR_THR_MACRO__ */


/* macros for bb_agc_reg_map.BB_ext_bw_pwr_thr */
#define INST_BB_AGC_REG_MAP__BB_EXT_BW_PWR_THR__NUM                           1

/* macros for BlueprintGlobalNameSpace::rifs_srch */
#ifndef __RIFS_SRCH_MACRO__
#define __RIFS_SRCH_MACRO__

/* macros for field init_gain_dB_offset */
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__SHIFT                                 8
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__WIDTH                                 8
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__MASK                        0x0000ff00U
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define RIFS_SRCH__INIT_GAIN_DB_OFFSET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field rifs_init_delay */
#define RIFS_SRCH__RIFS_INIT_DELAY__SHIFT                                    16
#define RIFS_SRCH__RIFS_INIT_DELAY__WIDTH                                    10
#define RIFS_SRCH__RIFS_INIT_DELAY__MASK                            0x03ff0000U
#define RIFS_SRCH__RIFS_INIT_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03ff0000U) >> 16)
#define RIFS_SRCH__RIFS_INIT_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x03ff0000U)
#define RIFS_SRCH__RIFS_INIT_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x03ff0000U)
#define RIFS_SRCH__RIFS_INIT_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x03ff0000U)))

/* macros for field rifs_disable_pwrlow_gc */
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__SHIFT                             26
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__WIDTH                              1
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__MASK                     0x04000000U
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define RIFS_SRCH__RIFS_DISABLE_PWRLOW_GC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field rifs_disable_cck_det */
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__SHIFT                               27
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__WIDTH                                1
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__MASK                       0x08000000U
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define RIFS_SRCH__RIFS_DISABLE_CCK_DET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)
#define RIFS_SRCH__TYPE                                                uint32_t
#define RIFS_SRCH__READ                                             0x0fffff00U
#define RIFS_SRCH__WRITE                                            0x0fffff00U

#endif /* __RIFS_SRCH_MACRO__ */


/* macros for bb_agc_reg_map.BB_rifs_srch */
#define INST_BB_AGC_REG_MAP__BB_RIFS_SRCH__NUM                                1

/* macros for BlueprintGlobalNameSpace::peak_det_ctrl_1 */
#ifndef __PEAK_DET_CTRL_1_MACRO__
#define __PEAK_DET_CTRL_1_MACRO__

/* macros for field use_oc_gain_table */
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__SHIFT                             0
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__WIDTH                             1
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__MASK                    0x00000001U
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PEAK_DET_CTRL_1__USE_OC_GAIN_TABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field use_peak_det */
#define PEAK_DET_CTRL_1__USE_PEAK_DET__SHIFT                                  1
#define PEAK_DET_CTRL_1__USE_PEAK_DET__WIDTH                                  1
#define PEAK_DET_CTRL_1__USE_PEAK_DET__MASK                         0x00000002U
#define PEAK_DET_CTRL_1__USE_PEAK_DET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PEAK_DET_CTRL_1__USE_PEAK_DET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PEAK_DET_CTRL_1__USE_PEAK_DET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PEAK_DET_CTRL_1__USE_PEAK_DET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PEAK_DET_CTRL_1__USE_PEAK_DET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PEAK_DET_CTRL_1__USE_PEAK_DET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field peak_det_win_len */
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__SHIFT                              2
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__WIDTH                              6
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__MASK                     0x000000fcU
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000fcU) >> 2)
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x000000fcU)
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000fcU) | (((uint32_t)(src) <<\
                    2) & 0x000000fcU)
#define PEAK_DET_CTRL_1__PEAK_DET_WIN_LEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x000000fcU)))

/* macros for field peak_det_tally_thr_low_0 */
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__SHIFT                      8
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__WIDTH                      5
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__MASK             0x00001f00U
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f00U) >> 8)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00001f00U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f00U) | (((uint32_t)(src) <<\
                    8) & 0x00001f00U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_LOW_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00001f00U)))

/* macros for field peak_det_tally_thr_med_0 */
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__SHIFT                     13
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__WIDTH                      5
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__MASK             0x0003e000U
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003e000U) >> 13)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0003e000U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003e000U) | (((uint32_t)(src) <<\
                    13) & 0x0003e000U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_MED_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0003e000U)))

/* macros for field peak_det_tally_thr_high_0 */
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__SHIFT                    18
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__WIDTH                     5
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__MASK            0x007c0000U
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007c0000U) >> 18)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x007c0000U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007c0000U) | (((uint32_t)(src) <<\
                    18) & 0x007c0000U)
#define PEAK_DET_CTRL_1__PEAK_DET_TALLY_THR_HIGH_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x007c0000U)))

/* macros for field peak_det_settling */
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__SHIFT                            23
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__WIDTH                             7
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__MASK                    0x3f800000U
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f800000U) >> 23)
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x3f800000U)
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f800000U) | (((uint32_t)(src) <<\
                    23) & 0x3f800000U)
#define PEAK_DET_CTRL_1__PEAK_DET_SETTLING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x3f800000U)))

/* macros for field pwd_pkdet_during_cal */
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__SHIFT                         30
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__WIDTH                          1
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__MASK                 0x40000000U
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field pwd_pkdet_during_rx */
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__SHIFT                          31
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__WIDTH                           1
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__MASK                  0x80000000U
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define PEAK_DET_CTRL_1__PWD_PKDET_DURING_RX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define PEAK_DET_CTRL_1__TYPE                                          uint32_t
#define PEAK_DET_CTRL_1__READ                                       0xffffffffU
#define PEAK_DET_CTRL_1__WRITE                                      0xffffffffU

#endif /* __PEAK_DET_CTRL_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_peak_det_ctrl_1 */
#define INST_BB_AGC_REG_MAP__BB_PEAK_DET_CTRL_1__NUM                          1

/* macros for BlueprintGlobalNameSpace::peak_det_ctrl_2 */
#ifndef __PEAK_DET_CTRL_2_MACRO__
#define __PEAK_DET_CTRL_2_MACRO__

/* macros for field rfsat_2_add_rfgain_del */
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__SHIFT                        0
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__WIDTH                       10
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__MASK               0x000003ffU
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define PEAK_DET_CTRL_2__RFSAT_2_ADD_RFGAIN_DEL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field rf_gain_drop_db_low_0 */
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__SHIFT                        10
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__WIDTH                         5
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__MASK                0x00007c00U
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_LOW_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field rf_gain_drop_db_med_0 */
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__SHIFT                        15
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__WIDTH                         5
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__MASK                0x000f8000U
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f8000U) >> 15)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x000f8000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f8000U) | (((uint32_t)(src) <<\
                    15) & 0x000f8000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_MED_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x000f8000U)))

/* macros for field rf_gain_drop_db_high_0 */
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__SHIFT                       20
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__WIDTH                        5
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__MASK               0x01f00000U
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x01f00000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01f00000U) | (((uint32_t)(src) <<\
                    20) & 0x01f00000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_HIGH_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x01f00000U)))

/* macros for field rf_gain_drop_db_non_0 */
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__SHIFT                        25
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__WIDTH                         5
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__MASK                0x3e000000U
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x3e000000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3e000000U) | (((uint32_t)(src) <<\
                    25) & 0x3e000000U)
#define PEAK_DET_CTRL_2__RF_GAIN_DROP_DB_NON_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x3e000000U)))

/* macros for field enable_rfsat_restart */
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__SHIFT                         30
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__WIDTH                          1
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__MASK                 0x40000000U
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define PEAK_DET_CTRL_2__ENABLE_RFSAT_RESTART__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define PEAK_DET_CTRL_2__TYPE                                          uint32_t
#define PEAK_DET_CTRL_2__READ                                       0x7fffffffU
#define PEAK_DET_CTRL_2__WRITE                                      0x7fffffffU

#endif /* __PEAK_DET_CTRL_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_peak_det_ctrl_2 */
#define INST_BB_AGC_REG_MAP__BB_PEAK_DET_CTRL_2__NUM                          1

/* macros for BlueprintGlobalNameSpace::rx_gain_bounds_1 */
#ifndef __RX_GAIN_BOUNDS_1_MACRO__
#define __RX_GAIN_BOUNDS_1_MACRO__

/* macros for field rx_max_mb_gain */
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__SHIFT                               0
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__WIDTH                               8
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__MASK                      0x000000ffU
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define RX_GAIN_BOUNDS_1__RX_MAX_MB_GAIN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field rx_max_rf_gain_ref */
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__SHIFT                           8
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__WIDTH                           8
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__MASK                  0x0000ff00U
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN_REF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field rx_max_rf_gain */
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__SHIFT                              16
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__WIDTH                               8
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__MASK                      0x00ff0000U
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define RX_GAIN_BOUNDS_1__RX_MAX_RF_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field rx_ocgain_sel_2G */
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__SHIFT                            24
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__WIDTH                             1
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__MASK                    0x01000000U
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_2G__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field rx_ocgain_sel_5G */
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__SHIFT                            25
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__WIDTH                             1
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__MASK                    0x02000000U
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define RX_GAIN_BOUNDS_1__RX_OCGAIN_SEL_5G__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field rf_mb_gain_delta_max_db */
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__SHIFT                     26
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__WIDTH                      6
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__MASK             0xfc000000U
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0xfc000000U)
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfc000000U) | (((uint32_t)(src) <<\
                    26) & 0xfc000000U)
#define RX_GAIN_BOUNDS_1__RF_MB_GAIN_DELTA_MAX_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0xfc000000U)))
#define RX_GAIN_BOUNDS_1__TYPE                                         uint32_t
#define RX_GAIN_BOUNDS_1__READ                                      0xffffffffU
#define RX_GAIN_BOUNDS_1__WRITE                                     0xffffffffU

#endif /* __RX_GAIN_BOUNDS_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_rx_gain_bounds_1 */
#define INST_BB_AGC_REG_MAP__BB_RX_GAIN_BOUNDS_1__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_gain_bounds_2 */
#ifndef __RX_GAIN_BOUNDS_2_MACRO__
#define __RX_GAIN_BOUNDS_2_MACRO__

/* macros for field gc_rssi_low_db */
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__SHIFT                               0
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__WIDTH                               8
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__MASK                      0x000000ffU
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define RX_GAIN_BOUNDS_2__GC_RSSI_LOW_DB__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field rf_gain_ref_base_addr */
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__SHIFT                        8
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__WIDTH                        8
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__MASK               0x0000ff00U
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_REF_BASE_ADDR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field rf_gain_base_addr */
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__SHIFT                           16
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__WIDTH                            8
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__MASK                   0x00ff0000U
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_BASE_ADDR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field rf_gain_div_base_addr */
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__SHIFT                       24
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__WIDTH                        8
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__MASK               0xff000000U
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define RX_GAIN_BOUNDS_2__RF_GAIN_DIV_BASE_ADDR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define RX_GAIN_BOUNDS_2__TYPE                                         uint32_t
#define RX_GAIN_BOUNDS_2__READ                                      0xffffffffU
#define RX_GAIN_BOUNDS_2__WRITE                                     0xffffffffU

#endif /* __RX_GAIN_BOUNDS_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_rx_gain_bounds_2 */
#define INST_BB_AGC_REG_MAP__BB_RX_GAIN_BOUNDS_2__NUM                         1

/* macros for BlueprintGlobalNameSpace::peak_det_cal_ctrl */
#ifndef __PEAK_DET_CAL_CTRL_MACRO__
#define __PEAK_DET_CAL_CTRL_MACRO__

/* macros for field pkdet_cal_win_thr */
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__SHIFT                           0
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__WIDTH                           6
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__MASK                  0x0000003fU
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_WIN_THR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field pkdet_cal_bias */
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__SHIFT                              6
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__WIDTH                              6
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__MASK                     0x00000fc0U
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_BIAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field pkdet_cal_meas_time_sel */
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__SHIFT                    12
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__WIDTH                     2
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__MASK            0x00003000U
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define PEAK_DET_CAL_CTRL__PKDET_CAL_MEAS_TIME_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))
#define PEAK_DET_CAL_CTRL__TYPE                                        uint32_t
#define PEAK_DET_CAL_CTRL__READ                                     0x00003fffU
#define PEAK_DET_CAL_CTRL__WRITE                                    0x00003fffU

#endif /* __PEAK_DET_CAL_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_peak_det_cal_ctrl */
#define INST_BB_AGC_REG_MAP__BB_PEAK_DET_CAL_CTRL__NUM                        1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_ctrl */
#ifndef __AGC_DIG_DC_CTRL_MACRO__
#define __AGC_DIG_DC_CTRL_MACRO__

/* macros for field use_dig_dc */
#define AGC_DIG_DC_CTRL__USE_DIG_DC__SHIFT                                    0
#define AGC_DIG_DC_CTRL__USE_DIG_DC__WIDTH                                    1
#define AGC_DIG_DC_CTRL__USE_DIG_DC__MASK                           0x00000001U
#define AGC_DIG_DC_CTRL__USE_DIG_DC__READ(src)    (uint32_t)(src) & 0x00000001U
#define AGC_DIG_DC_CTRL__USE_DIG_DC__WRITE(src) ((uint32_t)(src) & 0x00000001U)
#define AGC_DIG_DC_CTRL__USE_DIG_DC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define AGC_DIG_DC_CTRL__USE_DIG_DC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define AGC_DIG_DC_CTRL__USE_DIG_DC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define AGC_DIG_DC_CTRL__USE_DIG_DC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field dig_dc_scale_bias */
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__SHIFT                             1
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__WIDTH                             3
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__MASK                    0x0000000eU
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000000eU)
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000eU) | (((uint32_t)(src) <<\
                    1) & 0x0000000eU)
#define AGC_DIG_DC_CTRL__DIG_DC_SCALE_BIAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000000eU)))

/* macros for field dig_dc_correct_cap */
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__SHIFT                            4
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__WIDTH                            6
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__MASK                   0x000003f0U
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003f0U) >> 4)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000003f0U)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003f0U) | (((uint32_t)(src) <<\
                    4) & 0x000003f0U)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000003f0U)))

/* macros for field dig_dc_switch_cck */
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__SHIFT                            10
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__WIDTH                             1
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__MASK                    0x00000400U
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define AGC_DIG_DC_CTRL__DIG_DC_SWITCH_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field dig_dc_correct_cap_msb */
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__SHIFT                       11
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__WIDTH                        4
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__MASK               0x00007800U
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007800U) >> 11)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00007800U)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007800U) | (((uint32_t)(src) <<\
                    11) & 0x00007800U)
#define AGC_DIG_DC_CTRL__DIG_DC_CORRECT_CAP_MSB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00007800U)))
#define AGC_DIG_DC_CTRL__TYPE                                          uint32_t
#define AGC_DIG_DC_CTRL__READ                                       0x00007fffU
#define AGC_DIG_DC_CTRL__WRITE                                      0x00007fffU

#endif /* __AGC_DIG_DC_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_ctrl */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_CTRL__NUM                          1

/* macros for BlueprintGlobalNameSpace::bt_coex_1 */
#ifndef __BT_COEX_1_MACRO__
#define __BT_COEX_1_MACRO__

/* macros for field peak_det_tally_thr_low_1 */
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__SHIFT                            0
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__WIDTH                            5
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__MASK                   0x0000001fU
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define BT_COEX_1__PEAK_DET_TALLY_THR_LOW_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field peak_det_tally_thr_med_1 */
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__SHIFT                            5
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__WIDTH                            5
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__MASK                   0x000003e0U
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000003e0U)
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003e0U) | (((uint32_t)(src) <<\
                    5) & 0x000003e0U)
#define BT_COEX_1__PEAK_DET_TALLY_THR_MED_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000003e0U)))

/* macros for field peak_det_tally_thr_high_1 */
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__SHIFT                          10
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__WIDTH                           5
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__MASK                  0x00007c00U
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define BT_COEX_1__PEAK_DET_TALLY_THR_HIGH_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field rf_gain_drop_db_low_1 */
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__SHIFT                              15
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__WIDTH                               5
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__MASK                      0x000f8000U
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f8000U) >> 15)
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x000f8000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f8000U) | (((uint32_t)(src) <<\
                    15) & 0x000f8000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_LOW_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x000f8000U)))

/* macros for field rf_gain_drop_db_med_1 */
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__SHIFT                              20
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__WIDTH                               5
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__MASK                      0x01f00000U
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x01f00000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01f00000U) | (((uint32_t)(src) <<\
                    20) & 0x01f00000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_MED_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x01f00000U)))

/* macros for field rf_gain_drop_db_high_1 */
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__SHIFT                             25
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__WIDTH                              5
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__MASK                     0x3e000000U
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x3e000000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3e000000U) | (((uint32_t)(src) <<\
                    25) & 0x3e000000U)
#define BT_COEX_1__RF_GAIN_DROP_DB_HIGH_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x3e000000U)))

/* macros for field bt_tx_disable_NF_cal */
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__SHIFT                               30
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__WIDTH                                1
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__MASK                       0x40000000U
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define BT_COEX_1__BT_TX_DISABLE_NF_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field bt_rx_disable_NF_cal */
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__SHIFT                               31
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__WIDTH                                1
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__MASK                       0x80000000U
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define BT_COEX_1__BT_RX_DISABLE_NF_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define BT_COEX_1__TYPE                                                uint32_t
#define BT_COEX_1__READ                                             0xffffffffU
#define BT_COEX_1__WRITE                                            0xffffffffU

#endif /* __BT_COEX_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_bt_coex_1 */
#define INST_BB_AGC_REG_MAP__BB_BT_COEX_1__NUM                                1

/* macros for BlueprintGlobalNameSpace::bt_coex_2 */
#ifndef __BT_COEX_2_MACRO__
#define __BT_COEX_2_MACRO__

/* macros for field peak_det_tally_thr_low_2 */
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__SHIFT                            0
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__WIDTH                            5
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__MASK                   0x0000001fU
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000001fU
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000001fU)
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define BT_COEX_2__PEAK_DET_TALLY_THR_LOW_2__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000001fU)))

/* macros for field peak_det_tally_thr_med_2 */
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__SHIFT                            5
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__WIDTH                            5
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__MASK                   0x000003e0U
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000003e0U)
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003e0U) | (((uint32_t)(src) <<\
                    5) & 0x000003e0U)
#define BT_COEX_2__PEAK_DET_TALLY_THR_MED_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000003e0U)))

/* macros for field peak_det_tally_thr_high_2 */
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__SHIFT                          10
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__WIDTH                           5
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__MASK                  0x00007c00U
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define BT_COEX_2__PEAK_DET_TALLY_THR_HIGH_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field rf_gain_drop_db_low_2 */
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__SHIFT                              15
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__WIDTH                               5
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__MASK                      0x000f8000U
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f8000U) >> 15)
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x000f8000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f8000U) | (((uint32_t)(src) <<\
                    15) & 0x000f8000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_LOW_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x000f8000U)))

/* macros for field rf_gain_drop_db_med_2 */
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__SHIFT                              20
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__WIDTH                               5
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__MASK                      0x01f00000U
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x01f00000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01f00000U) | (((uint32_t)(src) <<\
                    20) & 0x01f00000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_MED_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x01f00000U)))

/* macros for field rf_gain_drop_db_high_2 */
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__SHIFT                             25
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__WIDTH                              5
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__MASK                     0x3e000000U
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x3e000000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3e000000U) | (((uint32_t)(src) <<\
                    25) & 0x3e000000U)
#define BT_COEX_2__RF_GAIN_DROP_DB_HIGH_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x3e000000U)))

/* macros for field rfsat_rx_rx */
#define BT_COEX_2__RFSAT_RX_RX__SHIFT                                        30
#define BT_COEX_2__RFSAT_RX_RX__WIDTH                                         2
#define BT_COEX_2__RFSAT_RX_RX__MASK                                0xc0000000U
#define BT_COEX_2__RFSAT_RX_RX__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define BT_COEX_2__RFSAT_RX_RX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define BT_COEX_2__RFSAT_RX_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define BT_COEX_2__RFSAT_RX_RX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define BT_COEX_2__TYPE                                                uint32_t
#define BT_COEX_2__READ                                             0xffffffffU
#define BT_COEX_2__WRITE                                            0xffffffffU

#endif /* __BT_COEX_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_bt_coex_2 */
#define INST_BB_AGC_REG_MAP__BB_BT_COEX_2__NUM                                1

/* macros for BlueprintGlobalNameSpace::bt_coex_3 */
#ifndef __BT_COEX_3_MACRO__
#define __BT_COEX_3_MACRO__

/* macros for field rfsat_bt_srch_srch */
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__SHIFT                                  0
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__WIDTH                                  2
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__MASK                         0x00000003U
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__READ(src)  (uint32_t)(src) & 0x00000003U
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define BT_COEX_3__RFSAT_BT_SRCH_SRCH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field rfsat_bt_rx_srch */
#define BT_COEX_3__RFSAT_BT_RX_SRCH__SHIFT                                    2
#define BT_COEX_3__RFSAT_BT_RX_SRCH__WIDTH                                    2
#define BT_COEX_3__RFSAT_BT_RX_SRCH__MASK                           0x0000000cU
#define BT_COEX_3__RFSAT_BT_RX_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define BT_COEX_3__RFSAT_BT_RX_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define BT_COEX_3__RFSAT_BT_RX_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define BT_COEX_3__RFSAT_BT_RX_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field rfsat_bt_srch_rx */
#define BT_COEX_3__RFSAT_BT_SRCH_RX__SHIFT                                    4
#define BT_COEX_3__RFSAT_BT_SRCH_RX__WIDTH                                    2
#define BT_COEX_3__RFSAT_BT_SRCH_RX__MASK                           0x00000030U
#define BT_COEX_3__RFSAT_BT_SRCH_RX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define BT_COEX_3__RFSAT_BT_SRCH_RX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define BT_COEX_3__RFSAT_BT_SRCH_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define BT_COEX_3__RFSAT_BT_SRCH_RX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field rfsat_wlan_srch_srch */
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__SHIFT                                6
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__WIDTH                                2
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__MASK                       0x000000c0U
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define BT_COEX_3__RFSAT_WLAN_SRCH_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field rfsat_wlan_rx_srch */
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__SHIFT                                  8
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__WIDTH                                  2
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__MASK                         0x00000300U
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define BT_COEX_3__RFSAT_WLAN_RX_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field rfsat_wlan_srch_rx */
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__SHIFT                                 10
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__WIDTH                                  2
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__MASK                         0x00000c00U
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define BT_COEX_3__RFSAT_WLAN_SRCH_RX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field rfsat_eq_srch_srch */
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__SHIFT                                 12
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__WIDTH                                  2
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__MASK                         0x00003000U
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define BT_COEX_3__RFSAT_EQ_SRCH_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field rfsat_eq_rx_srch */
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__SHIFT                                   14
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__WIDTH                                    2
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__MASK                           0x0000c000U
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define BT_COEX_3__RFSAT_EQ_RX_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field rfsat_eq_srch_rx */
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__SHIFT                                   16
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__WIDTH                                    2
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__MASK                           0x00030000U
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define BT_COEX_3__RFSAT_EQ_SRCH_RX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field rf_gain_drop_db_non_1 */
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__SHIFT                              18
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__WIDTH                               5
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__MASK                      0x007c0000U
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007c0000U) >> 18)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x007c0000U)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007c0000U) | (((uint32_t)(src) <<\
                    18) & 0x007c0000U)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x007c0000U)))

/* macros for field rf_gain_drop_db_non_2 */
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__SHIFT                              23
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__WIDTH                               5
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__MASK                      0x0f800000U
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f800000U) >> 23)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x0f800000U)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f800000U) | (((uint32_t)(src) <<\
                    23) & 0x0f800000U)
#define BT_COEX_3__RF_GAIN_DROP_DB_NON_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x0f800000U)))

/* macros for field bt_rx_firpwr_incr */
#define BT_COEX_3__BT_RX_FIRPWR_INCR__SHIFT                                  28
#define BT_COEX_3__BT_RX_FIRPWR_INCR__WIDTH                                   4
#define BT_COEX_3__BT_RX_FIRPWR_INCR__MASK                          0xf0000000U
#define BT_COEX_3__BT_RX_FIRPWR_INCR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf0000000U) >> 28)
#define BT_COEX_3__BT_RX_FIRPWR_INCR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0xf0000000U)
#define BT_COEX_3__BT_RX_FIRPWR_INCR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf0000000U) | (((uint32_t)(src) <<\
                    28) & 0xf0000000U)
#define BT_COEX_3__BT_RX_FIRPWR_INCR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0xf0000000U)))
#define BT_COEX_3__TYPE                                                uint32_t
#define BT_COEX_3__READ                                             0xffffffffU
#define BT_COEX_3__WRITE                                            0xffffffffU

#endif /* __BT_COEX_3_MACRO__ */


/* macros for bb_agc_reg_map.BB_bt_coex_3 */
#define INST_BB_AGC_REG_MAP__BB_BT_COEX_3__NUM                                1

/* macros for BlueprintGlobalNameSpace::bt_coex_4 */
#ifndef __BT_COEX_4_MACRO__
#define __BT_COEX_4_MACRO__

/* macros for field rfgain_eqv_lna_0 */
#define BT_COEX_4__RFGAIN_EQV_LNA_0__SHIFT                                    0
#define BT_COEX_4__RFGAIN_EQV_LNA_0__WIDTH                                    8
#define BT_COEX_4__RFGAIN_EQV_LNA_0__MASK                           0x000000ffU
#define BT_COEX_4__RFGAIN_EQV_LNA_0__READ(src)    (uint32_t)(src) & 0x000000ffU
#define BT_COEX_4__RFGAIN_EQV_LNA_0__WRITE(src) ((uint32_t)(src) & 0x000000ffU)
#define BT_COEX_4__RFGAIN_EQV_LNA_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define BT_COEX_4__RFGAIN_EQV_LNA_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field rfgain_eqv_lna_1 */
#define BT_COEX_4__RFGAIN_EQV_LNA_1__SHIFT                                    8
#define BT_COEX_4__RFGAIN_EQV_LNA_1__WIDTH                                    8
#define BT_COEX_4__RFGAIN_EQV_LNA_1__MASK                           0x0000ff00U
#define BT_COEX_4__RFGAIN_EQV_LNA_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define BT_COEX_4__RFGAIN_EQV_LNA_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define BT_COEX_4__RFGAIN_EQV_LNA_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define BT_COEX_4__RFGAIN_EQV_LNA_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field rfgain_eqv_lna_2 */
#define BT_COEX_4__RFGAIN_EQV_LNA_2__SHIFT                                   16
#define BT_COEX_4__RFGAIN_EQV_LNA_2__WIDTH                                    8
#define BT_COEX_4__RFGAIN_EQV_LNA_2__MASK                           0x00ff0000U
#define BT_COEX_4__RFGAIN_EQV_LNA_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define BT_COEX_4__RFGAIN_EQV_LNA_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define BT_COEX_4__RFGAIN_EQV_LNA_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define BT_COEX_4__RFGAIN_EQV_LNA_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field rfgain_eqv_lna_3 */
#define BT_COEX_4__RFGAIN_EQV_LNA_3__SHIFT                                   24
#define BT_COEX_4__RFGAIN_EQV_LNA_3__WIDTH                                    8
#define BT_COEX_4__RFGAIN_EQV_LNA_3__MASK                           0xff000000U
#define BT_COEX_4__RFGAIN_EQV_LNA_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define BT_COEX_4__RFGAIN_EQV_LNA_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define BT_COEX_4__RFGAIN_EQV_LNA_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define BT_COEX_4__RFGAIN_EQV_LNA_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define BT_COEX_4__TYPE                                                uint32_t
#define BT_COEX_4__READ                                             0xffffffffU
#define BT_COEX_4__WRITE                                            0xffffffffU

#endif /* __BT_COEX_4_MACRO__ */


/* macros for bb_agc_reg_map.BB_bt_coex_4 */
#define INST_BB_AGC_REG_MAP__BB_BT_COEX_4__NUM                                1

/* macros for BlueprintGlobalNameSpace::bt_coex_5 */
#ifndef __BT_COEX_5_MACRO__
#define __BT_COEX_5_MACRO__

/* macros for field rfgain_eqv_lna_4 */
#define BT_COEX_5__RFGAIN_EQV_LNA_4__SHIFT                                    0
#define BT_COEX_5__RFGAIN_EQV_LNA_4__WIDTH                                    8
#define BT_COEX_5__RFGAIN_EQV_LNA_4__MASK                           0x000000ffU
#define BT_COEX_5__RFGAIN_EQV_LNA_4__READ(src)    (uint32_t)(src) & 0x000000ffU
#define BT_COEX_5__RFGAIN_EQV_LNA_4__WRITE(src) ((uint32_t)(src) & 0x000000ffU)
#define BT_COEX_5__RFGAIN_EQV_LNA_4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define BT_COEX_5__RFGAIN_EQV_LNA_4__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field rfgain_eqv_lna_5 */
#define BT_COEX_5__RFGAIN_EQV_LNA_5__SHIFT                                    8
#define BT_COEX_5__RFGAIN_EQV_LNA_5__WIDTH                                    8
#define BT_COEX_5__RFGAIN_EQV_LNA_5__MASK                           0x0000ff00U
#define BT_COEX_5__RFGAIN_EQV_LNA_5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define BT_COEX_5__RFGAIN_EQV_LNA_5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define BT_COEX_5__RFGAIN_EQV_LNA_5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define BT_COEX_5__RFGAIN_EQV_LNA_5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field rfgain_eqv_lna_6 */
#define BT_COEX_5__RFGAIN_EQV_LNA_6__SHIFT                                   16
#define BT_COEX_5__RFGAIN_EQV_LNA_6__WIDTH                                    8
#define BT_COEX_5__RFGAIN_EQV_LNA_6__MASK                           0x00ff0000U
#define BT_COEX_5__RFGAIN_EQV_LNA_6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define BT_COEX_5__RFGAIN_EQV_LNA_6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define BT_COEX_5__RFGAIN_EQV_LNA_6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define BT_COEX_5__RFGAIN_EQV_LNA_6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field rfgain_eqv_lna_7 */
#define BT_COEX_5__RFGAIN_EQV_LNA_7__SHIFT                                   24
#define BT_COEX_5__RFGAIN_EQV_LNA_7__WIDTH                                    8
#define BT_COEX_5__RFGAIN_EQV_LNA_7__MASK                           0xff000000U
#define BT_COEX_5__RFGAIN_EQV_LNA_7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define BT_COEX_5__RFGAIN_EQV_LNA_7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define BT_COEX_5__RFGAIN_EQV_LNA_7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define BT_COEX_5__RFGAIN_EQV_LNA_7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define BT_COEX_5__TYPE                                                uint32_t
#define BT_COEX_5__READ                                             0xffffffffU
#define BT_COEX_5__WRITE                                            0xffffffffU

#endif /* __BT_COEX_5_MACRO__ */


/* macros for bb_agc_reg_map.BB_bt_coex_5 */
#define INST_BB_AGC_REG_MAP__BB_BT_COEX_5__NUM                                1

/* macros for BlueprintGlobalNameSpace::dyn_adc_size_ctrl */
#ifndef __DYN_ADC_SIZE_CTRL_MACRO__
#define __DYN_ADC_SIZE_CTRL_MACRO__

/* macros for field enable_dynamic_adc_sizing */
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__SHIFT                   0
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__WIDTH                   1
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__MASK          0x00000001U
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define DYN_ADC_SIZE_CTRL__ENABLE_DYNAMIC_ADC_SIZING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field alpha_adc_size_rssi */
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__SHIFT                         1
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__WIDTH                         2
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__MASK                0x00000006U
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000006U) >> 1)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000006U)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000006U) | (((uint32_t)(src) <<\
                    1) & 0x00000006U)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RSSI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000006U)))

/* macros for field alpha_adc_size_relpwr */
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__SHIFT                       3
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__WIDTH                       2
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__MASK              0x00000018U
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000018U) >> 3)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000018U)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000018U) | (((uint32_t)(src) <<\
                    3) & 0x00000018U)
#define DYN_ADC_SIZE_CTRL__ALPHA_ADC_SIZE_RELPWR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000018U)))

/* macros for field rssi_pri_high_thr */
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__SHIFT                           8
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__WIDTH                           7
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__MASK                  0x00007f00U
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define DYN_ADC_SIZE_CTRL__RSSI_PRI_HIGH_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))

/* macros for field adc_size_desired_max_db2 */
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__SHIFT                   16
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__WIDTH                    8
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__MASK           0x00ff0000U
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MAX_DB2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field adc_size_desired_min_db2 */
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__SHIFT                   24
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__WIDTH                    8
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__MASK           0xff000000U
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define DYN_ADC_SIZE_CTRL__ADC_SIZE_DESIRED_MIN_DB2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define DYN_ADC_SIZE_CTRL__TYPE                                        uint32_t
#define DYN_ADC_SIZE_CTRL__READ                                     0xffff7f1fU
#define DYN_ADC_SIZE_CTRL__WRITE                                    0xffff7f1fU

#endif /* __DYN_ADC_SIZE_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_dyn_adc_size_ctrl */
#define INST_BB_AGC_REG_MAP__BB_DYN_ADC_SIZE_CTRL__NUM                        1

/* macros for BlueprintGlobalNameSpace::rx_lo_dccal_ctrl */
#ifndef __RX_LO_DCCAL_CTRL_MACRO__
#define __RX_LO_DCCAL_CTRL_MACRO__

/* macros for field calnum_rx */
#define RX_LO_DCCAL_CTRL__CALNUM_RX__SHIFT                                    0
#define RX_LO_DCCAL_CTRL__CALNUM_RX__WIDTH                                    3
#define RX_LO_DCCAL_CTRL__CALNUM_RX__MASK                           0x00000007U
#define RX_LO_DCCAL_CTRL__CALNUM_RX__READ(src)    (uint32_t)(src) & 0x00000007U
#define RX_LO_DCCAL_CTRL__CALNUM_RX__WRITE(src) ((uint32_t)(src) & 0x00000007U)
#define RX_LO_DCCAL_CTRL__CALNUM_RX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define RX_LO_DCCAL_CTRL__CALNUM_RX__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field calnum_txlb */
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__SHIFT                                  3
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__WIDTH                                  3
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__MASK                         0x00000038U
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000038U)
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000038U) | (((uint32_t)(src) <<\
                    3) & 0x00000038U)
#define RX_LO_DCCAL_CTRL__CALNUM_TXLB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000038U)))
#define RX_LO_DCCAL_CTRL__TYPE                                         uint32_t
#define RX_LO_DCCAL_CTRL__READ                                      0x0000003fU
#define RX_LO_DCCAL_CTRL__WRITE                                     0x0000003fU

#endif /* __RX_LO_DCCAL_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_rx_lo_dccal_ctrl */
#define INST_BB_AGC_REG_MAP__BB_RX_LO_DCCAL_CTRL__NUM                         1

/* macros for BlueprintGlobalNameSpace::adc_capture */
#ifndef __ADC_CAPTURE_MACRO__
#define __ADC_CAPTURE_MACRO__

/* macros for field adc_capture_active */
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__SHIFT                                0
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__WIDTH                                1
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__MASK                       0x00000001U
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define ADC_CAPTURE__ADC_CAPTURE_ACTIVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field adc_capture_error_flag */
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__SHIFT                            1
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__WIDTH                            1
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__MASK                   0x00000002U
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define ADC_CAPTURE__ADC_CAPTURE_ERROR_FLAG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field adc_capture_sat_flag */
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__SHIFT                              2
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__WIDTH                              1
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__MASK                     0x00000004U
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define ADC_CAPTURE__ADC_CAPTURE_SAT_FLAG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field adc_capture_overrun_flag */
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__SHIFT                          3
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__WIDTH                          1
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__MASK                 0x00000008U
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define ADC_CAPTURE__ADC_CAPTURE_OVERRUN_FLAG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field adc_capture_format */
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__SHIFT                                4
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__WIDTH                                1
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__MASK                       0x00000010U
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define ADC_CAPTURE__ADC_CAPTURE_FORMAT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field adc_capture_gc_ena */
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__SHIFT                                5
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__WIDTH                                1
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__MASK                       0x00000020U
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define ADC_CAPTURE__ADC_CAPTURE_GC_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field adc_capture_scale */
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__SHIFT                                 6
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__WIDTH                                 2
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__MASK                        0x000000c0U
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define ADC_CAPTURE__ADC_CAPTURE_SCALE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field adc_capture_length */
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__SHIFT                                8
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__WIDTH                               14
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__MASK                       0x003fff00U
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003fff00U) >> 8)
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x003fff00U)
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003fff00U) | (((uint32_t)(src) <<\
                    8) & 0x003fff00U)
#define ADC_CAPTURE__ADC_CAPTURE_LENGTH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x003fff00U)))

/* macros for field adc_capture_chn_idx */
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__SHIFT                              22
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__WIDTH                               2
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__MASK                      0x00c00000U
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define ADC_CAPTURE__ADC_CAPTURE_CHN_IDX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))
#define ADC_CAPTURE__TYPE                                              uint32_t
#define ADC_CAPTURE__READ                                           0x00ffffffU
#define ADC_CAPTURE__WRITE                                          0x00ffffffU

#endif /* __ADC_CAPTURE_MACRO__ */


/* macros for bb_agc_reg_map.BB_adc_capture */
#define INST_BB_AGC_REG_MAP__BB_ADC_CAPTURE__NUM                              1

/* macros for BlueprintGlobalNameSpace::find_signal_2 */
#ifndef __FIND_SIGNAL_2_MACRO__
#define __FIND_SIGNAL_2_MACRO__

/* macros for field relpwr_weak_db */
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__SHIFT                                  0
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__WIDTH                                  6
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__MASK                         0x0000003fU
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__READ(src)  (uint32_t)(src) & 0x0000003fU
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define FIND_SIGNAL_2__RELPWR_WEAK_DB__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field found_low_ena */
#define FIND_SIGNAL_2__FOUND_LOW_ENA__SHIFT                                   7
#define FIND_SIGNAL_2__FOUND_LOW_ENA__WIDTH                                   1
#define FIND_SIGNAL_2__FOUND_LOW_ENA__MASK                          0x00000080U
#define FIND_SIGNAL_2__FOUND_LOW_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define FIND_SIGNAL_2__FOUND_LOW_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define FIND_SIGNAL_2__FOUND_LOW_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define FIND_SIGNAL_2__FOUND_LOW_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define FIND_SIGNAL_2__FOUND_LOW_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define FIND_SIGNAL_2__FOUND_LOW_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field found_low */
#define FIND_SIGNAL_2__FOUND_LOW__SHIFT                                       8
#define FIND_SIGNAL_2__FOUND_LOW__WIDTH                                       8
#define FIND_SIGNAL_2__FOUND_LOW__MASK                              0x0000ff00U
#define FIND_SIGNAL_2__FOUND_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define FIND_SIGNAL_2__FOUND_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define FIND_SIGNAL_2__FOUND_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define FIND_SIGNAL_2__FOUND_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field disable_pwr_drop_last_two_sym_vht */
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__SHIFT              16
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__WIDTH               1
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__MASK      0x00010000U
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define FIND_SIGNAL_2__DISABLE_PWR_DROP_LAST_TWO_SYM_VHT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field agcsm_skip_cal_after_reset */
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__SHIFT                     17
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__WIDTH                      1
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__MASK             0x00020000U
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define FIND_SIGNAL_2__AGCSM_SKIP_CAL_AFTER_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)
#define FIND_SIGNAL_2__TYPE                                            uint32_t
#define FIND_SIGNAL_2__READ                                         0x0003ffbfU
#define FIND_SIGNAL_2__WRITE                                        0x0003ffbfU

#endif /* __FIND_SIGNAL_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_find_signal_2 */
#define INST_BB_AGC_REG_MAP__BB_FIND_SIGNAL_2__NUM                            1

/* macros for BlueprintGlobalNameSpace::peak_det_ctrl_3 */
#ifndef __PEAK_DET_CTRL_3_MACRO__
#define __PEAK_DET_CTRL_3_MACRO__

/* macros for field agc_dbdac_reg_setting */
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__SHIFT                         0
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__WIDTH                         4
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__MASK                0x0000000fU
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define PEAK_DET_CTRL_3__AGC_DBDAC_REG_SETTING__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))
#define PEAK_DET_CTRL_3__TYPE                                          uint32_t
#define PEAK_DET_CTRL_3__READ                                       0x0000000fU
#define PEAK_DET_CTRL_3__WRITE                                      0x0000000fU

#endif /* __PEAK_DET_CTRL_3_MACRO__ */


/* macros for bb_agc_reg_map.BB_peak_det_ctrl_3 */
#define INST_BB_AGC_REG_MAP__BB_PEAK_DET_CTRL_3__NUM                          1

/* macros for BlueprintGlobalNameSpace::srch_fft_ctrl_1 */
#ifndef __SRCH_FFT_CTRL_1_MACRO__
#define __SRCH_FFT_CTRL_1_MACRO__

/* macros for field fft_check_wlan_ena */
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__SHIFT                            0
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__WIDTH                            1
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__MASK                   0x00000001U
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define SRCH_FFT_CTRL_1__FFT_CHECK_WLAN_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field fft_check_radar_ena */
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__SHIFT                           1
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__WIDTH                           1
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__MASK                  0x00000002U
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define SRCH_FFT_CTRL_1__FFT_CHECK_RADAR_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field radar_fft_pwr_format */
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__SHIFT                          2
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__WIDTH                          1
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__MASK                 0x00000004U
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define SRCH_FFT_CTRL_1__RADAR_FFT_PWR_FORMAT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field spectral_scan_pwr_format */
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__SHIFT                      3
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__WIDTH                      1
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__MASK             0x00000008U
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_PWR_FORMAT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field radar_fft_rpt_mode */
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__SHIFT                            4
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__WIDTH                            2
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__MASK                   0x00000030U
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_RPT_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field spectral_scan_rpt_mode */
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__SHIFT                        6
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__WIDTH                        2
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__MASK               0x000000c0U
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_RPT_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field radar_fft_bin_scale */
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__SHIFT                           8
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__WIDTH                           2
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__MASK                  0x00000300U
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_BIN_SCALE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field spectral_scan_bin_scale */
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__SHIFT                      10
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__WIDTH                       2
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__MASK              0x00000c00U
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_BIN_SCALE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field srch_fft_scale_vec */
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__SHIFT                           12
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__WIDTH                           12
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__MASK                   0x00fff000U
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fff000U) >> 12)
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00fff000U)
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fff000U) | (((uint32_t)(src) <<\
                    12) & 0x00fff000U)
#define SRCH_FFT_CTRL_1__SRCH_FFT_SCALE_VEC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00fff000U)))

/* macros for field radar_fft_long_period */
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__SHIFT                        24
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__WIDTH                         4
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__MASK                0x0f000000U
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f000000U) >> 24)
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x0f000000U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f000000U) | (((uint32_t)(src) <<\
                    24) & 0x0f000000U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_LONG_PERIOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x0f000000U)))

/* macros for field fft_check_fine_ena */
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__SHIFT                           28
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__WIDTH                            1
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__MASK                   0x10000000U
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define SRCH_FFT_CTRL_1__FFT_CHECK_FINE_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field radar_fft_dBm_adj */
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__SHIFT                            29
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__WIDTH                             1
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__MASK                    0x20000000U
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define SRCH_FFT_CTRL_1__RADAR_FFT_DBM_ADJ__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field spectral_scan_dBm_adj */
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__SHIFT                        30
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__WIDTH                         1
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__MASK                0x40000000U
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define SRCH_FFT_CTRL_1__SPECTRAL_SCAN_DBM_ADJ__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field pulse_check_srch_fft */
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__SHIFT                         31
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__WIDTH                          1
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__MASK                 0x80000000U
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define SRCH_FFT_CTRL_1__PULSE_CHECK_SRCH_FFT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define SRCH_FFT_CTRL_1__TYPE                                          uint32_t
#define SRCH_FFT_CTRL_1__READ                                       0xffffffffU
#define SRCH_FFT_CTRL_1__WRITE                                      0xffffffffU

#endif /* __SRCH_FFT_CTRL_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_srch_fft_ctrl_1 */
#define INST_BB_AGC_REG_MAP__BB_SRCH_FFT_CTRL_1__NUM                          1

/* macros for BlueprintGlobalNameSpace::srch_fft_ctrl_2 */
#ifndef __SRCH_FFT_CTRL_2_MACRO__
#define __SRCH_FFT_CTRL_2_MACRO__

/* macros for field srch_fft_sb_freq */
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__SHIFT                              0
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__WIDTH                             12
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__MASK                     0x00000fffU
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define SRCH_FFT_CTRL_2__SRCH_FFT_SB_FREQ__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field srch_fft_ib_thr */
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__SHIFT                              12
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__WIDTH                               7
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__MASK                      0x0007f000U
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0007f000U) >> 12)
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0007f000U)
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0007f000U) | (((uint32_t)(src) <<\
                    12) & 0x0007f000U)
#define SRCH_FFT_CTRL_2__SRCH_FFT_IB_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0007f000U)))

/* macros for field str_bin_thr_wlan */
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__SHIFT                             20
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__WIDTH                              6
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__MASK                     0x03f00000U
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x03f00000U)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03f00000U) | (((uint32_t)(src) <<\
                    20) & 0x03f00000U)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_WLAN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x03f00000U)))

/* macros for field str_bin_thr_radar */
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__SHIFT                            26
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__WIDTH                             6
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__MASK                    0xfc000000U
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0xfc000000U)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfc000000U) | (((uint32_t)(src) <<\
                    26) & 0xfc000000U)
#define SRCH_FFT_CTRL_2__STR_BIN_THR_RADAR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0xfc000000U)))
#define SRCH_FFT_CTRL_2__TYPE                                          uint32_t
#define SRCH_FFT_CTRL_2__READ                                       0xfff7ffffU
#define SRCH_FFT_CTRL_2__WRITE                                      0xfff7ffffU

#endif /* __SRCH_FFT_CTRL_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_srch_fft_ctrl_2 */
#define INST_BB_AGC_REG_MAP__BB_SRCH_FFT_CTRL_2__NUM                          1

/* macros for BlueprintGlobalNameSpace::srch_fft_ctrl_3 */
#ifndef __SRCH_FFT_CTRL_3_MACRO__
#define __SRCH_FFT_CTRL_3_MACRO__

/* macros for field nb_tone_thr_wlan */
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__SHIFT                              0
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__WIDTH                              8
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__MASK                     0x000000ffU
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_WLAN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field nb_tone_thr_radar_coarse */
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__SHIFT                      8
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__WIDTH                      8
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__MASK             0x0000ff00U
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_COARSE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field nb_tone_thr_radar_fine */
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__SHIFT                       16
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__WIDTH                        8
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__MASK               0x00ff0000U
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_FINE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field nb_tone_thr_radar_blk */
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__SHIFT                        24
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__WIDTH                         8
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__MASK                0xff000000U
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define SRCH_FFT_CTRL_3__NB_TONE_THR_RADAR_BLK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define SRCH_FFT_CTRL_3__TYPE                                          uint32_t
#define SRCH_FFT_CTRL_3__READ                                       0xffffffffU
#define SRCH_FFT_CTRL_3__WRITE                                      0xffffffffU

#endif /* __SRCH_FFT_CTRL_3_MACRO__ */


/* macros for bb_agc_reg_map.BB_srch_fft_ctrl_3 */
#define INST_BB_AGC_REG_MAP__BB_SRCH_FFT_CTRL_3__NUM                          1

/* macros for BlueprintGlobalNameSpace::srch_fft_ctrl_4 */
#ifndef __SRCH_FFT_CTRL_4_MACRO__
#define __SRCH_FFT_CTRL_4_MACRO__

/* macros for field radar_fft_chn_mask */
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__SHIFT                            0
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__WIDTH                            4
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__MASK                   0x0000000fU
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define SRCH_FFT_CTRL_4__RADAR_FFT_CHN_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field spectral_scan_chn_mask */
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__SHIFT                        4
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__WIDTH                        4
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__MASK               0x000000f0U
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define SRCH_FFT_CTRL_4__SPECTRAL_SCAN_CHN_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field srch_fft_rfsat_peakmag_thr */
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__SHIFT                    8
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__WIDTH                   10
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__MASK           0x0003ff00U
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003ff00U) >> 8)
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0003ff00U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0003ff00U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_RFSAT_PEAKMAG_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0003ff00U)))

/* macros for field srch_fft_pwr_low_cap */
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__SHIFT                         18
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__WIDTH                          6
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__MASK                 0x00fc0000U
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_LOW_CAP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field srch_fft_pwr_drop_ratio */
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__SHIFT                      24
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__WIDTH                       4
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__MASK              0x0f000000U
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f000000U) >> 24)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x0f000000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f000000U) | (((uint32_t)(src) <<\
                    24) & 0x0f000000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_PWR_DROP_RATIO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x0f000000U)))

/* macros for field srch_fft_dc_scale_inband */
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__SHIFT                     28
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__WIDTH                      3
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__MASK             0x70000000U
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__READ(src) \
                    (((uint32_t)(src)\
                    & 0x70000000U) >> 28)
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x70000000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x70000000U) | (((uint32_t)(src) <<\
                    28) & 0x70000000U)
#define SRCH_FFT_CTRL_4__SRCH_FFT_DC_SCALE_INBAND__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x70000000U)))

/* macros for field radar_fft_short_rpt_sel */
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__SHIFT                      31
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__WIDTH                       1
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__MASK              0x80000000U
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define SRCH_FFT_CTRL_4__RADAR_FFT_SHORT_RPT_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define SRCH_FFT_CTRL_4__TYPE                                          uint32_t
#define SRCH_FFT_CTRL_4__READ                                       0xffffffffU
#define SRCH_FFT_CTRL_4__WRITE                                      0xffffffffU

#endif /* __SRCH_FFT_CTRL_4_MACRO__ */


/* macros for bb_agc_reg_map.BB_srch_fft_ctrl_4 */
#define INST_BB_AGC_REG_MAP__BB_SRCH_FFT_CTRL_4__NUM                          1

/* macros for BlueprintGlobalNameSpace::radar_chirp_detect */
#ifndef __RADAR_CHIRP_DETECT_MACRO__
#define __RADAR_CHIRP_DETECT_MACRO__

/* macros for field chirp_max_num_diff */
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__SHIFT                         0
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__WIDTH                         3
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__MASK                0x00000007U
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_DIFF__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field chirp_min_delta_bin */
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__SHIFT                        3
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__WIDTH                        5
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__MASK               0x000000f8U
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x000000f8U)
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f8U) | (((uint32_t)(src) <<\
                    3) & 0x000000f8U)
#define RADAR_CHIRP_DETECT__CHIRP_MIN_DELTA_BIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x000000f8U)))

/* macros for field chirp_max_delta_bin */
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__SHIFT                        8
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__WIDTH                        5
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__MASK               0x00001f00U
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f00U) >> 8)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00001f00U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f00U) | (((uint32_t)(src) <<\
                    8) & 0x00001f00U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_BIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00001f00U)))

/* macros for field chirp_max_delta_diff */
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__SHIFT                      13
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__WIDTH                       4
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__MASK              0x0001e000U
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001e000U) >> 13)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0001e000U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001e000U) | (((uint32_t)(src) <<\
                    13) & 0x0001e000U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_DELTA_DIFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0001e000U)))

/* macros for field srch_fft_str_rssi_thresh */
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__SHIFT                  17
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__WIDTH                   6
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__MASK          0x007e0000U
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007e0000U) >> 17)
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x007e0000U)
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007e0000U) | (((uint32_t)(src) <<\
                    17) & 0x007e0000U)
#define RADAR_CHIRP_DETECT__SRCH_FFT_STR_RSSI_THRESH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x007e0000U)))

/* macros for field chirp_max_num_fft_rpt */
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__SHIFT                     23
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__WIDTH                      5
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__MASK             0x0f800000U
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f800000U) >> 23)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x0f800000U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f800000U) | (((uint32_t)(src) <<\
                    23) & 0x0f800000U)
#define RADAR_CHIRP_DETECT__CHIRP_MAX_NUM_FFT_RPT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x0f800000U)))
#define RADAR_CHIRP_DETECT__TYPE                                       uint32_t
#define RADAR_CHIRP_DETECT__READ                                    0x0fffffffU
#define RADAR_CHIRP_DETECT__WRITE                                   0x0fffffffU

#endif /* __RADAR_CHIRP_DETECT_MACRO__ */


/* macros for bb_agc_reg_map.BB_radar_chirp_detect */
#define INST_BB_AGC_REG_MAP__BB_RADAR_CHIRP_DETECT__NUM                       1

/* macros for BlueprintGlobalNameSpace::spectral_scan_2 */
#ifndef __SPECTRAL_SCAN_2_MACRO__
#define __SPECTRAL_SCAN_2_MACRO__

/* macros for field spectral_scan_noise_floor_ref */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__SHIFT                 0
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__WIDTH                 8
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__MASK        0x000000ffU
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NOISE_FLOOR_REF__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field spectral_scan_init_delay */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__SHIFT                      8
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__WIDTH                      7
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__MASK             0x00007f00U
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_INIT_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))

/* macros for field spectral_scan_nb_tone_thr */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__SHIFT                    16
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__WIDTH                     8
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__MASK            0x00ff0000U
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_NB_TONE_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field spectral_scan_str_bin_thr */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__SHIFT                    24
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__WIDTH                     6
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__MASK            0x3f000000U
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_STR_BIN_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))

/* macros for field spectral_scan_wb_rpt_mode */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__SHIFT                    30
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__WIDTH                     1
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__MASK            0x40000000U
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_WB_RPT_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field spectral_scan_rssi_rpt_mode */
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__SHIFT                  31
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__WIDTH                   1
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__MASK          0x80000000U
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define SPECTRAL_SCAN_2__SPECTRAL_SCAN_RSSI_RPT_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define SPECTRAL_SCAN_2__TYPE                                          uint32_t
#define SPECTRAL_SCAN_2__READ                                       0xffff7fffU
#define SPECTRAL_SCAN_2__WRITE                                      0xffff7fffU

#endif /* __SPECTRAL_SCAN_2_MACRO__ */


/* macros for bb_agc_reg_map.BB_spectral_scan_2 */
#define INST_BB_AGC_REG_MAP__BB_SPECTRAL_SCAN_2__NUM                          1

/* macros for BlueprintGlobalNameSpace::spectral_scan_3 */
#ifndef __SPECTRAL_SCAN_3_MACRO__
#define __SPECTRAL_SCAN_3_MACRO__

/* macros for field spectral_scan_rssi_thr */
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__SHIFT                        0
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__WIDTH                        8
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__MASK               0x000000ffU
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define SPECTRAL_SCAN_3__SPECTRAL_SCAN_RSSI_THR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))
#define SPECTRAL_SCAN_3__TYPE                                          uint32_t
#define SPECTRAL_SCAN_3__READ                                       0x000000ffU
#define SPECTRAL_SCAN_3__WRITE                                      0x000000ffU

#endif /* __SPECTRAL_SCAN_3_MACRO__ */


/* macros for bb_agc_reg_map.BB_spectral_scan_3 */
#define INST_BB_AGC_REG_MAP__BB_SPECTRAL_SCAN_3__NUM                          1

/* macros for BlueprintGlobalNameSpace::agc_timeout_1 */
#ifndef __AGC_TIMEOUT_1_MACRO__
#define __AGC_TIMEOUT_1_MACRO__

/* macros for field radar_sm_timeout */
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__SHIFT                                0
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__WIDTH                                8
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__MASK                       0x000000ffU
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define AGC_TIMEOUT_1__RADAR_SM_TIMEOUT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field sscan_sm_timeout */
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__SHIFT                                8
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__WIDTH                                8
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__MASK                       0x0000ff00U
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define AGC_TIMEOUT_1__SSCAN_SM_TIMEOUT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))
#define AGC_TIMEOUT_1__TYPE                                            uint32_t
#define AGC_TIMEOUT_1__READ                                         0x0000ffffU
#define AGC_TIMEOUT_1__WRITE                                        0x0000ffffU

#endif /* __AGC_TIMEOUT_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_timeout_1 */
#define INST_BB_AGC_REG_MAP__BB_AGC_TIMEOUT_1__NUM                            1

/* macros for BlueprintGlobalNameSpace::agc_ht_stf_ctrl_1 */
#ifndef __AGC_HT_STF_CTRL_1_MACRO__
#define __AGC_HT_STF_CTRL_1_MACRO__

/* macros for field agc_ht_stf_ena */
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__SHIFT                              0
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__WIDTH                              1
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__MASK                     0x00000001U
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field agc_ht_stf_pwr_delay */
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__SHIFT                        2
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__WIDTH                        6
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__MASK               0x000000fcU
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000fcU) >> 2)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x000000fcU)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000fcU) | (((uint32_t)(src) <<\
                    2) & 0x000000fcU)
#define AGC_HT_STF_CTRL_1__AGC_HT_STF_PWR_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x000000fcU)))
#define AGC_HT_STF_CTRL_1__TYPE                                        uint32_t
#define AGC_HT_STF_CTRL_1__READ                                     0x000000fdU
#define AGC_HT_STF_CTRL_1__WRITE                                    0x000000fdU

#endif /* __AGC_HT_STF_CTRL_1_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_ht_stf_ctrl_1 */
#define INST_BB_AGC_REG_MAP__BB_AGC_HT_STF_CTRL_1__NUM                        1

/* macros for BlueprintGlobalNameSpace::rssi_b0 */
#ifndef __RSSI_B0_MACRO__
#define __RSSI_B0_MACRO__

/* macros for field rssi_pri20_0 */
#define RSSI_B0__RSSI_PRI20_0__SHIFT                                          0
#define RSSI_B0__RSSI_PRI20_0__WIDTH                                          8
#define RSSI_B0__RSSI_PRI20_0__MASK                                 0x000000ffU
#define RSSI_B0__RSSI_PRI20_0__READ(src)          (uint32_t)(src) & 0x000000ffU

/* macros for field rssi_ext20_0 */
#define RSSI_B0__RSSI_EXT20_0__SHIFT                                          8
#define RSSI_B0__RSSI_EXT20_0__WIDTH                                          8
#define RSSI_B0__RSSI_EXT20_0__MASK                                 0x0000ff00U
#define RSSI_B0__RSSI_EXT20_0__READ(src) (((uint32_t)(src) & 0x0000ff00U) >> 8)

/* macros for field rssi_ext40_0 */
#define RSSI_B0__RSSI_EXT40_0__SHIFT                                         16
#define RSSI_B0__RSSI_EXT40_0__WIDTH                                          8
#define RSSI_B0__RSSI_EXT40_0__MASK                                 0x00ff0000U
#define RSSI_B0__RSSI_EXT40_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field rssi_ext80_0 */
#define RSSI_B0__RSSI_EXT80_0__SHIFT                                         24
#define RSSI_B0__RSSI_EXT80_0__WIDTH                                          8
#define RSSI_B0__RSSI_EXT80_0__MASK                                 0xff000000U
#define RSSI_B0__RSSI_EXT80_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RSSI_B0__TYPE                                                  uint32_t
#define RSSI_B0__READ                                               0xffffffffU

#endif /* __RSSI_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_rssi_b0 */
#define INST_BB_AGC_REG_MAP__BB_RSSI_B0__NUM                                  1

/* macros for BlueprintGlobalNameSpace::spur_est_cck_report_b0 */
#ifndef __SPUR_EST_CCK_REPORT_B0_MACRO__
#define __SPUR_EST_CCK_REPORT_B0_MACRO__

/* macros for field spur_est_sd_i_0_cck */
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_I_0_CCK__SHIFT                    0
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_I_0_CCK__WIDTH                    8
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_I_0_CCK__MASK           0x000000ffU
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_I_0_CCK__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field spur_est_sd_q_0_cck */
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_Q_0_CCK__SHIFT                    8
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_Q_0_CCK__WIDTH                    8
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_Q_0_CCK__MASK           0x0000ff00U
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_SD_Q_0_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field spur_est_i_0_cck */
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_I_0_CCK__SHIFT                      16
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_I_0_CCK__WIDTH                       8
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_I_0_CCK__MASK              0x00ff0000U
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_I_0_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field spur_est_q_0_cck */
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_Q_0_CCK__SHIFT                      24
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_Q_0_CCK__WIDTH                       8
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_Q_0_CCK__MASK              0xff000000U
#define SPUR_EST_CCK_REPORT_B0__SPUR_EST_Q_0_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define SPUR_EST_CCK_REPORT_B0__TYPE                                   uint32_t
#define SPUR_EST_CCK_REPORT_B0__READ                                0xffffffffU

#endif /* __SPUR_EST_CCK_REPORT_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_spur_est_cck_report_b0 */
#define INST_BB_AGC_REG_MAP__BB_SPUR_EST_CCK_REPORT_B0__NUM                   1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_0_b0 */
#ifndef __AGC_DIG_DC_STATUS_I_0_B0_MACRO__
#define __AGC_DIG_DC_STATUS_I_0_B0_MACRO__

/* macros for field dig_dc_mixer0_res_i_0 */
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__SHIFT                0
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER0_RES_I_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer1_res_i_0 */
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__SHIFT               10
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__MASK       0x000ffc00U
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER1_RES_I_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer2_res_i_0 */
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__SHIFT               20
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__MASK       0x3ff00000U
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_0_B0__DIG_DC_MIXER2_RES_I_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write0_0 */
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_0_B0__RESDC_SW_WRITE0_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_0_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_0_B0__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_I_0_B0__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_I_0_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_i_0_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_I_0_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_1_b0 */
#ifndef __AGC_DIG_DC_STATUS_I_1_B0_MACRO__
#define __AGC_DIG_DC_STATUS_I_1_B0_MACRO__

/* macros for field dig_dc_mixer3_res_i_0 */
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__SHIFT                0
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__WIDTH               10
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER3_RES_I_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer0_loopback_res_i_0 */
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__SHIFT      10
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__WIDTH      10
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_I_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer1_loopback_res_i_0 */
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__SHIFT      20
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__WIDTH      10
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__MASK \
                    0x3ff00000U
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_I_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write1_0 */
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_1_B0__RESDC_SW_WRITE1_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_1_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_1_B0__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_I_1_B0__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_I_1_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_i_1_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_I_1_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_2_b0 */
#ifndef __AGC_DIG_DC_STATUS_I_2_B0_MACRO__
#define __AGC_DIG_DC_STATUS_I_2_B0_MACRO__

/* macros for field dig_dc_mixer2_loopback_res_i_0 */
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__SHIFT       0
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__WIDTH      10
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__MASK \
                    0x000003ffU
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_I_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer3_loopback_res_i_0 */
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__SHIFT      10
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__WIDTH      10
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_I_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field resdc_sw_write2_0 */
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_2_B0__RESDC_SW_WRITE2_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_2_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_2_B0__READ                              0x400fffffU
#define AGC_DIG_DC_STATUS_I_2_B0__WRITE                             0x400fffffU

#endif /* __AGC_DIG_DC_STATUS_I_2_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_i_2_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_I_2_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_0_b0 */
#ifndef __AGC_DIG_DC_STATUS_Q_0_B0_MACRO__
#define __AGC_DIG_DC_STATUS_Q_0_B0_MACRO__

/* macros for field dig_dc_mixer0_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__SHIFT                0
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER0_RES_Q_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer1_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__SHIFT               10
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__MASK       0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER1_RES_Q_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer2_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__SHIFT               20
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__MASK       0x3ff00000U
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_0_B0__DIG_DC_MIXER2_RES_Q_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write3_0 */
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_0_B0__RESDC_SW_WRITE3_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_0_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_0_B0__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_Q_0_B0__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_Q_0_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_q_0_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_0_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_1_b0 */
#ifndef __AGC_DIG_DC_STATUS_Q_1_B0_MACRO__
#define __AGC_DIG_DC_STATUS_Q_1_B0_MACRO__

/* macros for field dig_dc_mixer3_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__SHIFT                0
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER3_RES_Q_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer0_loopback_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__SHIFT      10
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER0_LOOPBACK_RES_Q_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer1_loopback_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__SHIFT      20
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__MASK \
                    0x3ff00000U
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_1_B0__DIG_DC_MIXER1_LOOPBACK_RES_Q_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write4_0 */
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_1_B0__RESDC_SW_WRITE4_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_1_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_1_B0__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_Q_1_B0__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_Q_1_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_q_1_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_1_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_2_b0 */
#ifndef __AGC_DIG_DC_STATUS_Q_2_B0_MACRO__
#define __AGC_DIG_DC_STATUS_Q_2_B0_MACRO__

/* macros for field dig_dc_mixer2_loopback_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__SHIFT       0
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__MASK \
                    0x000003ffU
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER2_LOOPBACK_RES_Q_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer3_loopback_res_q_0 */
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__SHIFT      10
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_2_B0__DIG_DC_MIXER3_LOOPBACK_RES_Q_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field resdc_sw_write5_0 */
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_2_B0__RESDC_SW_WRITE5_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_2_B0__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_2_B0__READ                              0x400fffffU
#define AGC_DIG_DC_STATUS_Q_2_B0__WRITE                             0x400fffffU

#endif /* __AGC_DIG_DC_STATUS_Q_2_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_agc_dig_dc_status_q_2_b0 */
#define INST_BB_AGC_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_2_B0__NUM                 1

/* macros for BlueprintGlobalNameSpace::dc_cal_status_b0 */
#ifndef __DC_CAL_STATUS_B0_MACRO__
#define __DC_CAL_STATUS_B0_MACRO__

/* macros for field offsetC1I_0 */
#define DC_CAL_STATUS_B0__OFFSETC1I_0__SHIFT                                  0
#define DC_CAL_STATUS_B0__OFFSETC1I_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC1I_0__MASK                         0x0000001fU
#define DC_CAL_STATUS_B0__OFFSETC1I_0__READ(src)  (uint32_t)(src) & 0x0000001fU

/* macros for field offsetC1Q_0 */
#define DC_CAL_STATUS_B0__OFFSETC1Q_0__SHIFT                                  5
#define DC_CAL_STATUS_B0__OFFSETC1Q_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC1Q_0__MASK                         0x000003e0U
#define DC_CAL_STATUS_B0__OFFSETC1Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)

/* macros for field offsetC2I_0 */
#define DC_CAL_STATUS_B0__OFFSETC2I_0__SHIFT                                 10
#define DC_CAL_STATUS_B0__OFFSETC2I_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC2I_0__MASK                         0x00007c00U
#define DC_CAL_STATUS_B0__OFFSETC2I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)

/* macros for field offsetC2Q_0 */
#define DC_CAL_STATUS_B0__OFFSETC2Q_0__SHIFT                                 15
#define DC_CAL_STATUS_B0__OFFSETC2Q_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC2Q_0__MASK                         0x000f8000U
#define DC_CAL_STATUS_B0__OFFSETC2Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f8000U) >> 15)

/* macros for field offsetC3I_0 */
#define DC_CAL_STATUS_B0__OFFSETC3I_0__SHIFT                                 20
#define DC_CAL_STATUS_B0__OFFSETC3I_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC3I_0__MASK                         0x01f00000U
#define DC_CAL_STATUS_B0__OFFSETC3I_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)

/* macros for field offsetC3Q_0 */
#define DC_CAL_STATUS_B0__OFFSETC3Q_0__SHIFT                                 25
#define DC_CAL_STATUS_B0__OFFSETC3Q_0__WIDTH                                  5
#define DC_CAL_STATUS_B0__OFFSETC3Q_0__MASK                         0x3e000000U
#define DC_CAL_STATUS_B0__OFFSETC3Q_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)
#define DC_CAL_STATUS_B0__TYPE                                         uint32_t
#define DC_CAL_STATUS_B0__READ                                      0x3fffffffU

#endif /* __DC_CAL_STATUS_B0_MACRO__ */


/* macros for bb_agc_reg_map.BB_dc_cal_status_b0 */
#define INST_BB_AGC_REG_MAP__BB_DC_CAL_STATUS_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::bbb_sig_detect */
#ifndef __BBB_SIG_DETECT_MACRO__
#define __BBB_SIG_DETECT_MACRO__

/* macros for field weak_sig_thr_cck */
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__SHIFT                               0
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__WIDTH                               6
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__MASK                      0x0000003fU
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define BBB_SIG_DETECT__WEAK_SIG_THR_CCK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field ant_switch_time */
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__SHIFT                                6
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__WIDTH                                7
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__MASK                       0x00001fc0U
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001fc0U) >> 6)
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00001fc0U)
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00001fc0U)
#define BBB_SIG_DETECT__ANT_SWITCH_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00001fc0U)))

/* macros for field enable_ant_fast_div */
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__SHIFT                           13
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__WIDTH                            1
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__MASK                   0x00002000U
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define BBB_SIG_DETECT__ENABLE_ANT_FAST_DIV__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field lb_alpha_128_cck */
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__SHIFT                              14
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__WIDTH                               1
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__MASK                      0x00004000U
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define BBB_SIG_DETECT__LB_ALPHA_128_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field lb_rx_enable_cck */
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__SHIFT                              15
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__WIDTH                               1
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__MASK                      0x00008000U
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define BBB_SIG_DETECT__LB_RX_ENABLE_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field cyc32_coarse_dc_est_cck */
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__SHIFT                       16
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__WIDTH                        1
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__MASK               0x00010000U
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define BBB_SIG_DETECT__CYC32_COARSE_DC_EST_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field cyc64_coarse_dc_est_cck */
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__SHIFT                       17
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__WIDTH                        1
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__MASK               0x00020000U
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define BBB_SIG_DETECT__CYC64_COARSE_DC_EST_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field enable_coarse_dc_cck */
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__SHIFT                          18
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__WIDTH                           1
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__MASK                  0x00040000U
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define BBB_SIG_DETECT__ENABLE_COARSE_DC_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field cyc256_fine_dc_est_cck */
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__SHIFT                        19
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__WIDTH                         1
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__MASK                0x00080000U
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define BBB_SIG_DETECT__CYC256_FINE_DC_EST_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field enable_fine_dc_cck */
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__SHIFT                            20
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__WIDTH                             1
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__MASK                    0x00100000U
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define BBB_SIG_DETECT__ENABLE_FINE_DC_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field delay_start_sync_cck */
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__SHIFT                          21
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__WIDTH                           1
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__MASK                  0x00200000U
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define BBB_SIG_DETECT__DELAY_START_SYNC_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field use_dc_est_during_srch */
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__SHIFT                        22
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__WIDTH                         1
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__MASK                0x00400000U
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define BBB_SIG_DETECT__USE_DC_EST_DURING_SRCH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field bbb_mrc_off_no_swap */
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__SHIFT                           23
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__WIDTH                            1
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__MASK                   0x00800000U
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define BBB_SIG_DETECT__BBB_MRC_OFF_NO_SWAP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field swap_default_chain_cck */
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__SHIFT                        24
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__WIDTH                         1
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__MASK                0x01000000U
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define BBB_SIG_DETECT__SWAP_DEFAULT_CHAIN_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field start_dcoff_priority_cck */
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__SHIFT                      25
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__WIDTH                       1
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__MASK              0x02000000U
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define BBB_SIG_DETECT__START_DCOFF_PRIORITY_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field delay_start_spur_cck */
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__SHIFT                          26
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__WIDTH                           1
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__MASK                  0x04000000U
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define BBB_SIG_DETECT__DELAY_START_SPUR_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field delay_start_dcoff_cck */
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__SHIFT                         27
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__WIDTH                          1
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__MASK                 0x08000000U
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define BBB_SIG_DETECT__DELAY_START_DCOFF_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field delay_dagc_firpwr_meas */
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__SHIFT                        28
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__WIDTH                         1
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__MASK                0x10000000U
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define BBB_SIG_DETECT__DELAY_DAGC_FIRPWR_MEAS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field ena_dc_est_bcorr */
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__SHIFT                              29
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__WIDTH                               1
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__MASK                      0x20000000U
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define BBB_SIG_DETECT__ENA_DC_EST_BCORR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field disable_str_chain_sel_cck */
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__SHIFT                     30
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__WIDTH                      1
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__MASK             0x40000000U
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define BBB_SIG_DETECT__DISABLE_STR_CHAIN_SEL_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field enable_barker_two_phase */
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__SHIFT                       31
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__WIDTH                        1
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__MASK               0x80000000U
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define BBB_SIG_DETECT__ENABLE_BARKER_TWO_PHASE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define BBB_SIG_DETECT__TYPE                                           uint32_t
#define BBB_SIG_DETECT__READ                                        0xffffffffU
#define BBB_SIG_DETECT__WRITE                                       0xffffffffU

#endif /* __BBB_SIG_DETECT_MACRO__ */


/* macros for bb_agc_reg_map.BB_bbb_sig_detect */
#define INST_BB_AGC_REG_MAP__BB_BBB_SIG_DETECT__NUM                           1

/* macros for BlueprintGlobalNameSpace::bbb_dagc_ctrl */
#ifndef __BBB_DAGC_CTRL_MACRO__
#define __BBB_DAGC_CTRL_MACRO__

/* macros for field enable_dagc_cck */
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__SHIFT                                 0
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__WIDTH                                 1
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__MASK                        0x00000001U
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__READ(src) (uint32_t)(src) & 0x00000001U
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define BBB_DAGC_CTRL__ENABLE_DAGC_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field dagc_target_pwr_cck */
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__SHIFT                             1
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__WIDTH                             8
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__MASK                    0x000001feU
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001feU) >> 1)
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000001feU)
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001feU) | (((uint32_t)(src) <<\
                    1) & 0x000001feU)
#define BBB_DAGC_CTRL__DAGC_TARGET_PWR_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000001feU)))

/* macros for field enable_barker_rssi_thr */
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__SHIFT                          9
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__WIDTH                          1
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__MASK                 0x00000200U
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define BBB_DAGC_CTRL__ENABLE_BARKER_RSSI_THR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field barker_rssi_thr */
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__SHIFT                                10
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__WIDTH                                 7
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__MASK                        0x0001fc00U
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001fc00U) >> 10)
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0001fc00U)
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0001fc00U)
#define BBB_DAGC_CTRL__BARKER_RSSI_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0001fc00U)))

/* macros for field enable_firstep_sel */
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__SHIFT                             17
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__WIDTH                              1
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__MASK                     0x00020000U
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define BBB_DAGC_CTRL__ENABLE_FIRSTEP_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field firstep_2 */
#define BBB_DAGC_CTRL__FIRSTEP_2__SHIFT                                      18
#define BBB_DAGC_CTRL__FIRSTEP_2__WIDTH                                       6
#define BBB_DAGC_CTRL__FIRSTEP_2__MASK                              0x00fc0000U
#define BBB_DAGC_CTRL__FIRSTEP_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define BBB_DAGC_CTRL__FIRSTEP_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define BBB_DAGC_CTRL__FIRSTEP_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define BBB_DAGC_CTRL__FIRSTEP_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field firstep_count_lgmax */
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__SHIFT                            24
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__WIDTH                             4
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__MASK                    0x0f000000U
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f000000U) >> 24)
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x0f000000U)
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f000000U) | (((uint32_t)(src) <<\
                    24) & 0x0f000000U)
#define BBB_DAGC_CTRL__FIRSTEP_COUNT_LGMAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x0f000000U)))

/* macros for field force_rx_chain_cck_0 */
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__SHIFT                           28
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__WIDTH                            2
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__MASK                   0x30000000U
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field force_rx_chain_cck_1 */
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__SHIFT                           30
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__WIDTH                            2
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__MASK                   0xc0000000U
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define BBB_DAGC_CTRL__FORCE_RX_CHAIN_CCK_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define BBB_DAGC_CTRL__TYPE                                            uint32_t
#define BBB_DAGC_CTRL__READ                                         0xffffffffU
#define BBB_DAGC_CTRL__WRITE                                        0xffffffffU

#endif /* __BBB_DAGC_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_bbb_dagc_ctrl */
#define INST_BB_AGC_REG_MAP__BB_BBB_DAGC_CTRL__NUM                            1

/* macros for BlueprintGlobalNameSpace::iqcorr_ctrl_cck */
#ifndef __IQCORR_CTRL_CCK_MACRO__
#define __IQCORR_CTRL_CCK_MACRO__

/* macros for field rxcal_meas_time_sel */
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__SHIFT                          12
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__WIDTH                           2
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__MASK                  0x00003000U
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003000U) >> 12)
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00003000U)
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003000U) | (((uint32_t)(src) <<\
                    12) & 0x00003000U)
#define IQCORR_CTRL_CCK__RXCAL_MEAS_TIME_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00003000U)))

/* macros for field clcal_meas_time_sel */
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__SHIFT                          14
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__WIDTH                           2
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__MASK                  0x0000c000U
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define IQCORR_CTRL_CCK__CLCAL_MEAS_TIME_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field cf_clc_init_rfgain */
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__SHIFT                           16
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__WIDTH                            5
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__MASK                   0x001f0000U
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define IQCORR_CTRL_CCK__CF_CLC_INIT_RFGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))
#define IQCORR_CTRL_CCK__TYPE                                          uint32_t
#define IQCORR_CTRL_CCK__READ                                       0x001ff000U
#define IQCORR_CTRL_CCK__WRITE                                      0x001ff000U

#endif /* __IQCORR_CTRL_CCK_MACRO__ */


/* macros for bb_agc_reg_map.BB_iqcorr_ctrl_cck */
#define INST_BB_AGC_REG_MAP__BB_IQCORR_CTRL_CCK__NUM                          1

/* macros for BlueprintGlobalNameSpace::cck_spur_mit */
#ifndef __CCK_SPUR_MIT_MACRO__
#define __CCK_SPUR_MIT_MACRO__

/* macros for field use_cck_spur_mit */
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__SHIFT                                 0
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__WIDTH                                 1
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__MASK                        0x00000001U
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__READ(src) (uint32_t)(src) & 0x00000001U
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CCK_SPUR_MIT__USE_CCK_SPUR_MIT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field spur_rssi_thr */
#define CCK_SPUR_MIT__SPUR_RSSI_THR__SHIFT                                    1
#define CCK_SPUR_MIT__SPUR_RSSI_THR__WIDTH                                    8
#define CCK_SPUR_MIT__SPUR_RSSI_THR__MASK                           0x000001feU
#define CCK_SPUR_MIT__SPUR_RSSI_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001feU) >> 1)
#define CCK_SPUR_MIT__SPUR_RSSI_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000001feU)
#define CCK_SPUR_MIT__SPUR_RSSI_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001feU) | (((uint32_t)(src) <<\
                    1) & 0x000001feU)
#define CCK_SPUR_MIT__SPUR_RSSI_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000001feU)))

/* macros for field cck_spur_freq */
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__SHIFT                                    9
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__WIDTH                                   20
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__MASK                           0x1ffffe00U
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1ffffe00U) >> 9)
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x1ffffe00U)
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1ffffe00U) | (((uint32_t)(src) <<\
                    9) & 0x1ffffe00U)
#define CCK_SPUR_MIT__CCK_SPUR_FREQ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x1ffffe00U)))

/* macros for field spur_filter_type */
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__SHIFT                                29
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__WIDTH                                 2
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__MASK                        0x60000000U
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x60000000U) >> 29)
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x60000000U)
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x60000000U) | (((uint32_t)(src) <<\
                    29) & 0x60000000U)
#define CCK_SPUR_MIT__SPUR_FILTER_TYPE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x60000000U)))
#define CCK_SPUR_MIT__TYPE                                             uint32_t
#define CCK_SPUR_MIT__READ                                          0x7fffffffU
#define CCK_SPUR_MIT__WRITE                                         0x7fffffffU

#endif /* __CCK_SPUR_MIT_MACRO__ */


/* macros for bb_agc_reg_map.BB_cck_spur_mit */
#define INST_BB_AGC_REG_MAP__BB_CCK_SPUR_MIT__NUM                             1

/* macros for BlueprintGlobalNameSpace::mrc_cck_ctrl */
#ifndef __MRC_CCK_CTRL_MACRO__
#define __MRC_CCK_CTRL_MACRO__

/* macros for field bbb_mrc_en */
#define MRC_CCK_CTRL__BBB_MRC_EN__SHIFT                                       0
#define MRC_CCK_CTRL__BBB_MRC_EN__WIDTH                                       1
#define MRC_CCK_CTRL__BBB_MRC_EN__MASK                              0x00000001U
#define MRC_CCK_CTRL__BBB_MRC_EN__READ(src)       (uint32_t)(src) & 0x00000001U
#define MRC_CCK_CTRL__BBB_MRC_EN__WRITE(src)    ((uint32_t)(src) & 0x00000001U)
#define MRC_CCK_CTRL__BBB_MRC_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define MRC_CCK_CTRL__BBB_MRC_EN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define MRC_CCK_CTRL__BBB_MRC_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define MRC_CCK_CTRL__BBB_MRC_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field agcdp_cck_mrc_mux_reg */
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__SHIFT                            1
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__WIDTH                            1
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__MASK                   0x00000002U
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_MUX_REG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field agcdp_cck_pd_accu_thr_hi */
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__SHIFT                         2
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__WIDTH                         3
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__MASK                0x0000001cU
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000001cU) >> 2)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000001cU)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001cU) | (((uint32_t)(src) <<\
                    2) & 0x0000001cU)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_HI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000001cU)))

/* macros for field agcdp_cck_pd_accu_thr_low */
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__SHIFT                        5
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__WIDTH                        3
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__MASK               0x000000e0U
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define MRC_CCK_CTRL__AGCDP_CCK_PD_ACCU_THR_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field agcdp_cck_barker_rssi_thr */
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__SHIFT                        8
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__WIDTH                        4
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__MASK               0x00000f00U
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define MRC_CCK_CTRL__AGCDP_CCK_BARKER_RSSI_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field agcdp_cck_mrc_bk_thr_hi */
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__SHIFT                         12
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__WIDTH                          5
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__MASK                 0x0001f000U
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_HI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field agcdp_cck_mrc_bk_thr_low */
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__SHIFT                        17
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__WIDTH                         5
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__MASK                0x003e0000U
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x003e0000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003e0000U) | (((uint32_t)(src) <<\
                    17) & 0x003e0000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MRC_BK_THR_LOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x003e0000U)))

/* macros for field agcdp_cck_min_value */
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__SHIFT                             22
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__WIDTH                              6
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__MASK                     0x0fc00000U
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fc00000U) >> 22)
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x0fc00000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x0fc00000U)
#define MRC_CCK_CTRL__AGCDP_CCK_MIN_VALUE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x0fc00000U)))
#define MRC_CCK_CTRL__TYPE                                             uint32_t
#define MRC_CCK_CTRL__READ                                          0x0fffffffU
#define MRC_CCK_CTRL__WRITE                                         0x0fffffffU

#endif /* __MRC_CCK_CTRL_MACRO__ */


/* macros for bb_agc_reg_map.BB_mrc_cck_ctrl */
#define INST_BB_AGC_REG_MAP__BB_MRC_CCK_CTRL__NUM                             1

/* macros for BlueprintGlobalNameSpace::cck_blocker_det */
#ifndef __CCK_BLOCKER_DET_MACRO__
#define __CCK_BLOCKER_DET_MACRO__

/* macros for field cck_freq_shift_blocker_detection */
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__SHIFT              0
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__WIDTH              1
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__MASK     0x00000001U
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CCK_BLOCKER_DET__CCK_FREQ_SHIFT_BLOCKER_DETECTION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cck_blocker_det_restart_weak_sig */
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__SHIFT              1
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__WIDTH              1
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__MASK     0x00000002U
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_RESTART_WEAK_SIG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cck_blocker_det_bksum_num */
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__SHIFT                     2
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__WIDTH                     4
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__MASK            0x0000003cU
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003cU) >> 2)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000003cU)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003cU) | (((uint32_t)(src) <<\
                    2) & 0x0000003cU)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_BKSUM_NUM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000003cU)))

/* macros for field bk_valid_delay */
#define CCK_BLOCKER_DET__BK_VALID_DELAY__SHIFT                                6
#define CCK_BLOCKER_DET__BK_VALID_DELAY__WIDTH                                3
#define CCK_BLOCKER_DET__BK_VALID_DELAY__MASK                       0x000001c0U
#define CCK_BLOCKER_DET__BK_VALID_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)
#define CCK_BLOCKER_DET__BK_VALID_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000001c0U)
#define CCK_BLOCKER_DET__BK_VALID_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001c0U) | (((uint32_t)(src) <<\
                    6) & 0x000001c0U)
#define CCK_BLOCKER_DET__BK_VALID_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000001c0U)))

/* macros for field cck_blocker_det_thr */
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__SHIFT                           9
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__WIDTH                           5
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__MASK                  0x00003e00U
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003e00U) >> 9)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00003e00U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003e00U) | (((uint32_t)(src) <<\
                    9) & 0x00003e00U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00003e00U)))

/* macros for field cck_blocker_det_delay_thr */
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__SHIFT                    14
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__WIDTH                     6
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__MASK            0x000fc000U
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fc000U) >> 14)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x000fc000U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fc000U) | (((uint32_t)(src) <<\
                    14) & 0x000fc000U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_DET_DELAY_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x000fc000U)))

/* macros for field cck_blocker_monitor_time */
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__SHIFT                     20
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__WIDTH                      6
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__MASK             0x03f00000U
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x03f00000U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03f00000U) | (((uint32_t)(src) <<\
                    20) & 0x03f00000U)
#define CCK_BLOCKER_DET__CCK_BLOCKER_MONITOR_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x03f00000U)))

/* macros for field skip_ramp_enable */
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__SHIFT                             26
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__WIDTH                              1
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__MASK                     0x04000000U
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define CCK_BLOCKER_DET__SKIP_RAMP_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field cck_det_ramp_thr */
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__SHIFT                             27
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__WIDTH                              5
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__MASK                     0xf8000000U
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf8000000U) >> 27)
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0xf8000000U)
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf8000000U) | (((uint32_t)(src) <<\
                    27) & 0xf8000000U)
#define CCK_BLOCKER_DET__CCK_DET_RAMP_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0xf8000000U)))
#define CCK_BLOCKER_DET__TYPE                                          uint32_t
#define CCK_BLOCKER_DET__READ                                       0xffffffffU
#define CCK_BLOCKER_DET__WRITE                                      0xffffffffU

#endif /* __CCK_BLOCKER_DET_MACRO__ */


/* macros for bb_agc_reg_map.BB_cck_blocker_det */
#define INST_BB_AGC_REG_MAP__BB_CCK_BLOCKER_DET__NUM                          1

/* macros for BlueprintGlobalNameSpace::rx_ocgain */
#ifndef __RX_OCGAIN_MACRO__
#define __RX_OCGAIN_MACRO__

/* macros for field gain_entry */
#define RX_OCGAIN__GAIN_ENTRY__SHIFT                                          0
#define RX_OCGAIN__GAIN_ENTRY__WIDTH                                         32
#define RX_OCGAIN__GAIN_ENTRY__MASK                                 0xffffffffU
#define RX_OCGAIN__GAIN_ENTRY__READ(src)          (uint32_t)(src) & 0xffffffffU
#define RX_OCGAIN__GAIN_ENTRY__WRITE(src)       ((uint32_t)(src) & 0xffffffffU)
#define RX_OCGAIN__GAIN_ENTRY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define RX_OCGAIN__GAIN_ENTRY__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define RX_OCGAIN__TYPE                                                uint32_t
#define RX_OCGAIN__READ                                             0xffffffffU
#define RX_OCGAIN__WRITE                                            0xffffffffU

#endif /* __RX_OCGAIN_MACRO__ */


/* macros for bb_agc_reg_map.BB_rx_ocgain */
#define INST_BB_AGC_REG_MAP__BB_RX_OCGAIN__NUM                              128

/* macros for BlueprintGlobalNameSpace::gen_controls */
#ifndef __GEN_CONTROLS_MACRO__
#define __GEN_CONTROLS_MACRO__

/* macros for field dyn_bw */
#define GEN_CONTROLS__DYN_BW__SHIFT                                           0
#define GEN_CONTROLS__DYN_BW__WIDTH                                           2
#define GEN_CONTROLS__DYN_BW__MASK                                  0x00000003U
#define GEN_CONTROLS__DYN_BW__READ(src)           (uint32_t)(src) & 0x00000003U
#define GEN_CONTROLS__DYN_BW__WRITE(src)        ((uint32_t)(src) & 0x00000003U)
#define GEN_CONTROLS__DYN_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define GEN_CONTROLS__DYN_BW__VERIFY(src) (!(((uint32_t)(src) & ~0x00000003U)))

/* macros for field dyn_pri_chn */
#define GEN_CONTROLS__DYN_PRI_CHN__SHIFT                                      2
#define GEN_CONTROLS__DYN_PRI_CHN__WIDTH                                      3
#define GEN_CONTROLS__DYN_PRI_CHN__MASK                             0x0000001cU
#define GEN_CONTROLS__DYN_PRI_CHN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000001cU) >> 2)
#define GEN_CONTROLS__DYN_PRI_CHN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000001cU)
#define GEN_CONTROLS__DYN_PRI_CHN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001cU) | (((uint32_t)(src) <<\
                    2) & 0x0000001cU)
#define GEN_CONTROLS__DYN_PRI_CHN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000001cU)))

/* macros for field dyn_chn_gap */
#define GEN_CONTROLS__DYN_CHN_GAP__SHIFT                                      5
#define GEN_CONTROLS__DYN_CHN_GAP__WIDTH                                      1
#define GEN_CONTROLS__DYN_CHN_GAP__MASK                             0x00000020U
#define GEN_CONTROLS__DYN_CHN_GAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define GEN_CONTROLS__DYN_CHN_GAP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define GEN_CONTROLS__DYN_CHN_GAP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define GEN_CONTROLS__DYN_CHN_GAP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define GEN_CONTROLS__DYN_CHN_GAP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define GEN_CONTROLS__DYN_CHN_GAP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field dyn_non_contig */
#define GEN_CONTROLS__DYN_NON_CONTIG__SHIFT                                   6
#define GEN_CONTROLS__DYN_NON_CONTIG__WIDTH                                   1
#define GEN_CONTROLS__DYN_NON_CONTIG__MASK                          0x00000040U
#define GEN_CONTROLS__DYN_NON_CONTIG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define GEN_CONTROLS__DYN_NON_CONTIG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define GEN_CONTROLS__DYN_NON_CONTIG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define GEN_CONTROLS__DYN_NON_CONTIG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define GEN_CONTROLS__DYN_NON_CONTIG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define GEN_CONTROLS__DYN_NON_CONTIG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field vht_enable */
#define GEN_CONTROLS__VHT_ENABLE__SHIFT                                       7
#define GEN_CONTROLS__VHT_ENABLE__WIDTH                                       1
#define GEN_CONTROLS__VHT_ENABLE__MASK                              0x00000080U
#define GEN_CONTROLS__VHT_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define GEN_CONTROLS__VHT_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define GEN_CONTROLS__VHT_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define GEN_CONTROLS__VHT_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define GEN_CONTROLS__VHT_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define GEN_CONTROLS__VHT_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field allow_short_gi */
#define GEN_CONTROLS__ALLOW_SHORT_GI__SHIFT                                   8
#define GEN_CONTROLS__ALLOW_SHORT_GI__WIDTH                                   1
#define GEN_CONTROLS__ALLOW_SHORT_GI__MASK                          0x00000100U
#define GEN_CONTROLS__ALLOW_SHORT_GI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define GEN_CONTROLS__ALLOW_SHORT_GI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define GEN_CONTROLS__ALLOW_SHORT_GI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define GEN_CONTROLS__ALLOW_SHORT_GI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define GEN_CONTROLS__ALLOW_SHORT_GI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define GEN_CONTROLS__ALLOW_SHORT_GI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field cf_2_chains_use_walsh */
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__SHIFT                            9
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__WIDTH                            1
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__MASK                   0x00000200U
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define GEN_CONTROLS__CF_2_CHAINS_USE_WALSH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field cf_3_chains_use_walsh */
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__SHIFT                           10
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__WIDTH                            1
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__MASK                   0x00000400U
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define GEN_CONTROLS__CF_3_CHAINS_USE_WALSH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field gf_enable */
#define GEN_CONTROLS__GF_ENABLE__SHIFT                                       11
#define GEN_CONTROLS__GF_ENABLE__WIDTH                                        1
#define GEN_CONTROLS__GF_ENABLE__MASK                               0x00000800U
#define GEN_CONTROLS__GF_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define GEN_CONTROLS__GF_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define GEN_CONTROLS__GF_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define GEN_CONTROLS__GF_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define GEN_CONTROLS__GF_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define GEN_CONTROLS__GF_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field enable_dac_async_fifo */
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__SHIFT                           12
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__WIDTH                            1
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__MASK                   0x00001000U
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define GEN_CONTROLS__ENABLE_DAC_ASYNC_FIFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field enable_adc_async_fifo */
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__SHIFT                           13
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__WIDTH                            1
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__MASK                   0x00002000U
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define GEN_CONTROLS__ENABLE_ADC_ASYNC_FIFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field bond_opt_chain_sel */
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__SHIFT                              14
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__WIDTH                               1
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__MASK                      0x00004000U
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define GEN_CONTROLS__BOND_OPT_CHAIN_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field static20_mode_ht40_packet_handling */
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__SHIFT              15
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__WIDTH               1
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__MASK      0x00008000U
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_HANDLING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field static20_mode_ht40_packet_error_rpt */
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__SHIFT             16
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__WIDTH              1
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__MASK     0x00010000U
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define GEN_CONTROLS__STATIC20_MODE_HT40_PACKET_ERROR_RPT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field enable_csd_phase_dithering */
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__SHIFT                      17
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__WIDTH                       1
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__MASK              0x00020000U
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define GEN_CONTROLS__ENABLE_CSD_PHASE_DITHERING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field unsupp_ht_rate_threshold */
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__SHIFT                        18
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__WIDTH                         7
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__MASK                0x01fc0000U
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fc0000U) >> 18)
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x01fc0000U)
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x01fc0000U)
#define GEN_CONTROLS__UNSUPP_HT_RATE_THRESHOLD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x01fc0000U)))

/* macros for field enable_err_tx_chain_mask_zero */
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__SHIFT                   25
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__WIDTH                    1
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__MASK           0x02000000U
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define GEN_CONTROLS__ENABLE_ERR_TX_CHAIN_MASK_ZERO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field enable_err_extra_sym_mismatch */
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__SHIFT                   26
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__WIDTH                    1
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__MASK           0x04000000U
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define GEN_CONTROLS__ENABLE_ERR_EXTRA_SYM_MISMATCH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field enable_err_lsig_length_check */
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__SHIFT                    27
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__WIDTH                     1
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__MASK            0x08000000U
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define GEN_CONTROLS__ENABLE_ERR_LSIG_LENGTH_CHECK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field enable_err_tx_bw_gt_dyn_bw */
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__SHIFT                      28
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__WIDTH                       1
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__MASK              0x10000000U
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define GEN_CONTROLS__ENABLE_ERR_TX_BW_GT_DYN_BW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field enable_err_tx_illegal_rate */
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__SHIFT                      29
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__WIDTH                       1
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__MASK              0x20000000U
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define GEN_CONTROLS__ENABLE_ERR_TX_ILLEGAL_RATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)
#define GEN_CONTROLS__TYPE                                             uint32_t
#define GEN_CONTROLS__READ                                          0x3fffffffU
#define GEN_CONTROLS__WRITE                                         0x3fffffffU

#endif /* __GEN_CONTROLS_MACRO__ */


/* macros for bb_sm_reg_map.BB_gen_controls */
#define INST_BB_SM_REG_MAP__BB_GEN_CONTROLS__NUM                              1

/* macros for BlueprintGlobalNameSpace::modes_select */
#ifndef __MODES_SELECT_MACRO__
#define __MODES_SELECT_MACRO__

/* macros for field cck_mode */
#define MODES_SELECT__CCK_MODE__SHIFT                                         0
#define MODES_SELECT__CCK_MODE__WIDTH                                         1
#define MODES_SELECT__CCK_MODE__MASK                                0x00000001U
#define MODES_SELECT__CCK_MODE__READ(src)         (uint32_t)(src) & 0x00000001U
#define MODES_SELECT__CCK_MODE__WRITE(src)      ((uint32_t)(src) & 0x00000001U)
#define MODES_SELECT__CCK_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define MODES_SELECT__CCK_MODE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define MODES_SELECT__CCK_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define MODES_SELECT__CCK_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field dyn_ofdm_cck_mode */
#define MODES_SELECT__DYN_OFDM_CCK_MODE__SHIFT                                2
#define MODES_SELECT__DYN_OFDM_CCK_MODE__WIDTH                                1
#define MODES_SELECT__DYN_OFDM_CCK_MODE__MASK                       0x00000004U
#define MODES_SELECT__DYN_OFDM_CCK_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define MODES_SELECT__DYN_OFDM_CCK_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define MODES_SELECT__DYN_OFDM_CCK_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define MODES_SELECT__DYN_OFDM_CCK_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define MODES_SELECT__DYN_OFDM_CCK_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define MODES_SELECT__DYN_OFDM_CCK_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field half_rate_mode */
#define MODES_SELECT__HALF_RATE_MODE__SHIFT                                   5
#define MODES_SELECT__HALF_RATE_MODE__WIDTH                                   1
#define MODES_SELECT__HALF_RATE_MODE__MASK                          0x00000020U
#define MODES_SELECT__HALF_RATE_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define MODES_SELECT__HALF_RATE_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define MODES_SELECT__HALF_RATE_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define MODES_SELECT__HALF_RATE_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define MODES_SELECT__HALF_RATE_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define MODES_SELECT__HALF_RATE_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field quarter_rate_mode */
#define MODES_SELECT__QUARTER_RATE_MODE__SHIFT                                6
#define MODES_SELECT__QUARTER_RATE_MODE__WIDTH                                1
#define MODES_SELECT__QUARTER_RATE_MODE__MASK                       0x00000040U
#define MODES_SELECT__QUARTER_RATE_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define MODES_SELECT__QUARTER_RATE_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define MODES_SELECT__QUARTER_RATE_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define MODES_SELECT__QUARTER_RATE_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define MODES_SELECT__QUARTER_RATE_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define MODES_SELECT__QUARTER_RATE_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field mac_clk_mode */
#define MODES_SELECT__MAC_CLK_MODE__SHIFT                                     7
#define MODES_SELECT__MAC_CLK_MODE__WIDTH                                     1
#define MODES_SELECT__MAC_CLK_MODE__MASK                            0x00000080U
#define MODES_SELECT__MAC_CLK_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define MODES_SELECT__MAC_CLK_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define MODES_SELECT__MAC_CLK_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define MODES_SELECT__MAC_CLK_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define MODES_SELECT__MAC_CLK_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define MODES_SELECT__MAC_CLK_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field disable_dyn_cck_det */
#define MODES_SELECT__DISABLE_DYN_CCK_DET__SHIFT                              8
#define MODES_SELECT__DISABLE_DYN_CCK_DET__WIDTH                              1
#define MODES_SELECT__DISABLE_DYN_CCK_DET__MASK                     0x00000100U
#define MODES_SELECT__DISABLE_DYN_CCK_DET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define MODES_SELECT__DISABLE_DYN_CCK_DET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define MODES_SELECT__DISABLE_DYN_CCK_DET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define MODES_SELECT__DISABLE_DYN_CCK_DET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define MODES_SELECT__DISABLE_DYN_CCK_DET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define MODES_SELECT__DISABLE_DYN_CCK_DET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ovsamp_clk_mode */
#define MODES_SELECT__OVSAMP_CLK_MODE__SHIFT                                 10
#define MODES_SELECT__OVSAMP_CLK_MODE__WIDTH                                  1
#define MODES_SELECT__OVSAMP_CLK_MODE__MASK                         0x00000400U
#define MODES_SELECT__OVSAMP_CLK_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define MODES_SELECT__OVSAMP_CLK_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define MODES_SELECT__OVSAMP_CLK_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define MODES_SELECT__OVSAMP_CLK_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define MODES_SELECT__OVSAMP_CLK_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define MODES_SELECT__OVSAMP_CLK_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field skip_rx_grp_id_0 */
#define MODES_SELECT__SKIP_RX_GRP_ID_0__SHIFT                                11
#define MODES_SELECT__SKIP_RX_GRP_ID_0__WIDTH                                 1
#define MODES_SELECT__SKIP_RX_GRP_ID_0__MASK                        0x00000800U
#define MODES_SELECT__SKIP_RX_GRP_ID_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define MODES_SELECT__SKIP_RX_GRP_ID_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define MODES_SELECT__SKIP_RX_GRP_ID_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define MODES_SELECT__SKIP_RX_GRP_ID_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define MODES_SELECT__SKIP_RX_GRP_ID_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define MODES_SELECT__SKIP_RX_GRP_ID_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field skip_rx_grp_id_63 */
#define MODES_SELECT__SKIP_RX_GRP_ID_63__SHIFT                               12
#define MODES_SELECT__SKIP_RX_GRP_ID_63__WIDTH                                1
#define MODES_SELECT__SKIP_RX_GRP_ID_63__MASK                       0x00001000U
#define MODES_SELECT__SKIP_RX_GRP_ID_63__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define MODES_SELECT__SKIP_RX_GRP_ID_63__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define MODES_SELECT__SKIP_RX_GRP_ID_63__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define MODES_SELECT__SKIP_RX_GRP_ID_63__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define MODES_SELECT__SKIP_RX_GRP_ID_63__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define MODES_SELECT__SKIP_RX_GRP_ID_63__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field en_err_vht_rx_siga_unsup */
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__SHIFT                        13
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__WIDTH                         1
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__MASK                0x00002000U
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define MODES_SELECT__EN_ERR_VHT_RX_SIGA_UNSUP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field en_err_vht_lsig_len_invalid */
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__SHIFT                     14
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__WIDTH                      1
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__MASK             0x00004000U
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define MODES_SELECT__EN_ERR_VHT_LSIG_LEN_INVALID__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field en_err_vht_rx_ndp_or_zlf */
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__SHIFT                        15
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__WIDTH                         1
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__MASK                0x00008000U
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define MODES_SELECT__EN_ERR_VHT_RX_NDP_OR_ZLF__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field en_err_vht_rx_nsym_lt_zero */
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__SHIFT                      16
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__WIDTH                       1
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__MASK              0x00010000U
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define MODES_SELECT__EN_ERR_VHT_RX_NSYM_LT_ZERO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field en_err_vht_grp1to62 */
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__SHIFT                             17
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__WIDTH                              1
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__MASK                     0x00020000U
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define MODES_SELECT__EN_ERR_VHT_GRP1TO62__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)
#define MODES_SELECT__TYPE                                             uint32_t
#define MODES_SELECT__READ                                          0x0003fde5U
#define MODES_SELECT__WRITE                                         0x0003fde5U

#endif /* __MODES_SELECT_MACRO__ */


/* macros for bb_sm_reg_map.BB_modes_select */
#define INST_BB_SM_REG_MAP__BB_MODES_SELECT__NUM                              1

/* macros for BlueprintGlobalNameSpace::active */
#ifndef __ACTIVE_MACRO__
#define __ACTIVE_MACRO__

/* macros for field cf_active */
#define ACTIVE__CF_ACTIVE__SHIFT                                              0
#define ACTIVE__CF_ACTIVE__WIDTH                                              1
#define ACTIVE__CF_ACTIVE__MASK                                     0x00000001U
#define ACTIVE__CF_ACTIVE__READ(src)              (uint32_t)(src) & 0x00000001U
#define ACTIVE__CF_ACTIVE__WRITE(src)           ((uint32_t)(src) & 0x00000001U)
#define ACTIVE__CF_ACTIVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define ACTIVE__CF_ACTIVE__VERIFY(src)    (!(((uint32_t)(src) & ~0x00000001U)))
#define ACTIVE__CF_ACTIVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define ACTIVE__CF_ACTIVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)
#define ACTIVE__TYPE                                                   uint32_t
#define ACTIVE__READ                                                0x00000001U
#define ACTIVE__WRITE                                               0x00000001U

#endif /* __ACTIVE_MACRO__ */


/* macros for bb_sm_reg_map.BB_active */
#define INST_BB_SM_REG_MAP__BB_ACTIVE__NUM                                    1

/* macros for BlueprintGlobalNameSpace::spectral_scan */
#ifndef __SPECTRAL_SCAN_MACRO__
#define __SPECTRAL_SCAN_MACRO__

/* macros for field spectral_scan_ena */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__SHIFT                               0
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__WIDTH                               1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__MASK                      0x00000001U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field spectral_scan_active */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__SHIFT                            1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__WIDTH                            1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__MASK                   0x00000002U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_ACTIVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field spectral_scan_fft_size */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__SHIFT                          4
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__WIDTH                          4
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__MASK                 0x000000f0U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_FFT_SIZE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field spectral_scan_period */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__SHIFT                            8
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__WIDTH                            8
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__MASK                   0x0000ff00U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PERIOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field spectral_scan_count */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__SHIFT                            16
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__WIDTH                            12
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__MASK                    0x0fff0000U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fff0000U) >> 16)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x0fff0000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fff0000U) | (((uint32_t)(src) <<\
                    16) & 0x0fff0000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_COUNT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x0fff0000U)))

/* macros for field spectral_scan_priority */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__SHIFT                         29
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__WIDTH                          1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__MASK                 0x20000000U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_PRIORITY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field spectral_scan_gc_ena */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__SHIFT                           30
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__WIDTH                            1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__MASK                   0x40000000U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_GC_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field spectral_scan_restart_ena */
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__SHIFT                      31
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__WIDTH                       1
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__MASK              0x80000000U
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define SPECTRAL_SCAN__SPECTRAL_SCAN_RESTART_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define SPECTRAL_SCAN__TYPE                                            uint32_t
#define SPECTRAL_SCAN__READ                                         0xeffffff3U
#define SPECTRAL_SCAN__WRITE                                        0xeffffff3U

#endif /* __SPECTRAL_SCAN_MACRO__ */


/* macros for bb_sm_reg_map.BB_spectral_scan */
#define INST_BB_SM_REG_MAP__BB_SPECTRAL_SCAN__NUM                             1

/* macros for BlueprintGlobalNameSpace::search_start_delay */
#ifndef __SEARCH_START_DELAY_MACRO__
#define __SEARCH_START_DELAY_MACRO__

/* macros for field search_start_delay_rifs */
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__SHIFT                    0
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__WIDTH                   12
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__MASK           0x00000fffU
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define SEARCH_START_DELAY__SEARCH_START_DELAY_RIFS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field search_start_delay_sifs */
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__SHIFT                   16
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__WIDTH                   12
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__MASK           0x0fff0000U
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fff0000U) >> 16)
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x0fff0000U)
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fff0000U) | (((uint32_t)(src) <<\
                    16) & 0x0fff0000U)
#define SEARCH_START_DELAY__SEARCH_START_DELAY_SIFS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x0fff0000U)))

/* macros for field search_start_mask_sifs */
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__SHIFT                    28
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__WIDTH                     4
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__MASK            0xf0000000U
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf0000000U) >> 28)
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0xf0000000U)
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf0000000U) | (((uint32_t)(src) <<\
                    28) & 0xf0000000U)
#define SEARCH_START_DELAY__SEARCH_START_MASK_SIFS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0xf0000000U)))
#define SEARCH_START_DELAY__TYPE                                       uint32_t
#define SEARCH_START_DELAY__READ                                    0xffff0fffU
#define SEARCH_START_DELAY__WRITE                                   0xffff0fffU

#endif /* __SEARCH_START_DELAY_MACRO__ */


/* macros for bb_sm_reg_map.BB_search_start_delay */
#define INST_BB_SM_REG_MAP__BB_SEARCH_START_DELAY__NUM                        1

/* macros for BlueprintGlobalNameSpace::max_rx_length */
#ifndef __MAX_RX_LENGTH_MACRO__
#define __MAX_RX_LENGTH_MACRO__

/* macros for field max_rx_length */
#define MAX_RX_LENGTH__MAX_RX_LENGTH__SHIFT                                   0
#define MAX_RX_LENGTH__MAX_RX_LENGTH__WIDTH                                  12
#define MAX_RX_LENGTH__MAX_RX_LENGTH__MASK                          0x00000fffU
#define MAX_RX_LENGTH__MAX_RX_LENGTH__READ(src)   (uint32_t)(src) & 0x00000fffU
#define MAX_RX_LENGTH__MAX_RX_LENGTH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define MAX_RX_LENGTH__MAX_RX_LENGTH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define MAX_RX_LENGTH__MAX_RX_LENGTH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field max_ht_length */
#define MAX_RX_LENGTH__MAX_HT_LENGTH__SHIFT                                  12
#define MAX_RX_LENGTH__MAX_HT_LENGTH__WIDTH                                  18
#define MAX_RX_LENGTH__MAX_HT_LENGTH__MASK                          0x3ffff000U
#define MAX_RX_LENGTH__MAX_HT_LENGTH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ffff000U) >> 12)
#define MAX_RX_LENGTH__MAX_HT_LENGTH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x3ffff000U)
#define MAX_RX_LENGTH__MAX_HT_LENGTH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ffff000U) | (((uint32_t)(src) <<\
                    12) & 0x3ffff000U)
#define MAX_RX_LENGTH__MAX_HT_LENGTH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x3ffff000U)))

/* macros for field max_ht_duration */
#define MAX_RX_LENGTH__MAX_HT_DURATION__SHIFT                                30
#define MAX_RX_LENGTH__MAX_HT_DURATION__WIDTH                                 2
#define MAX_RX_LENGTH__MAX_HT_DURATION__MASK                        0xc0000000U
#define MAX_RX_LENGTH__MAX_HT_DURATION__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define MAX_RX_LENGTH__MAX_HT_DURATION__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define MAX_RX_LENGTH__MAX_HT_DURATION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define MAX_RX_LENGTH__MAX_HT_DURATION__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define MAX_RX_LENGTH__TYPE                                            uint32_t
#define MAX_RX_LENGTH__READ                                         0xffffffffU
#define MAX_RX_LENGTH__WRITE                                        0xffffffffU

#endif /* __MAX_RX_LENGTH_MACRO__ */


/* macros for bb_sm_reg_map.BB_max_rx_length */
#define INST_BB_SM_REG_MAP__BB_MAX_RX_LENGTH__NUM                             1

/* macros for BlueprintGlobalNameSpace::frame_control */
#ifndef __FRAME_CONTROL_MACRO__
#define __FRAME_CONTROL_MACRO__

/* macros for field cf_overlap_window */
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__SHIFT                               0
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__WIDTH                               2
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__MASK                      0x00000003U
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define FRAME_CONTROL__CF_OVERLAP_WINDOW__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field cf_tx_clip */
#define FRAME_CONTROL__CF_TX_CLIP__SHIFT                                      3
#define FRAME_CONTROL__CF_TX_CLIP__WIDTH                                      3
#define FRAME_CONTROL__CF_TX_CLIP__MASK                             0x00000038U
#define FRAME_CONTROL__CF_TX_CLIP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)
#define FRAME_CONTROL__CF_TX_CLIP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000038U)
#define FRAME_CONTROL__CF_TX_CLIP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000038U) | (((uint32_t)(src) <<\
                    3) & 0x00000038U)
#define FRAME_CONTROL__CF_TX_CLIP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000038U)))

/* macros for field cf_tx_doublesamp_dac */
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__SHIFT                            6
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__WIDTH                            2
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__MASK                   0x000000c0U
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define FRAME_CONTROL__CF_TX_DOUBLESAMP_DAC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field tx_end_adjust */
#define FRAME_CONTROL__TX_END_ADJUST__SHIFT                                   8
#define FRAME_CONTROL__TX_END_ADJUST__WIDTH                                   8
#define FRAME_CONTROL__TX_END_ADJUST__MASK                          0x0000ff00U
#define FRAME_CONTROL__TX_END_ADJUST__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define FRAME_CONTROL__TX_END_ADJUST__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define FRAME_CONTROL__TX_END_ADJUST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define FRAME_CONTROL__TX_END_ADJUST__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field prepend_chan_info */
#define FRAME_CONTROL__PREPEND_CHAN_INFO__SHIFT                              16
#define FRAME_CONTROL__PREPEND_CHAN_INFO__WIDTH                               1
#define FRAME_CONTROL__PREPEND_CHAN_INFO__MASK                      0x00010000U
#define FRAME_CONTROL__PREPEND_CHAN_INFO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define FRAME_CONTROL__PREPEND_CHAN_INFO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define FRAME_CONTROL__PREPEND_CHAN_INFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define FRAME_CONTROL__PREPEND_CHAN_INFO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define FRAME_CONTROL__PREPEND_CHAN_INFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define FRAME_CONTROL__PREPEND_CHAN_INFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field short_high_par_norm */
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__SHIFT                            17
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__WIDTH                             1
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__MASK                    0x00020000U
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define FRAME_CONTROL__SHORT_HIGH_PAR_NORM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field en_err_green_field */
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__SHIFT                             18
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__WIDTH                              1
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__MASK                     0x00040000U
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define FRAME_CONTROL__EN_ERR_GREEN_FIELD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field en_err_static20_mode_ht40_packet */
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__SHIFT               19
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__WIDTH                1
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__MASK       0x00080000U
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define FRAME_CONTROL__EN_ERR_STATIC20_MODE_HT40_PACKET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field en_err_ofdm_xcorr */
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__SHIFT                              20
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__WIDTH                               1
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__MASK                      0x00100000U
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define FRAME_CONTROL__EN_ERR_OFDM_XCORR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field en_err_long_sc_thr */
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__SHIFT                             21
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__WIDTH                              1
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__MASK                     0x00200000U
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define FRAME_CONTROL__EN_ERR_LONG_SC_THR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field en_err_tim_long1 */
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__SHIFT                               22
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__WIDTH                                1
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__MASK                       0x00400000U
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define FRAME_CONTROL__EN_ERR_TIM_LONG1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field en_err_tim_early_trig */
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__SHIFT                          23
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__WIDTH                           1
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__MASK                  0x00800000U
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define FRAME_CONTROL__EN_ERR_TIM_EARLY_TRIG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field en_err_tim_timeout */
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__SHIFT                             24
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__WIDTH                              1
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__MASK                     0x01000000U
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define FRAME_CONTROL__EN_ERR_TIM_TIMEOUT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field en_err_signal_parity */
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__SHIFT                           25
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__WIDTH                            1
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__MASK                   0x02000000U
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define FRAME_CONTROL__EN_ERR_SIGNAL_PARITY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field en_err_rate_illegal */
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__SHIFT                            26
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__WIDTH                             1
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__MASK                    0x04000000U
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define FRAME_CONTROL__EN_ERR_RATE_ILLEGAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field en_err_length_illegal */
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__SHIFT                          27
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__WIDTH                           1
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__MASK                  0x08000000U
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define FRAME_CONTROL__EN_ERR_LENGTH_ILLEGAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field no_6mbps_service_err */
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__SHIFT                           28
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__WIDTH                            1
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__MASK                   0x10000000U
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define FRAME_CONTROL__NO_6MBPS_SERVICE_ERR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field en_err_service */
#define FRAME_CONTROL__EN_ERR_SERVICE__SHIFT                                 29
#define FRAME_CONTROL__EN_ERR_SERVICE__WIDTH                                  1
#define FRAME_CONTROL__EN_ERR_SERVICE__MASK                         0x20000000U
#define FRAME_CONTROL__EN_ERR_SERVICE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define FRAME_CONTROL__EN_ERR_SERVICE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define FRAME_CONTROL__EN_ERR_SERVICE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define FRAME_CONTROL__EN_ERR_SERVICE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define FRAME_CONTROL__EN_ERR_SERVICE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define FRAME_CONTROL__EN_ERR_SERVICE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field en_err_tx_underrun */
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__SHIFT                             30
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__WIDTH                              1
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__MASK                     0x40000000U
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define FRAME_CONTROL__EN_ERR_TX_UNDERRUN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field en_err_rx_abort */
#define FRAME_CONTROL__EN_ERR_RX_ABORT__SHIFT                                31
#define FRAME_CONTROL__EN_ERR_RX_ABORT__WIDTH                                 1
#define FRAME_CONTROL__EN_ERR_RX_ABORT__MASK                        0x80000000U
#define FRAME_CONTROL__EN_ERR_RX_ABORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define FRAME_CONTROL__EN_ERR_RX_ABORT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define FRAME_CONTROL__EN_ERR_RX_ABORT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define FRAME_CONTROL__EN_ERR_RX_ABORT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define FRAME_CONTROL__EN_ERR_RX_ABORT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define FRAME_CONTROL__EN_ERR_RX_ABORT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define FRAME_CONTROL__TYPE                                            uint32_t
#define FRAME_CONTROL__READ                                         0xfffffffbU
#define FRAME_CONTROL__WRITE                                        0xfffffffbU

#endif /* __FRAME_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_frame_control */
#define INST_BB_SM_REG_MAP__BB_FRAME_CONTROL__NUM                             1

/* macros for BlueprintGlobalNameSpace::rfbus_request */
#ifndef __RFBUS_REQUEST_MACRO__
#define __RFBUS_REQUEST_MACRO__

/* macros for field rfbus_request */
#define RFBUS_REQUEST__RFBUS_REQUEST__SHIFT                                   0
#define RFBUS_REQUEST__RFBUS_REQUEST__WIDTH                                   1
#define RFBUS_REQUEST__RFBUS_REQUEST__MASK                          0x00000001U
#define RFBUS_REQUEST__RFBUS_REQUEST__READ(src)   (uint32_t)(src) & 0x00000001U
#define RFBUS_REQUEST__RFBUS_REQUEST__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RFBUS_REQUEST__RFBUS_REQUEST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RFBUS_REQUEST__RFBUS_REQUEST__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RFBUS_REQUEST__RFBUS_REQUEST__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RFBUS_REQUEST__RFBUS_REQUEST__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)
#define RFBUS_REQUEST__TYPE                                            uint32_t
#define RFBUS_REQUEST__READ                                         0x00000001U
#define RFBUS_REQUEST__WRITE                                        0x00000001U

#endif /* __RFBUS_REQUEST_MACRO__ */


/* macros for bb_sm_reg_map.BB_rfbus_request */
#define INST_BB_SM_REG_MAP__BB_RFBUS_REQUEST__NUM                             1

/* macros for BlueprintGlobalNameSpace::rfbus_grant */
#ifndef __RFBUS_GRANT_MACRO__
#define __RFBUS_GRANT_MACRO__

/* macros for field rfbus_grant */
#define RFBUS_GRANT__RFBUS_GRANT__SHIFT                                       0
#define RFBUS_GRANT__RFBUS_GRANT__WIDTH                                       1
#define RFBUS_GRANT__RFBUS_GRANT__MASK                              0x00000001U
#define RFBUS_GRANT__RFBUS_GRANT__READ(src)       (uint32_t)(src) & 0x00000001U
#define RFBUS_GRANT__RFBUS_GRANT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RFBUS_GRANT__RFBUS_GRANT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field bt_ant */
#define RFBUS_GRANT__BT_ANT__SHIFT                                            1
#define RFBUS_GRANT__BT_ANT__WIDTH                                            1
#define RFBUS_GRANT__BT_ANT__MASK                                   0x00000002U
#define RFBUS_GRANT__BT_ANT__READ(src)   (((uint32_t)(src) & 0x00000002U) >> 1)
#define RFBUS_GRANT__BT_ANT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define RFBUS_GRANT__BT_ANT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)
#define RFBUS_GRANT__TYPE                                              uint32_t
#define RFBUS_GRANT__READ                                           0x00000003U

#endif /* __RFBUS_GRANT_MACRO__ */


/* macros for bb_sm_reg_map.BB_rfbus_grant */
#define INST_BB_SM_REG_MAP__BB_RFBUS_GRANT__NUM                               1

/* macros for BlueprintGlobalNameSpace::rifs */
#ifndef __RIFS_MACRO__
#define __RIFS_MACRO__

/* macros for field rifs_eco_disable */
#define RIFS__RIFS_ECO_DISABLE__SHIFT                                         0
#define RIFS__RIFS_ECO_DISABLE__WIDTH                                        24
#define RIFS__RIFS_ECO_DISABLE__MASK                                0x00ffffffU
#define RIFS__RIFS_ECO_DISABLE__READ(src)         (uint32_t)(src) & 0x00ffffffU
#define RIFS__RIFS_ECO_DISABLE__WRITE(src)      ((uint32_t)(src) & 0x00ffffffU)
#define RIFS__RIFS_ECO_DISABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define RIFS__RIFS_ECO_DISABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))

/* macros for field enable_reset_tdomain */
#define RIFS__ENABLE_RESET_TDOMAIN__SHIFT                                    26
#define RIFS__ENABLE_RESET_TDOMAIN__WIDTH                                     1
#define RIFS__ENABLE_RESET_TDOMAIN__MASK                            0x04000000U
#define RIFS__ENABLE_RESET_TDOMAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define RIFS__ENABLE_RESET_TDOMAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define RIFS__ENABLE_RESET_TDOMAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define RIFS__ENABLE_RESET_TDOMAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define RIFS__ENABLE_RESET_TDOMAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define RIFS__ENABLE_RESET_TDOMAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field disable_rx_mask_mac_wait */
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__SHIFT                                27
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__WIDTH                                 1
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__MASK                        0x08000000U
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define RIFS__DISABLE_RX_MASK_MAC_WAIT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)
#define RIFS__TYPE                                                     uint32_t
#define RIFS__READ                                                  0x0cffffffU
#define RIFS__WRITE                                                 0x0cffffffU

#endif /* __RIFS_MACRO__ */


/* macros for bb_sm_reg_map.BB_rifs */
#define INST_BB_SM_REG_MAP__BB_RIFS__NUM                                      1

/* macros for BlueprintGlobalNameSpace::rx_clear_delay */
#ifndef __RX_CLEAR_DELAY_MACRO__
#define __RX_CLEAR_DELAY_MACRO__

/* macros for field ofdm_rx_clear_delay */
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__SHIFT                            0
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__WIDTH                           10
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__MASK                   0x000003ffU
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define RX_CLEAR_DELAY__OFDM_RX_CLEAR_DELAY__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))
#define RX_CLEAR_DELAY__TYPE                                           uint32_t
#define RX_CLEAR_DELAY__READ                                        0x000003ffU
#define RX_CLEAR_DELAY__WRITE                                       0x000003ffU

#endif /* __RX_CLEAR_DELAY_MACRO__ */


/* macros for bb_sm_reg_map.BB_rx_clear_delay */
#define INST_BB_SM_REG_MAP__BB_RX_CLEAR_DELAY__NUM                            1

/* macros for BlueprintGlobalNameSpace::analog_power_on_time */
#ifndef __ANALOG_POWER_ON_TIME_MACRO__
#define __ANALOG_POWER_ON_TIME_MACRO__

/* macros for field active_to_receive */
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__SHIFT                        0
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__WIDTH                       14
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__MASK               0x00003fffU
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00003fffU
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00003fffU)
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003fffU) | ((uint32_t)(src) &\
                    0x00003fffU)
#define ANALOG_POWER_ON_TIME__ACTIVE_TO_RECEIVE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00003fffU)))
#define ANALOG_POWER_ON_TIME__TYPE                                     uint32_t
#define ANALOG_POWER_ON_TIME__READ                                  0x00003fffU
#define ANALOG_POWER_ON_TIME__WRITE                                 0x00003fffU

#endif /* __ANALOG_POWER_ON_TIME_MACRO__ */


/* macros for bb_sm_reg_map.BB_analog_power_on_time */
#define INST_BB_SM_REG_MAP__BB_ANALOG_POWER_ON_TIME__NUM                      1

/* macros for BlueprintGlobalNameSpace::tx_timing_1 */
#ifndef __TX_TIMING_1_MACRO__
#define __TX_TIMING_1_MACRO__

/* macros for field tx_frame_to_adc_off */
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__SHIFT                               0
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__WIDTH                               8
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__MASK                      0x000000ffU
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_TIMING_1__TX_FRAME_TO_ADC_OFF__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_frame_to_a2_rx_off */
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__SHIFT                             8
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__WIDTH                             8
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__MASK                    0x0000ff00U
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_TIMING_1__TX_FRAME_TO_A2_RX_OFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field tx_frame_to_dac_on */
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__SHIFT                               16
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__WIDTH                                8
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__MASK                       0x00ff0000U
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_TIMING_1__TX_FRAME_TO_DAC_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field tx_frame_to_a2_tx_on */
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__SHIFT                             24
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__WIDTH                              8
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__MASK                     0xff000000U
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_TIMING_1__TX_FRAME_TO_A2_TX_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_TIMING_1__TYPE                                              uint32_t
#define TX_TIMING_1__READ                                           0xffffffffU
#define TX_TIMING_1__WRITE                                          0xffffffffU

#endif /* __TX_TIMING_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_tx_timing_1 */
#define INST_BB_SM_REG_MAP__BB_TX_TIMING_1__NUM                               1

/* macros for BlueprintGlobalNameSpace::tx_timing_2 */
#ifndef __TX_TIMING_2_MACRO__
#define __TX_TIMING_2_MACRO__

/* macros for field tx_frame_to_tx_d_start */
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__SHIFT                            0
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__WIDTH                            8
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__MASK                   0x000000ffU
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_TIMING_2__TX_FRAME_TO_TX_D_START__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_frame_to_pa_on */
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__SHIFT                                 8
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__WIDTH                                 8
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__MASK                        0x0000ff00U
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_TIMING_2__TX_FRAME_TO_PA_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field tx_end_to_pa_off */
#define TX_TIMING_2__TX_END_TO_PA_OFF__SHIFT                                 16
#define TX_TIMING_2__TX_END_TO_PA_OFF__WIDTH                                  8
#define TX_TIMING_2__TX_END_TO_PA_OFF__MASK                         0x00ff0000U
#define TX_TIMING_2__TX_END_TO_PA_OFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_TIMING_2__TX_END_TO_PA_OFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_TIMING_2__TX_END_TO_PA_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_TIMING_2__TX_END_TO_PA_OFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field tx_end_to_a2_tx_off */
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__SHIFT                              24
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__WIDTH                               8
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__MASK                      0xff000000U
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_TIMING_2__TX_END_TO_A2_TX_OFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_TIMING_2__TYPE                                              uint32_t
#define TX_TIMING_2__READ                                           0xffffffffU
#define TX_TIMING_2__WRITE                                          0xffffffffU

#endif /* __TX_TIMING_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_tx_timing_2 */
#define INST_BB_SM_REG_MAP__BB_TX_TIMING_2__NUM                               1

/* macros for BlueprintGlobalNameSpace::tx_timing_3 */
#ifndef __TX_TIMING_3_MACRO__
#define __TX_TIMING_3_MACRO__

/* macros for field tx_end_to_dac_off */
#define TX_TIMING_3__TX_END_TO_DAC_OFF__SHIFT                                 0
#define TX_TIMING_3__TX_END_TO_DAC_OFF__WIDTH                                 8
#define TX_TIMING_3__TX_END_TO_DAC_OFF__MASK                        0x000000ffU
#define TX_TIMING_3__TX_END_TO_DAC_OFF__READ(src) (uint32_t)(src) & 0x000000ffU
#define TX_TIMING_3__TX_END_TO_DAC_OFF__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_TIMING_3__TX_END_TO_DAC_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_TIMING_3__TX_END_TO_DAC_OFF__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_frame_to_therm_chain_on */
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__SHIFT                        8
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__WIDTH                        8
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__MASK               0x0000ff00U
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_TIMING_3__TX_FRAME_TO_THERM_CHAIN_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field tx_end_to_a2_rx_on */
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__SHIFT                               16
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__WIDTH                                8
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__MASK                       0x00ff0000U
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_TIMING_3__TX_END_TO_A2_RX_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field tx_end_to_adc_on */
#define TX_TIMING_3__TX_END_TO_ADC_ON__SHIFT                                 24
#define TX_TIMING_3__TX_END_TO_ADC_ON__WIDTH                                  8
#define TX_TIMING_3__TX_END_TO_ADC_ON__MASK                         0xff000000U
#define TX_TIMING_3__TX_END_TO_ADC_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_TIMING_3__TX_END_TO_ADC_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_TIMING_3__TX_END_TO_ADC_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_TIMING_3__TX_END_TO_ADC_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_TIMING_3__TYPE                                              uint32_t
#define TX_TIMING_3__READ                                           0xffffffffU
#define TX_TIMING_3__WRITE                                          0xffffffffU

#endif /* __TX_TIMING_3_MACRO__ */


/* macros for bb_sm_reg_map.BB_tx_timing_3 */
#define INST_BB_SM_REG_MAP__BB_TX_TIMING_3__NUM                               1

/* macros for BlueprintGlobalNameSpace::xpa_timing_control */
#ifndef __XPA_TIMING_CONTROL_MACRO__
#define __XPA_TIMING_CONTROL_MACRO__

/* macros for field tx_frame_to_xpaa_on */
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__SHIFT                        0
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__WIDTH                        8
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__MASK               0x000000ffU
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAA_ON__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_frame_to_xpab_on */
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__SHIFT                        8
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__WIDTH                        8
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__MASK               0x0000ff00U
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define XPA_TIMING_CONTROL__TX_FRAME_TO_XPAB_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field tx_end_to_xpaa_off */
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__SHIFT                        16
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__WIDTH                         8
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__MASK                0x00ff0000U
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAA_OFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field tx_end_to_xpab_off */
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__SHIFT                        24
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__WIDTH                         8
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__MASK                0xff000000U
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define XPA_TIMING_CONTROL__TX_END_TO_XPAB_OFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define XPA_TIMING_CONTROL__TYPE                                       uint32_t
#define XPA_TIMING_CONTROL__READ                                    0xffffffffU
#define XPA_TIMING_CONTROL__WRITE                                   0xffffffffU

#endif /* __XPA_TIMING_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_xpa_timing_control */
#define INST_BB_SM_REG_MAP__BB_XPA_TIMING_CONTROL__NUM                        1

/* macros for BlueprintGlobalNameSpace::warm_tx */
#ifndef __WARM_TX_MACRO__
#define __WARM_TX_MACRO__

/* macros for field enable_warm_tx */
#define WARM_TX__ENABLE_WARM_TX__SHIFT                                        0
#define WARM_TX__ENABLE_WARM_TX__WIDTH                                        1
#define WARM_TX__ENABLE_WARM_TX__MASK                               0x00000001U
#define WARM_TX__ENABLE_WARM_TX__READ(src)        (uint32_t)(src) & 0x00000001U
#define WARM_TX__ENABLE_WARM_TX__WRITE(src)     ((uint32_t)(src) & 0x00000001U)
#define WARM_TX__ENABLE_WARM_TX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define WARM_TX__ENABLE_WARM_TX__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define WARM_TX__ENABLE_WARM_TX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define WARM_TX__ENABLE_WARM_TX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field num_extra_lstf_samples */
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__SHIFT                                1
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__WIDTH                                8
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__MASK                       0x000001feU
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001feU) >> 1)
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000001feU)
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001feU) | (((uint32_t)(src) <<\
                    1) & 0x000001feU)
#define WARM_TX__NUM_EXTRA_LSTF_SAMPLES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000001feU)))
#define WARM_TX__TYPE                                                  uint32_t
#define WARM_TX__READ                                               0x000001ffU
#define WARM_TX__WRITE                                              0x000001ffU

#endif /* __WARM_TX_MACRO__ */


/* macros for bb_sm_reg_map.BB_warm_tx */
#define INST_BB_SM_REG_MAP__BB_WARM_TX__NUM                                   1

/* macros for BlueprintGlobalNameSpace::misc_pa_control */
#ifndef __MISC_PA_CONTROL_MACRO__
#define __MISC_PA_CONTROL_MACRO__

/* macros for field xpaa_active_high */
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__SHIFT                              0
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__WIDTH                              1
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__MASK                     0x00000001U
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define MISC_PA_CONTROL__XPAA_ACTIVE_HIGH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field xpab_active_high */
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__SHIFT                              1
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__WIDTH                              1
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__MASK                     0x00000002U
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define MISC_PA_CONTROL__XPAB_ACTIVE_HIGH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field enable_xpaa */
#define MISC_PA_CONTROL__ENABLE_XPAA__SHIFT                                   2
#define MISC_PA_CONTROL__ENABLE_XPAA__WIDTH                                   1
#define MISC_PA_CONTROL__ENABLE_XPAA__MASK                          0x00000004U
#define MISC_PA_CONTROL__ENABLE_XPAA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define MISC_PA_CONTROL__ENABLE_XPAA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define MISC_PA_CONTROL__ENABLE_XPAA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define MISC_PA_CONTROL__ENABLE_XPAA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define MISC_PA_CONTROL__ENABLE_XPAA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define MISC_PA_CONTROL__ENABLE_XPAA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field enable_xpab */
#define MISC_PA_CONTROL__ENABLE_XPAB__SHIFT                                   3
#define MISC_PA_CONTROL__ENABLE_XPAB__WIDTH                                   1
#define MISC_PA_CONTROL__ENABLE_XPAB__MASK                          0x00000008U
#define MISC_PA_CONTROL__ENABLE_XPAB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define MISC_PA_CONTROL__ENABLE_XPAB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define MISC_PA_CONTROL__ENABLE_XPAB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define MISC_PA_CONTROL__ENABLE_XPAB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define MISC_PA_CONTROL__ENABLE_XPAB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define MISC_PA_CONTROL__ENABLE_XPAB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)
#define MISC_PA_CONTROL__TYPE                                          uint32_t
#define MISC_PA_CONTROL__READ                                       0x0000000fU
#define MISC_PA_CONTROL__WRITE                                      0x0000000fU

#endif /* __MISC_PA_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_misc_pa_control */
#define INST_BB_SM_REG_MAP__BB_MISC_PA_CONTROL__NUM                           1

/* macros for BlueprintGlobalNameSpace::switch_table_chn_b0 */
#ifndef __SWITCH_TABLE_CHN_B0_MACRO__
#define __SWITCH_TABLE_CHN_B0_MACRO__

/* macros for field switch_table_idle_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__SHIFT                       0
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__WIDTH                       2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__MASK              0x00000003U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_IDLE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field switch_table_t_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__SHIFT                          2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__WIDTH                          2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__MASK                 0x0000000cU
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_T_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field switch_table_r_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__SHIFT                          4
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__WIDTH                          2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__MASK                 0x00000030U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_R_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field switch_table_rx1_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__SHIFT                        6
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__WIDTH                        2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__MASK               0x000000c0U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX1_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field switch_table_rx12_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__SHIFT                       8
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__WIDTH                       2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__MASK              0x00000300U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_RX12_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field switch_table_b_0 */
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__SHIFT                         10
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__WIDTH                          2
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__MASK                 0x00000c00U
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define SWITCH_TABLE_CHN_B0__SWITCH_TABLE_B_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))
#define SWITCH_TABLE_CHN_B0__TYPE                                      uint32_t
#define SWITCH_TABLE_CHN_B0__READ                                   0x00000fffU
#define SWITCH_TABLE_CHN_B0__WRITE                                  0x00000fffU

#endif /* __SWITCH_TABLE_CHN_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_switch_table_chn_b0 */
#define INST_BB_SM_REG_MAP__BB_SWITCH_TABLE_CHN_B0__NUM                       1

/* macros for BlueprintGlobalNameSpace::switch_table_com1 */
#ifndef __SWITCH_TABLE_COM1_MACRO__
#define __SWITCH_TABLE_COM1_MACRO__

/* macros for field switch_table_com_idle */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__SHIFT                       0
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__WIDTH                       4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__MASK              0x0000000fU
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field switch_table_com_t1 */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__SHIFT                         4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__WIDTH                         4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__MASK                0x000000f0U
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field switch_table_com_t2 */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__SHIFT                         8
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__WIDTH                         4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__MASK                0x00000f00U
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_T2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field switch_table_com_b */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__SHIFT                         12
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__WIDTH                          4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__MASK                 0x0000f000U
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field switch_table_com_idle_alt */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__SHIFT                  16
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__WIDTH                   4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__MASK          0x000f0000U
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x000f0000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f0000U) | (((uint32_t)(src) <<\
                    16) & 0x000f0000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_IDLE_ALT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x000f0000U)))

/* macros for field switch_table_com_tx_1chn */
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__SHIFT                   20
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__WIDTH                    4
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__MASK           0x00f00000U
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00f00000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00f00000U) | (((uint32_t)(src) <<\
                    20) & 0x00f00000U)
#define SWITCH_TABLE_COM1__SWITCH_TABLE_COM_TX_1CHN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00f00000U)))
#define SWITCH_TABLE_COM1__TYPE                                        uint32_t
#define SWITCH_TABLE_COM1__READ                                     0x00ffffffU
#define SWITCH_TABLE_COM1__WRITE                                    0x00ffffffU

#endif /* __SWITCH_TABLE_COM1_MACRO__ */


/* macros for bb_sm_reg_map.BB_switch_table_com1 */
#define INST_BB_SM_REG_MAP__BB_SWITCH_TABLE_COM1__NUM                         1

/* macros for BlueprintGlobalNameSpace::switch_table_com2 */
#ifndef __SWITCH_TABLE_COM2_MACRO__
#define __SWITCH_TABLE_COM2_MACRO__

/* macros for field switch_table_com_ra1l1 */
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__SHIFT                      0
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__WIDTH                      4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__MASK             0x0000000fU
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field switch_table_com_ra2l1 */
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__SHIFT                      4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__WIDTH                      4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__MASK             0x000000f0U
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field switch_table_com_ra1l2 */
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__SHIFT                      8
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__WIDTH                      4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__MASK             0x00000f00U
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA1L2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field switch_table_com_ra2l2 */
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__SHIFT                     12
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__WIDTH                      4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__MASK             0x0000f000U
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA2L2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field switch_table_com_ra12 */
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__SHIFT                      16
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__WIDTH                       4
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__MASK              0x000f0000U
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x000f0000U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f0000U) | (((uint32_t)(src) <<\
                    16) & 0x000f0000U)
#define SWITCH_TABLE_COM2__SWITCH_TABLE_COM_RA12__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x000f0000U)))
#define SWITCH_TABLE_COM2__TYPE                                        uint32_t
#define SWITCH_TABLE_COM2__READ                                     0x000fffffU
#define SWITCH_TABLE_COM2__WRITE                                    0x000fffffU

#endif /* __SWITCH_TABLE_COM2_MACRO__ */


/* macros for bb_sm_reg_map.BB_switch_table_com2 */
#define INST_BB_SM_REG_MAP__BB_SWITCH_TABLE_COM2__NUM                         1

/* macros for BlueprintGlobalNameSpace::multichain_enable */
#ifndef __MULTICHAIN_ENABLE_MACRO__
#define __MULTICHAIN_ENABLE_MACRO__

/* macros for field rx_chain_mask */
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__SHIFT                               0
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__WIDTH                               3
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__MASK                      0x00000007U
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define MULTICHAIN_ENABLE__RX_CHAIN_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))
#define MULTICHAIN_ENABLE__TYPE                                        uint32_t
#define MULTICHAIN_ENABLE__READ                                     0x00000007U
#define MULTICHAIN_ENABLE__WRITE                                    0x00000007U

#endif /* __MULTICHAIN_ENABLE_MACRO__ */


/* macros for bb_sm_reg_map.BB_multichain_enable */
#define INST_BB_SM_REG_MAP__BB_MULTICHAIN_ENABLE__NUM                         1

/* macros for BlueprintGlobalNameSpace::cal_chain_mask */
#ifndef __CAL_CHAIN_MASK_MACRO__
#define __CAL_CHAIN_MASK_MACRO__

/* macros for field cal_chain_mask */
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__SHIFT                                 0
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__WIDTH                                 3
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__MASK                        0x00000007U
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__READ(src) (uint32_t)(src) & 0x00000007U
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define CAL_CHAIN_MASK__CAL_CHAIN_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))
#define CAL_CHAIN_MASK__TYPE                                           uint32_t
#define CAL_CHAIN_MASK__READ                                        0x00000007U
#define CAL_CHAIN_MASK__WRITE                                       0x00000007U

#endif /* __CAL_CHAIN_MASK_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_chain_mask */
#define INST_BB_SM_REG_MAP__BB_CAL_CHAIN_MASK__NUM                            1

/* macros for BlueprintGlobalNameSpace::agc_control */
#ifndef __AGC_CONTROL_MACRO__
#define __AGC_CONTROL_MACRO__

/* macros for field do_calibrate */
#define AGC_CONTROL__DO_CALIBRATE__SHIFT                                      0
#define AGC_CONTROL__DO_CALIBRATE__WIDTH                                      1
#define AGC_CONTROL__DO_CALIBRATE__MASK                             0x00000001U
#define AGC_CONTROL__DO_CALIBRATE__READ(src)      (uint32_t)(src) & 0x00000001U
#define AGC_CONTROL__DO_CALIBRATE__WRITE(src)   ((uint32_t)(src) & 0x00000001U)
#define AGC_CONTROL__DO_CALIBRATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define AGC_CONTROL__DO_CALIBRATE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define AGC_CONTROL__DO_CALIBRATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define AGC_CONTROL__DO_CALIBRATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field do_noisefloor */
#define AGC_CONTROL__DO_NOISEFLOOR__SHIFT                                     1
#define AGC_CONTROL__DO_NOISEFLOOR__WIDTH                                     1
#define AGC_CONTROL__DO_NOISEFLOOR__MASK                            0x00000002U
#define AGC_CONTROL__DO_NOISEFLOOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define AGC_CONTROL__DO_NOISEFLOOR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define AGC_CONTROL__DO_NOISEFLOOR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define AGC_CONTROL__DO_NOISEFLOOR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define AGC_CONTROL__DO_NOISEFLOOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define AGC_CONTROL__DO_NOISEFLOOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field min_num_gain_change */
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__SHIFT                               3
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__WIDTH                               3
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__MASK                      0x00000038U
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000038U)
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000038U) | (((uint32_t)(src) <<\
                    3) & 0x00000038U)
#define AGC_CONTROL__MIN_NUM_GAIN_CHANGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000038U)))

/* macros for field ycok_max */
#define AGC_CONTROL__YCOK_MAX__SHIFT                                          6
#define AGC_CONTROL__YCOK_MAX__WIDTH                                          4
#define AGC_CONTROL__YCOK_MAX__MASK                                 0x000003c0U
#define AGC_CONTROL__YCOK_MAX__READ(src) (((uint32_t)(src) & 0x000003c0U) >> 6)
#define AGC_CONTROL__YCOK_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000003c0U)
#define AGC_CONTROL__YCOK_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003c0U) | (((uint32_t)(src) <<\
                    6) & 0x000003c0U)
#define AGC_CONTROL__YCOK_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000003c0U)))

/* macros for field leaky_bucket_enable */
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__SHIFT                              10
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__WIDTH                               1
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__MASK                      0x00000400U
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define AGC_CONTROL__LEAKY_BUCKET_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field CAL_enable */
#define AGC_CONTROL__CAL_ENABLE__SHIFT                                       11
#define AGC_CONTROL__CAL_ENABLE__WIDTH                                        1
#define AGC_CONTROL__CAL_ENABLE__MASK                               0x00000800U
#define AGC_CONTROL__CAL_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define AGC_CONTROL__CAL_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define AGC_CONTROL__CAL_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define AGC_CONTROL__CAL_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define AGC_CONTROL__CAL_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define AGC_CONTROL__CAL_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field enable_noisefloor */
#define AGC_CONTROL__ENABLE_NOISEFLOOR__SHIFT                                15
#define AGC_CONTROL__ENABLE_NOISEFLOOR__WIDTH                                 1
#define AGC_CONTROL__ENABLE_NOISEFLOOR__MASK                        0x00008000U
#define AGC_CONTROL__ENABLE_NOISEFLOOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define AGC_CONTROL__ENABLE_NOISEFLOOR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define AGC_CONTROL__ENABLE_NOISEFLOOR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define AGC_CONTROL__ENABLE_NOISEFLOOR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define AGC_CONTROL__ENABLE_NOISEFLOOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define AGC_CONTROL__ENABLE_NOISEFLOOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field enable_fltr_cal */
#define AGC_CONTROL__ENABLE_FLTR_CAL__SHIFT                                  16
#define AGC_CONTROL__ENABLE_FLTR_CAL__WIDTH                                   1
#define AGC_CONTROL__ENABLE_FLTR_CAL__MASK                          0x00010000U
#define AGC_CONTROL__ENABLE_FLTR_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define AGC_CONTROL__ENABLE_FLTR_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define AGC_CONTROL__ENABLE_FLTR_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define AGC_CONTROL__ENABLE_FLTR_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define AGC_CONTROL__ENABLE_FLTR_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define AGC_CONTROL__ENABLE_FLTR_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field no_update_noisefloor */
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__SHIFT                             17
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__WIDTH                              1
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__MASK                     0x00020000U
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define AGC_CONTROL__NO_UPDATE_NOISEFLOOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field extend_NF_pwr_meas */
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__SHIFT                               18
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__WIDTH                                1
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__MASK                       0x00040000U
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define AGC_CONTROL__EXTEND_NF_PWR_MEAS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field clc_success */
#define AGC_CONTROL__CLC_SUCCESS__SHIFT                                      19
#define AGC_CONTROL__CLC_SUCCESS__WIDTH                                       1
#define AGC_CONTROL__CLC_SUCCESS__MASK                              0x00080000U
#define AGC_CONTROL__CLC_SUCCESS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define AGC_CONTROL__CLC_SUCCESS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define AGC_CONTROL__CLC_SUCCESS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field enable_pkdet_cal */
#define AGC_CONTROL__ENABLE_PKDET_CAL__SHIFT                                 20
#define AGC_CONTROL__ENABLE_PKDET_CAL__WIDTH                                  1
#define AGC_CONTROL__ENABLE_PKDET_CAL__MASK                         0x00100000U
#define AGC_CONTROL__ENABLE_PKDET_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define AGC_CONTROL__ENABLE_PKDET_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define AGC_CONTROL__ENABLE_PKDET_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define AGC_CONTROL__ENABLE_PKDET_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define AGC_CONTROL__ENABLE_PKDET_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define AGC_CONTROL__ENABLE_PKDET_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)
#define AGC_CONTROL__TYPE                                              uint32_t
#define AGC_CONTROL__READ                                           0x001f8ffbU
#define AGC_CONTROL__WRITE                                          0x001f8ffbU

#endif /* __AGC_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_agc_control */
#define INST_BB_SM_REG_MAP__BB_AGC_CONTROL__NUM                               1

/* macros for BlueprintGlobalNameSpace::iq_adc_cal_mode */
#ifndef __IQ_ADC_CAL_MODE_MACRO__
#define __IQ_ADC_CAL_MODE_MACRO__

/* macros for field gain_dc_iq_cal_mode */
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__SHIFT                           0
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__WIDTH                           2
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__MASK                  0x00000003U
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define IQ_ADC_CAL_MODE__GAIN_DC_IQ_CAL_MODE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field test_caladcoff */
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__SHIFT                                2
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__WIDTH                                1
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__MASK                       0x00000004U
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define IQ_ADC_CAL_MODE__TEST_CALADCOFF__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)
#define IQ_ADC_CAL_MODE__TYPE                                          uint32_t
#define IQ_ADC_CAL_MODE__READ                                       0x00000007U
#define IQ_ADC_CAL_MODE__WRITE                                      0x00000007U

#endif /* __IQ_ADC_CAL_MODE_MACRO__ */


/* macros for bb_sm_reg_map.BB_iq_adc_cal_mode */
#define INST_BB_SM_REG_MAP__BB_IQ_ADC_CAL_MODE__NUM                           1

/* macros for BlueprintGlobalNameSpace::fcal_1 */
#ifndef __FCAL_1_MACRO__
#define __FCAL_1_MACRO__

/* macros for field flc_pb_fstep */
#define FCAL_1__FLC_PB_FSTEP__SHIFT                                           0
#define FCAL_1__FLC_PB_FSTEP__WIDTH                                          10
#define FCAL_1__FLC_PB_FSTEP__MASK                                  0x000003ffU
#define FCAL_1__FLC_PB_FSTEP__READ(src)           (uint32_t)(src) & 0x000003ffU
#define FCAL_1__FLC_PB_FSTEP__WRITE(src)        ((uint32_t)(src) & 0x000003ffU)
#define FCAL_1__FLC_PB_FSTEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define FCAL_1__FLC_PB_FSTEP__VERIFY(src) (!(((uint32_t)(src) & ~0x000003ffU)))

/* macros for field flc_sb_fstep */
#define FCAL_1__FLC_SB_FSTEP__SHIFT                                          10
#define FCAL_1__FLC_SB_FSTEP__WIDTH                                          10
#define FCAL_1__FLC_SB_FSTEP__MASK                                  0x000ffc00U
#define FCAL_1__FLC_SB_FSTEP__READ(src) (((uint32_t)(src) & 0x000ffc00U) >> 10)
#define FCAL_1__FLC_SB_FSTEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define FCAL_1__FLC_SB_FSTEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define FCAL_1__FLC_SB_FSTEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field flc_pb_atten */
#define FCAL_1__FLC_PB_ATTEN__SHIFT                                          20
#define FCAL_1__FLC_PB_ATTEN__WIDTH                                           5
#define FCAL_1__FLC_PB_ATTEN__MASK                                  0x01f00000U
#define FCAL_1__FLC_PB_ATTEN__READ(src) (((uint32_t)(src) & 0x01f00000U) >> 20)
#define FCAL_1__FLC_PB_ATTEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x01f00000U)
#define FCAL_1__FLC_PB_ATTEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01f00000U) | (((uint32_t)(src) <<\
                    20) & 0x01f00000U)
#define FCAL_1__FLC_PB_ATTEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x01f00000U)))

/* macros for field flc_sb_atten */
#define FCAL_1__FLC_SB_ATTEN__SHIFT                                          25
#define FCAL_1__FLC_SB_ATTEN__WIDTH                                           5
#define FCAL_1__FLC_SB_ATTEN__MASK                                  0x3e000000U
#define FCAL_1__FLC_SB_ATTEN__READ(src) (((uint32_t)(src) & 0x3e000000U) >> 25)
#define FCAL_1__FLC_SB_ATTEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x3e000000U)
#define FCAL_1__FLC_SB_ATTEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3e000000U) | (((uint32_t)(src) <<\
                    25) & 0x3e000000U)
#define FCAL_1__FLC_SB_ATTEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x3e000000U)))
#define FCAL_1__TYPE                                                   uint32_t
#define FCAL_1__READ                                                0x3fffffffU
#define FCAL_1__WRITE                                               0x3fffffffU

#endif /* __FCAL_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_fcal_1 */
#define INST_BB_SM_REG_MAP__BB_FCAL_1__NUM                                    1

/* macros for BlueprintGlobalNameSpace::fcal_2_b0 */
#ifndef __FCAL_2_B0_MACRO__
#define __FCAL_2_B0_MACRO__

/* macros for field flc_pwr_thresh */
#define FCAL_2_B0__FLC_PWR_THRESH__SHIFT                                      0
#define FCAL_2_B0__FLC_PWR_THRESH__WIDTH                                      3
#define FCAL_2_B0__FLC_PWR_THRESH__MASK                             0x00000007U
#define FCAL_2_B0__FLC_PWR_THRESH__READ(src)      (uint32_t)(src) & 0x00000007U
#define FCAL_2_B0__FLC_PWR_THRESH__WRITE(src)   ((uint32_t)(src) & 0x00000007U)
#define FCAL_2_B0__FLC_PWR_THRESH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define FCAL_2_B0__FLC_PWR_THRESH__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field flc_sw_cap_val_0 */
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__SHIFT                                    3
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__WIDTH                                    5
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__MASK                           0x000000f8U
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x000000f8U)
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f8U) | (((uint32_t)(src) <<\
                    3) & 0x000000f8U)
#define FCAL_2_B0__FLC_SW_CAP_VAL_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x000000f8U)))

/* macros for field flc_bbmiscgain */
#define FCAL_2_B0__FLC_BBMISCGAIN__SHIFT                                      8
#define FCAL_2_B0__FLC_BBMISCGAIN__WIDTH                                      2
#define FCAL_2_B0__FLC_BBMISCGAIN__MASK                             0x00000300U
#define FCAL_2_B0__FLC_BBMISCGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define FCAL_2_B0__FLC_BBMISCGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define FCAL_2_B0__FLC_BBMISCGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define FCAL_2_B0__FLC_BBMISCGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field flc_bb1dbgain */
#define FCAL_2_B0__FLC_BB1DBGAIN__SHIFT                                      10
#define FCAL_2_B0__FLC_BB1DBGAIN__WIDTH                                       3
#define FCAL_2_B0__FLC_BB1DBGAIN__MASK                              0x00001c00U
#define FCAL_2_B0__FLC_BB1DBGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001c00U) >> 10)
#define FCAL_2_B0__FLC_BB1DBGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00001c00U)
#define FCAL_2_B0__FLC_BB1DBGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001c00U) | (((uint32_t)(src) <<\
                    10) & 0x00001c00U)
#define FCAL_2_B0__FLC_BB1DBGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00001c00U)))

/* macros for field flc_bb6dbgain */
#define FCAL_2_B0__FLC_BB6DBGAIN__SHIFT                                      13
#define FCAL_2_B0__FLC_BB6DBGAIN__WIDTH                                       2
#define FCAL_2_B0__FLC_BB6DBGAIN__MASK                              0x00006000U
#define FCAL_2_B0__FLC_BB6DBGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00006000U) >> 13)
#define FCAL_2_B0__FLC_BB6DBGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00006000U)
#define FCAL_2_B0__FLC_BB6DBGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00006000U) | (((uint32_t)(src) <<\
                    13) & 0x00006000U)
#define FCAL_2_B0__FLC_BB6DBGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00006000U)))

/* macros for field flc_sw_cap_set */
#define FCAL_2_B0__FLC_SW_CAP_SET__SHIFT                                     15
#define FCAL_2_B0__FLC_SW_CAP_SET__WIDTH                                      1
#define FCAL_2_B0__FLC_SW_CAP_SET__MASK                             0x00008000U
#define FCAL_2_B0__FLC_SW_CAP_SET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define FCAL_2_B0__FLC_SW_CAP_SET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define FCAL_2_B0__FLC_SW_CAP_SET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define FCAL_2_B0__FLC_SW_CAP_SET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define FCAL_2_B0__FLC_SW_CAP_SET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define FCAL_2_B0__FLC_SW_CAP_SET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field flc_meas_win */
#define FCAL_2_B0__FLC_MEAS_WIN__SHIFT                                       16
#define FCAL_2_B0__FLC_MEAS_WIN__WIDTH                                        3
#define FCAL_2_B0__FLC_MEAS_WIN__MASK                               0x00070000U
#define FCAL_2_B0__FLC_MEAS_WIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)
#define FCAL_2_B0__FLC_MEAS_WIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00070000U)
#define FCAL_2_B0__FLC_MEAS_WIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00070000U) | (((uint32_t)(src) <<\
                    16) & 0x00070000U)
#define FCAL_2_B0__FLC_MEAS_WIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00070000U)))

/* macros for field flc_cap_val_status_0 */
#define FCAL_2_B0__FLC_CAP_VAL_STATUS_0__SHIFT                               20
#define FCAL_2_B0__FLC_CAP_VAL_STATUS_0__WIDTH                                5
#define FCAL_2_B0__FLC_CAP_VAL_STATUS_0__MASK                       0x01f00000U
#define FCAL_2_B0__FLC_CAP_VAL_STATUS_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define FCAL_2_B0__TYPE                                                uint32_t
#define FCAL_2_B0__READ                                             0x01f7ffffU
#define FCAL_2_B0__WRITE                                            0x01f7ffffU

#endif /* __FCAL_2_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_fcal_2_b0 */
#define INST_BB_SM_REG_MAP__BB_FCAL_2_B0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::dft_tone_ctrl_b0 */
#ifndef __DFT_TONE_CTRL_B0_MACRO__
#define __DFT_TONE_CTRL_B0_MACRO__

/* macros for field dft_tone_en_0 */
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__SHIFT                                0
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__WIDTH                                1
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__MASK                       0x00000001U
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define DFT_TONE_CTRL_B0__DFT_TONE_EN_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field dft_tone_amp_sel_0 */
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__SHIFT                           2
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__WIDTH                           2
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__MASK                  0x0000000cU
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define DFT_TONE_CTRL_B0__DFT_TONE_AMP_SEL_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field dft_tone_freq_ang_0 */
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__SHIFT                          4
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__WIDTH                          9
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__MASK                 0x00001ff0U
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001ff0U) >> 4)
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00001ff0U)
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001ff0U) | (((uint32_t)(src) <<\
                    4) & 0x00001ff0U)
#define DFT_TONE_CTRL_B0__DFT_TONE_FREQ_ANG_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00001ff0U)))
#define DFT_TONE_CTRL_B0__TYPE                                         uint32_t
#define DFT_TONE_CTRL_B0__READ                                      0x00001ffdU
#define DFT_TONE_CTRL_B0__WRITE                                     0x00001ffdU

#endif /* __DFT_TONE_CTRL_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_dft_tone_ctrl_b0 */
#define INST_BB_SM_REG_MAP__BB_DFT_TONE_CTRL_B0__NUM                          1

/* macros for BlueprintGlobalNameSpace::cl_cal_ctrl */
#ifndef __CL_CAL_CTRL_MACRO__
#define __CL_CAL_CTRL_MACRO__

/* macros for field enable_parallel_cal */
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__SHIFT                               0
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__WIDTH                               1
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__MASK                      0x00000001U
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CL_CAL_CTRL__ENABLE_PARALLEL_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field enable_cl_calibrate */
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__SHIFT                               1
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__WIDTH                               1
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__MASK                      0x00000002U
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define CL_CAL_CTRL__ENABLE_CL_CALIBRATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cf_clc_test_point */
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__SHIFT                                 2
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__WIDTH                                 2
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__MASK                        0x0000000cU
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define CL_CAL_CTRL__CF_CLC_TEST_POINT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_clc_forced_pagain */
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__SHIFT                              4
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__WIDTH                              4
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__MASK                     0x000000f0U
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define CL_CAL_CTRL__CF_CLC_FORCED_PAGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field carr_leak_max_offset */
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__SHIFT                              8
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__WIDTH                              8
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__MASK                     0x0000ff00U
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CL_CAL_CTRL__CARR_LEAK_MAX_OFFSET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field cf_clc_init_bbgain */
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__SHIFT                               16
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__WIDTH                                6
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__MASK                       0x003f0000U
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f0000U) >> 16)
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x003f0000U)
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f0000U) | (((uint32_t)(src) <<\
                    16) & 0x003f0000U)
#define CL_CAL_CTRL__CF_CLC_INIT_BBGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x003f0000U)))

/* macros for field cf_adc_bound */
#define CL_CAL_CTRL__CF_ADC_BOUND__SHIFT                                     22
#define CL_CAL_CTRL__CF_ADC_BOUND__WIDTH                                      8
#define CL_CAL_CTRL__CF_ADC_BOUND__MASK                             0x3fc00000U
#define CL_CAL_CTRL__CF_ADC_BOUND__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fc00000U) >> 22)
#define CL_CAL_CTRL__CF_ADC_BOUND__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x3fc00000U)
#define CL_CAL_CTRL__CF_ADC_BOUND__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x3fc00000U)
#define CL_CAL_CTRL__CF_ADC_BOUND__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x3fc00000U)))

/* macros for field use_dac_cl_correction */
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__SHIFT                            30
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__WIDTH                             1
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__MASK                    0x40000000U
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define CL_CAL_CTRL__USE_DAC_CL_CORRECTION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field cl_map_hw_gen */
#define CL_CAL_CTRL__CL_MAP_HW_GEN__SHIFT                                    31
#define CL_CAL_CTRL__CL_MAP_HW_GEN__WIDTH                                     1
#define CL_CAL_CTRL__CL_MAP_HW_GEN__MASK                            0x80000000U
#define CL_CAL_CTRL__CL_MAP_HW_GEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define CL_CAL_CTRL__CL_MAP_HW_GEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define CL_CAL_CTRL__CL_MAP_HW_GEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define CL_CAL_CTRL__CL_MAP_HW_GEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define CL_CAL_CTRL__CL_MAP_HW_GEN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define CL_CAL_CTRL__CL_MAP_HW_GEN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define CL_CAL_CTRL__TYPE                                              uint32_t
#define CL_CAL_CTRL__READ                                           0xffffffffU
#define CL_CAL_CTRL__WRITE                                          0xffffffffU

#endif /* __CL_CAL_CTRL_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_cal_ctrl */
#define INST_BB_SM_REG_MAP__BB_CL_CAL_CTRL__NUM                               1

/* macros for BlueprintGlobalNameSpace::cl_map_0 */
#ifndef __CL_MAP_0_MACRO__
#define __CL_MAP_0_MACRO__

/* macros for field cl_map_0 */
#define CL_MAP_0__CL_MAP_0__SHIFT                                             0
#define CL_MAP_0__CL_MAP_0__WIDTH                                            32
#define CL_MAP_0__CL_MAP_0__MASK                                    0xffffffffU
#define CL_MAP_0__CL_MAP_0__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_0__CL_MAP_0__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_0__CL_MAP_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_0__CL_MAP_0__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_0__TYPE                                                 uint32_t
#define CL_MAP_0__READ                                              0xffffffffU
#define CL_MAP_0__WRITE                                             0xffffffffU

#endif /* __CL_MAP_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_map_0_b0 */
#define INST_BB_SM_REG_MAP__BB_CL_MAP_0_B0__NUM                               1

/* macros for BlueprintGlobalNameSpace::cl_map_1 */
#ifndef __CL_MAP_1_MACRO__
#define __CL_MAP_1_MACRO__

/* macros for field cl_map_1 */
#define CL_MAP_1__CL_MAP_1__SHIFT                                             0
#define CL_MAP_1__CL_MAP_1__WIDTH                                            32
#define CL_MAP_1__CL_MAP_1__MASK                                    0xffffffffU
#define CL_MAP_1__CL_MAP_1__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_1__CL_MAP_1__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_1__CL_MAP_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_1__CL_MAP_1__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_1__TYPE                                                 uint32_t
#define CL_MAP_1__READ                                              0xffffffffU
#define CL_MAP_1__WRITE                                             0xffffffffU

#endif /* __CL_MAP_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_map_1_b0 */
#define INST_BB_SM_REG_MAP__BB_CL_MAP_1_B0__NUM                               1

/* macros for BlueprintGlobalNameSpace::cl_map_2 */
#ifndef __CL_MAP_2_MACRO__
#define __CL_MAP_2_MACRO__

/* macros for field cl_map_2 */
#define CL_MAP_2__CL_MAP_2__SHIFT                                             0
#define CL_MAP_2__CL_MAP_2__WIDTH                                            32
#define CL_MAP_2__CL_MAP_2__MASK                                    0xffffffffU
#define CL_MAP_2__CL_MAP_2__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_2__CL_MAP_2__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_2__CL_MAP_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_2__CL_MAP_2__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_2__TYPE                                                 uint32_t
#define CL_MAP_2__READ                                              0xffffffffU
#define CL_MAP_2__WRITE                                             0xffffffffU

#endif /* __CL_MAP_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_map_2_b0 */
#define INST_BB_SM_REG_MAP__BB_CL_MAP_2_B0__NUM                               1

/* macros for BlueprintGlobalNameSpace::cl_map_3 */
#ifndef __CL_MAP_3_MACRO__
#define __CL_MAP_3_MACRO__

/* macros for field cl_map_3 */
#define CL_MAP_3__CL_MAP_3__SHIFT                                             0
#define CL_MAP_3__CL_MAP_3__WIDTH                                            32
#define CL_MAP_3__CL_MAP_3__MASK                                    0xffffffffU
#define CL_MAP_3__CL_MAP_3__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_3__CL_MAP_3__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_3__CL_MAP_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_3__CL_MAP_3__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_3__TYPE                                                 uint32_t
#define CL_MAP_3__READ                                              0xffffffffU
#define CL_MAP_3__WRITE                                             0xffffffffU

#endif /* __CL_MAP_3_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_map_3_b0 */
#define INST_BB_SM_REG_MAP__BB_CL_MAP_3_B0__NUM                               1

/* macros for BlueprintGlobalNameSpace::cl_tab */
#ifndef __CL_TAB_MACRO__
#define __CL_TAB_MACRO__

/* macros for field cl_gain_mod */
#define CL_TAB__CL_GAIN_MOD__SHIFT                                            0
#define CL_TAB__CL_GAIN_MOD__WIDTH                                            5
#define CL_TAB__CL_GAIN_MOD__MASK                                   0x0000001fU
#define CL_TAB__CL_GAIN_MOD__READ(src)            (uint32_t)(src) & 0x0000001fU
#define CL_TAB__CL_GAIN_MOD__WRITE(src)         ((uint32_t)(src) & 0x0000001fU)
#define CL_TAB__CL_GAIN_MOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CL_TAB__CL_GAIN_MOD__VERIFY(src)  (!(((uint32_t)(src) & ~0x0000001fU)))

/* macros for field carr_lk_dc_add_Q */
#define CL_TAB__CARR_LK_DC_ADD_Q__SHIFT                                       5
#define CL_TAB__CARR_LK_DC_ADD_Q__WIDTH                                      11
#define CL_TAB__CARR_LK_DC_ADD_Q__MASK                              0x0000ffe0U
#define CL_TAB__CARR_LK_DC_ADD_Q__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ffe0U) >> 5)
#define CL_TAB__CARR_LK_DC_ADD_Q__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x0000ffe0U)
#define CL_TAB__CARR_LK_DC_ADD_Q__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffe0U) | (((uint32_t)(src) <<\
                    5) & 0x0000ffe0U)
#define CL_TAB__CARR_LK_DC_ADD_Q__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x0000ffe0U)))

/* macros for field carr_lk_dc_add_I */
#define CL_TAB__CARR_LK_DC_ADD_I__SHIFT                                      16
#define CL_TAB__CARR_LK_DC_ADD_I__WIDTH                                      11
#define CL_TAB__CARR_LK_DC_ADD_I__MASK                              0x07ff0000U
#define CL_TAB__CARR_LK_DC_ADD_I__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07ff0000U) >> 16)
#define CL_TAB__CARR_LK_DC_ADD_I__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x07ff0000U)
#define CL_TAB__CARR_LK_DC_ADD_I__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x07ff0000U)
#define CL_TAB__CARR_LK_DC_ADD_I__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x07ff0000U)))

/* macros for field bb_gain */
#define CL_TAB__BB_GAIN__SHIFT                                               27
#define CL_TAB__BB_GAIN__WIDTH                                                4
#define CL_TAB__BB_GAIN__MASK                                       0x78000000U
#define CL_TAB__BB_GAIN__READ(src)      (((uint32_t)(src) & 0x78000000U) >> 27)
#define CL_TAB__BB_GAIN__WRITE(src)     (((uint32_t)(src) << 27) & 0x78000000U)
#define CL_TAB__BB_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x78000000U) | (((uint32_t)(src) <<\
                    27) & 0x78000000U)
#define CL_TAB__BB_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x78000000U)))
#define CL_TAB__TYPE                                                   uint32_t
#define CL_TAB__READ                                                0x7fffffffU
#define CL_TAB__WRITE                                               0x7fffffffU

#endif /* __CL_TAB_MACRO__ */


/* macros for bb_sm_reg_map.BB_cl_tab_b0 */
#define INST_BB_SM_REG_MAP__BB_CL_TAB_B0__NUM                                16

/* macros for BlueprintGlobalNameSpace::synth_control */
#ifndef __SYNTH_CONTROL_MACRO__
#define __SYNTH_CONTROL_MACRO__

/* macros for field rfchanFrac */
#define SYNTH_CONTROL__RFCHANFRAC__SHIFT                                      0
#define SYNTH_CONTROL__RFCHANFRAC__WIDTH                                     17
#define SYNTH_CONTROL__RFCHANFRAC__MASK                             0x0001ffffU
#define SYNTH_CONTROL__RFCHANFRAC__READ(src)      (uint32_t)(src) & 0x0001ffffU
#define SYNTH_CONTROL__RFCHANFRAC__WRITE(src)   ((uint32_t)(src) & 0x0001ffffU)
#define SYNTH_CONTROL__RFCHANFRAC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001ffffU) | ((uint32_t)(src) &\
                    0x0001ffffU)
#define SYNTH_CONTROL__RFCHANFRAC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0001ffffU)))

/* macros for field rfchannel */
#define SYNTH_CONTROL__RFCHANNEL__SHIFT                                      17
#define SYNTH_CONTROL__RFCHANNEL__WIDTH                                       9
#define SYNTH_CONTROL__RFCHANNEL__MASK                              0x03fe0000U
#define SYNTH_CONTROL__RFCHANNEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03fe0000U) >> 17)
#define SYNTH_CONTROL__RFCHANNEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x03fe0000U)
#define SYNTH_CONTROL__RFCHANNEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03fe0000U) | (((uint32_t)(src) <<\
                    17) & 0x03fe0000U)
#define SYNTH_CONTROL__RFCHANNEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x03fe0000U)))

/* macros for field rfAmodeRefSel */
#define SYNTH_CONTROL__RFAMODEREFSEL__SHIFT                                  26
#define SYNTH_CONTROL__RFAMODEREFSEL__WIDTH                                   2
#define SYNTH_CONTROL__RFAMODEREFSEL__MASK                          0x0c000000U
#define SYNTH_CONTROL__RFAMODEREFSEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0c000000U) >> 26)
#define SYNTH_CONTROL__RFAMODEREFSEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x0c000000U)
#define SYNTH_CONTROL__RFAMODEREFSEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0c000000U) | (((uint32_t)(src) <<\
                    26) & 0x0c000000U)
#define SYNTH_CONTROL__RFAMODEREFSEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x0c000000U)))

/* macros for field rfFracmode */
#define SYNTH_CONTROL__RFFRACMODE__SHIFT                                     28
#define SYNTH_CONTROL__RFFRACMODE__WIDTH                                      1
#define SYNTH_CONTROL__RFFRACMODE__MASK                             0x10000000U
#define SYNTH_CONTROL__RFFRACMODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define SYNTH_CONTROL__RFFRACMODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define SYNTH_CONTROL__RFFRACMODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define SYNTH_CONTROL__RFFRACMODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define SYNTH_CONTROL__RFFRACMODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define SYNTH_CONTROL__RFFRACMODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field rfbmode */
#define SYNTH_CONTROL__RFBMODE__SHIFT                                        29
#define SYNTH_CONTROL__RFBMODE__WIDTH                                         1
#define SYNTH_CONTROL__RFBMODE__MASK                                0x20000000U
#define SYNTH_CONTROL__RFBMODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define SYNTH_CONTROL__RFBMODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define SYNTH_CONTROL__RFBMODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define SYNTH_CONTROL__RFBMODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define SYNTH_CONTROL__RFBMODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define SYNTH_CONTROL__RFBMODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field rfsynth_ctrl_sshift */
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__SHIFT                            30
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__WIDTH                             1
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__MASK                    0x40000000U
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define SYNTH_CONTROL__RFSYNTH_CTRL_SSHIFT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define SYNTH_CONTROL__TYPE                                            uint32_t
#define SYNTH_CONTROL__READ                                         0x7fffffffU
#define SYNTH_CONTROL__WRITE                                        0x7fffffffU

#endif /* __SYNTH_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_synth_control */
#define INST_BB_SM_REG_MAP__BB_SYNTH_CONTROL__NUM                             1

/* macros for BlueprintGlobalNameSpace::addac_clk_select */
#ifndef __ADDAC_CLK_SELECT_MACRO__
#define __ADDAC_CLK_SELECT_MACRO__

/* macros for field bb_dac_clk_select */
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__SHIFT                            1
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__WIDTH                            3
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__MASK                   0x0000000eU
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000000eU)
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000eU) | (((uint32_t)(src) <<\
                    1) & 0x0000000eU)
#define ADDAC_CLK_SELECT__BB_DAC_CLK_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000000eU)))

/* macros for field bb_adc_clk_select */
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__SHIFT                            4
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__WIDTH                            4
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__MASK                   0x000000f0U
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define ADDAC_CLK_SELECT__BB_ADC_CLK_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))
#define ADDAC_CLK_SELECT__TYPE                                         uint32_t
#define ADDAC_CLK_SELECT__READ                                      0x000000feU
#define ADDAC_CLK_SELECT__WRITE                                     0x000000feU

#endif /* __ADDAC_CLK_SELECT_MACRO__ */


/* macros for bb_sm_reg_map.BB_addac_clk_select */
#define INST_BB_SM_REG_MAP__BB_ADDAC_CLK_SELECT__NUM                          1

/* macros for BlueprintGlobalNameSpace::pll_cntl */
#ifndef __PLL_CNTL_MACRO__
#define __PLL_CNTL_MACRO__

/* macros for field bb_pll_div */
#define PLL_CNTL__BB_PLL_DIV__SHIFT                                           0
#define PLL_CNTL__BB_PLL_DIV__WIDTH                                          10
#define PLL_CNTL__BB_PLL_DIV__MASK                                  0x000003ffU
#define PLL_CNTL__BB_PLL_DIV__READ(src)           (uint32_t)(src) & 0x000003ffU
#define PLL_CNTL__BB_PLL_DIV__WRITE(src)        ((uint32_t)(src) & 0x000003ffU)
#define PLL_CNTL__BB_PLL_DIV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define PLL_CNTL__BB_PLL_DIV__VERIFY(src) (!(((uint32_t)(src) & ~0x000003ffU)))

/* macros for field bb_pll_refdiv */
#define PLL_CNTL__BB_PLL_REFDIV__SHIFT                                       10
#define PLL_CNTL__BB_PLL_REFDIV__WIDTH                                        4
#define PLL_CNTL__BB_PLL_REFDIV__MASK                               0x00003c00U
#define PLL_CNTL__BB_PLL_REFDIV__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003c00U) >> 10)
#define PLL_CNTL__BB_PLL_REFDIV__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00003c00U)
#define PLL_CNTL__BB_PLL_REFDIV__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003c00U) | (((uint32_t)(src) <<\
                    10) & 0x00003c00U)
#define PLL_CNTL__BB_PLL_REFDIV__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00003c00U)))

/* macros for field bb_pll_clk_sel */
#define PLL_CNTL__BB_PLL_CLK_SEL__SHIFT                                      14
#define PLL_CNTL__BB_PLL_CLK_SEL__WIDTH                                       2
#define PLL_CNTL__BB_PLL_CLK_SEL__MASK                              0x0000c000U
#define PLL_CNTL__BB_PLL_CLK_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000c000U) >> 14)
#define PLL_CNTL__BB_PLL_CLK_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0000c000U)
#define PLL_CNTL__BB_PLL_CLK_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000c000U) | (((uint32_t)(src) <<\
                    14) & 0x0000c000U)
#define PLL_CNTL__BB_PLL_CLK_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0000c000U)))

/* macros for field bb_pllbypass */
#define PLL_CNTL__BB_PLLBYPASS__SHIFT                                        16
#define PLL_CNTL__BB_PLLBYPASS__WIDTH                                         1
#define PLL_CNTL__BB_PLLBYPASS__MASK                                0x00010000U
#define PLL_CNTL__BB_PLLBYPASS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define PLL_CNTL__BB_PLLBYPASS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define PLL_CNTL__BB_PLLBYPASS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define PLL_CNTL__BB_PLLBYPASS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define PLL_CNTL__BB_PLLBYPASS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define PLL_CNTL__BB_PLLBYPASS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field bb_pll_settle_time */
#define PLL_CNTL__BB_PLL_SETTLE_TIME__SHIFT                                  17
#define PLL_CNTL__BB_PLL_SETTLE_TIME__WIDTH                                  11
#define PLL_CNTL__BB_PLL_SETTLE_TIME__MASK                          0x0ffe0000U
#define PLL_CNTL__BB_PLL_SETTLE_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0ffe0000U) >> 17)
#define PLL_CNTL__BB_PLL_SETTLE_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x0ffe0000U)
#define PLL_CNTL__BB_PLL_SETTLE_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0ffe0000U) | (((uint32_t)(src) <<\
                    17) & 0x0ffe0000U)
#define PLL_CNTL__BB_PLL_SETTLE_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x0ffe0000U)))
#define PLL_CNTL__TYPE                                                 uint32_t
#define PLL_CNTL__READ                                              0x0fffffffU
#define PLL_CNTL__WRITE                                             0x0fffffffU

#endif /* __PLL_CNTL_MACRO__ */


/* macros for bb_sm_reg_map.BB_pll_cntl */
#define INST_BB_SM_REG_MAP__BB_PLL_CNTL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::analog_swap */
#ifndef __ANALOG_SWAP_MACRO__
#define __ANALOG_SWAP_MACRO__

/* macros for field analog_rx_swap_cntl */
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__SHIFT                               0
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__WIDTH                               3
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__MASK                      0x00000007U
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define ANALOG_SWAP__ANALOG_RX_SWAP_CNTL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field analog_tx_swap_cntl */
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__SHIFT                               3
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__WIDTH                               3
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__MASK                      0x00000038U
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000038U) >> 3)
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000038U)
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000038U) | (((uint32_t)(src) <<\
                    3) & 0x00000038U)
#define ANALOG_SWAP__ANALOG_TX_SWAP_CNTL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000038U)))

/* macros for field swap_alt_chn */
#define ANALOG_SWAP__SWAP_ALT_CHN__SHIFT                                      6
#define ANALOG_SWAP__SWAP_ALT_CHN__WIDTH                                      1
#define ANALOG_SWAP__SWAP_ALT_CHN__MASK                             0x00000040U
#define ANALOG_SWAP__SWAP_ALT_CHN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define ANALOG_SWAP__SWAP_ALT_CHN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define ANALOG_SWAP__SWAP_ALT_CHN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define ANALOG_SWAP__SWAP_ALT_CHN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define ANALOG_SWAP__SWAP_ALT_CHN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define ANALOG_SWAP__SWAP_ALT_CHN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field analog_dc_dac_polarity */
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__SHIFT                            7
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__WIDTH                            1
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__MASK                   0x00000080U
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define ANALOG_SWAP__ANALOG_DC_DAC_POLARITY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field analog_pkdet_dac_polarity */
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__SHIFT                         8
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__WIDTH                         1
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__MASK                0x00000100U
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define ANALOG_SWAP__ANALOG_PKDET_DAC_POLARITY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)
#define ANALOG_SWAP__TYPE                                              uint32_t
#define ANALOG_SWAP__READ                                           0x000001ffU
#define ANALOG_SWAP__WRITE                                          0x000001ffU

#endif /* __ANALOG_SWAP_MACRO__ */


/* macros for bb_sm_reg_map.BB_analog_swap */
#define INST_BB_SM_REG_MAP__BB_ANALOG_SWAP__NUM                               1

/* macros for BlueprintGlobalNameSpace::addac_parallel_control */
#ifndef __ADDAC_PARALLEL_CONTROL_MACRO__
#define __ADDAC_PARALLEL_CONTROL_MACRO__

/* macros for field off_daclpmode */
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__SHIFT                         12
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__WIDTH                          1
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__MASK                 0x00001000U
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define ADDAC_PARALLEL_CONTROL__OFF_DACLPMODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field off_pwdDac */
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__SHIFT                            13
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__WIDTH                             1
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__MASK                    0x00002000U
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDDAC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field off_pwdAdc */
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__SHIFT                            15
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__WIDTH                             1
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__MASK                    0x00008000U
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define ADDAC_PARALLEL_CONTROL__OFF_PWDADC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field on_daclpmode */
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__SHIFT                          28
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__WIDTH                           1
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__MASK                  0x10000000U
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define ADDAC_PARALLEL_CONTROL__ON_DACLPMODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field on_pwdDac */
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__SHIFT                             29
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__WIDTH                              1
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__MASK                     0x20000000U
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define ADDAC_PARALLEL_CONTROL__ON_PWDDAC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)

/* macros for field on_pwdAdc */
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__SHIFT                             31
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__WIDTH                              1
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__MASK                     0x80000000U
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define ADDAC_PARALLEL_CONTROL__ON_PWDADC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define ADDAC_PARALLEL_CONTROL__TYPE                                   uint32_t
#define ADDAC_PARALLEL_CONTROL__READ                                0xb000b000U
#define ADDAC_PARALLEL_CONTROL__WRITE                               0xb000b000U

#endif /* __ADDAC_PARALLEL_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_addac_parallel_control */
#define INST_BB_SM_REG_MAP__BB_ADDAC_PARALLEL_CONTROL__NUM                    1

/* macros for BlueprintGlobalNameSpace::force_clock */
#ifndef __FORCE_CLOCK_MACRO__
#define __FORCE_CLOCK_MACRO__

/* macros for field cf_force_adc_clk_rate */
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__SHIFT                             0
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__WIDTH                             1
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__MASK                    0x00000001U
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define FORCE_CLOCK__CF_FORCE_ADC_CLK_RATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_forced_adc_clk_rate */
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__SHIFT                            1
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__WIDTH                            2
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__MASK                   0x00000006U
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000006U) >> 1)
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000006U)
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000006U) | (((uint32_t)(src) <<\
                    1) & 0x00000006U)
#define FORCE_CLOCK__CF_FORCED_ADC_CLK_RATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000006U)))

/* macros for field cf_force_radio_bw */
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__SHIFT                                 5
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__WIDTH                                 1
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__MASK                        0x00000020U
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define FORCE_CLOCK__CF_FORCE_RADIO_BW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field cf_forced_radio_bw */
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__SHIFT                                6
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__WIDTH                                3
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__MASK                       0x000001c0U
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000001c0U)
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001c0U) | (((uint32_t)(src) <<\
                    6) & 0x000001c0U)
#define FORCE_CLOCK__CF_FORCED_RADIO_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000001c0U)))

/* macros for field cf_force_clkgen_bw */
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__SHIFT                                9
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__WIDTH                                1
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__MASK                       0x00000200U
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define FORCE_CLOCK__CF_FORCE_CLKGEN_BW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field cf_forced_clkgen_bw */
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__SHIFT                              10
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__WIDTH                               3
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__MASK                      0x00001c00U
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001c00U) >> 10)
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00001c00U)
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001c00U) | (((uint32_t)(src) <<\
                    10) & 0x00001c00U)
#define FORCE_CLOCK__CF_FORCED_CLKGEN_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00001c00U)))

/* macros for field cf_force_clktadc */
#define FORCE_CLOCK__CF_FORCE_CLKTADC__SHIFT                                 13
#define FORCE_CLOCK__CF_FORCE_CLKTADC__WIDTH                                  1
#define FORCE_CLOCK__CF_FORCE_CLKTADC__MASK                         0x00002000U
#define FORCE_CLOCK__CF_FORCE_CLKTADC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define FORCE_CLOCK__CF_FORCE_CLKTADC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define FORCE_CLOCK__CF_FORCE_CLKTADC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define FORCE_CLOCK__CF_FORCE_CLKTADC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define FORCE_CLOCK__CF_FORCE_CLKTADC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define FORCE_CLOCK__CF_FORCE_CLKTADC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field cf_forced_clktadc */
#define FORCE_CLOCK__CF_FORCED_CLKTADC__SHIFT                                14
#define FORCE_CLOCK__CF_FORCED_CLKTADC__WIDTH                                 3
#define FORCE_CLOCK__CF_FORCED_CLKTADC__MASK                        0x0001c000U
#define FORCE_CLOCK__CF_FORCED_CLKTADC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001c000U) >> 14)
#define FORCE_CLOCK__CF_FORCED_CLKTADC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0001c000U)
#define FORCE_CLOCK__CF_FORCED_CLKTADC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001c000U) | (((uint32_t)(src) <<\
                    14) & 0x0001c000U)
#define FORCE_CLOCK__CF_FORCED_CLKTADC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0001c000U)))

/* macros for field cf_double_tx_radio_bw */
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__SHIFT                            17
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__WIDTH                             1
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__MASK                    0x00020000U
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define FORCE_CLOCK__CF_DOUBLE_TX_RADIO_BW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field cf_synthon_in_activelow */
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__SHIFT                          18
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__WIDTH                           1
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__MASK                  0x00040000U
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define FORCE_CLOCK__CF_SYNTHON_IN_ACTIVELOW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)
#define FORCE_CLOCK__TYPE                                              uint32_t
#define FORCE_CLOCK__READ                                           0x0007ffe7U
#define FORCE_CLOCK__WRITE                                          0x0007ffe7U

#endif /* __FORCE_CLOCK_MACRO__ */


/* macros for bb_sm_reg_map.BB_force_clock */
#define INST_BB_SM_REG_MAP__BB_FORCE_CLOCK__NUM                               1

/* macros for BlueprintGlobalNameSpace::force_analog */
#ifndef __FORCE_ANALOG_MACRO__
#define __FORCE_ANALOG_MACRO__

/* macros for field force_xpaon */
#define FORCE_ANALOG__FORCE_XPAON__SHIFT                                      0
#define FORCE_ANALOG__FORCE_XPAON__WIDTH                                      1
#define FORCE_ANALOG__FORCE_XPAON__MASK                             0x00000001U
#define FORCE_ANALOG__FORCE_XPAON__READ(src)      (uint32_t)(src) & 0x00000001U
#define FORCE_ANALOG__FORCE_XPAON__WRITE(src)   ((uint32_t)(src) & 0x00000001U)
#define FORCE_ANALOG__FORCE_XPAON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FORCE_ANALOG__FORCE_XPAON__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FORCE_ANALOG__FORCE_XPAON__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define FORCE_ANALOG__FORCE_XPAON__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field forced_xpaon */
#define FORCE_ANALOG__FORCED_XPAON__SHIFT                                     1
#define FORCE_ANALOG__FORCED_XPAON__WIDTH                                     3
#define FORCE_ANALOG__FORCED_XPAON__MASK                            0x0000000eU
#define FORCE_ANALOG__FORCED_XPAON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)
#define FORCE_ANALOG__FORCED_XPAON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000000eU)
#define FORCE_ANALOG__FORCED_XPAON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000eU) | (((uint32_t)(src) <<\
                    1) & 0x0000000eU)
#define FORCE_ANALOG__FORCED_XPAON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000000eU)))
#define FORCE_ANALOG__TYPE                                             uint32_t
#define FORCE_ANALOG__READ                                          0x0000000fU
#define FORCE_ANALOG__WRITE                                         0x0000000fU

#endif /* __FORCE_ANALOG_MACRO__ */


/* macros for bb_sm_reg_map.BB_force_analog */
#define INST_BB_SM_REG_MAP__BB_FORCE_ANALOG__NUM                              1

/* macros for BlueprintGlobalNameSpace::test_controls */
#ifndef __TEST_CONTROLS_MACRO__
#define __TEST_CONTROLS_MACRO__

/* macros for field cf_tsttrig_sel */
#define TEST_CONTROLS__CF_TSTTRIG_SEL__SHIFT                                  0
#define TEST_CONTROLS__CF_TSTTRIG_SEL__WIDTH                                  4
#define TEST_CONTROLS__CF_TSTTRIG_SEL__MASK                         0x0000000fU
#define TEST_CONTROLS__CF_TSTTRIG_SEL__READ(src)  (uint32_t)(src) & 0x0000000fU
#define TEST_CONTROLS__CF_TSTTRIG_SEL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define TEST_CONTROLS__CF_TSTTRIG_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define TEST_CONTROLS__CF_TSTTRIG_SEL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field cf_tsttrig */
#define TEST_CONTROLS__CF_TSTTRIG__SHIFT                                      4
#define TEST_CONTROLS__CF_TSTTRIG__WIDTH                                      1
#define TEST_CONTROLS__CF_TSTTRIG__MASK                             0x00000010U
#define TEST_CONTROLS__CF_TSTTRIG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define TEST_CONTROLS__CF_TSTTRIG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define TEST_CONTROLS__CF_TSTTRIG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define TEST_CONTROLS__CF_TSTTRIG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define TEST_CONTROLS__CF_TSTTRIG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define TEST_CONTROLS__CF_TSTTRIG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field cf_rfshift_sel */
#define TEST_CONTROLS__CF_RFSHIFT_SEL__SHIFT                                  5
#define TEST_CONTROLS__CF_RFSHIFT_SEL__WIDTH                                  2
#define TEST_CONTROLS__CF_RFSHIFT_SEL__MASK                         0x00000060U
#define TEST_CONTROLS__CF_RFSHIFT_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000060U) >> 5)
#define TEST_CONTROLS__CF_RFSHIFT_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000060U)
#define TEST_CONTROLS__CF_RFSHIFT_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000060U) | (((uint32_t)(src) <<\
                    5) & 0x00000060U)
#define TEST_CONTROLS__CF_RFSHIFT_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000060U)))

/* macros for field cardbus_mode */
#define TEST_CONTROLS__CARDBUS_MODE__SHIFT                                    8
#define TEST_CONTROLS__CARDBUS_MODE__WIDTH                                    2
#define TEST_CONTROLS__CARDBUS_MODE__MASK                           0x00000300U
#define TEST_CONTROLS__CARDBUS_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define TEST_CONTROLS__CARDBUS_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define TEST_CONTROLS__CARDBUS_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define TEST_CONTROLS__CARDBUS_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field clkout_is_clk32 */
#define TEST_CONTROLS__CLKOUT_IS_CLK32__SHIFT                                10
#define TEST_CONTROLS__CLKOUT_IS_CLK32__WIDTH                                 1
#define TEST_CONTROLS__CLKOUT_IS_CLK32__MASK                        0x00000400U
#define TEST_CONTROLS__CLKOUT_IS_CLK32__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define TEST_CONTROLS__CLKOUT_IS_CLK32__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define TEST_CONTROLS__CLKOUT_IS_CLK32__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define TEST_CONTROLS__CLKOUT_IS_CLK32__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define TEST_CONTROLS__CLKOUT_IS_CLK32__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define TEST_CONTROLS__CLKOUT_IS_CLK32__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field enable_rfsilent_bb */
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__SHIFT                             13
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__WIDTH                              1
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__MASK                     0x00002000U
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define TEST_CONTROLS__ENABLE_RFSILENT_BB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field enable_mini_obs */
#define TEST_CONTROLS__ENABLE_MINI_OBS__SHIFT                                15
#define TEST_CONTROLS__ENABLE_MINI_OBS__WIDTH                                 1
#define TEST_CONTROLS__ENABLE_MINI_OBS__MASK                        0x00008000U
#define TEST_CONTROLS__ENABLE_MINI_OBS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define TEST_CONTROLS__ENABLE_MINI_OBS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define TEST_CONTROLS__ENABLE_MINI_OBS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define TEST_CONTROLS__ENABLE_MINI_OBS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define TEST_CONTROLS__ENABLE_MINI_OBS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define TEST_CONTROLS__ENABLE_MINI_OBS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field slow_clk160 */
#define TEST_CONTROLS__SLOW_CLK160__SHIFT                                    17
#define TEST_CONTROLS__SLOW_CLK160__WIDTH                                     1
#define TEST_CONTROLS__SLOW_CLK160__MASK                            0x00020000U
#define TEST_CONTROLS__SLOW_CLK160__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define TEST_CONTROLS__SLOW_CLK160__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define TEST_CONTROLS__SLOW_CLK160__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define TEST_CONTROLS__SLOW_CLK160__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define TEST_CONTROLS__SLOW_CLK160__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define TEST_CONTROLS__SLOW_CLK160__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field agc_obs_sel_3 */
#define TEST_CONTROLS__AGC_OBS_SEL_3__SHIFT                                  18
#define TEST_CONTROLS__AGC_OBS_SEL_3__WIDTH                                   1
#define TEST_CONTROLS__AGC_OBS_SEL_3__MASK                          0x00040000U
#define TEST_CONTROLS__AGC_OBS_SEL_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define TEST_CONTROLS__AGC_OBS_SEL_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define TEST_CONTROLS__AGC_OBS_SEL_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define TEST_CONTROLS__AGC_OBS_SEL_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define TEST_CONTROLS__AGC_OBS_SEL_3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define TEST_CONTROLS__AGC_OBS_SEL_3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field cf_bbb_obs_sel */
#define TEST_CONTROLS__CF_BBB_OBS_SEL__SHIFT                                 19
#define TEST_CONTROLS__CF_BBB_OBS_SEL__WIDTH                                  4
#define TEST_CONTROLS__CF_BBB_OBS_SEL__MASK                         0x00780000U
#define TEST_CONTROLS__CF_BBB_OBS_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00780000U) >> 19)
#define TEST_CONTROLS__CF_BBB_OBS_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00780000U)
#define TEST_CONTROLS__CF_BBB_OBS_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00780000U) | (((uint32_t)(src) <<\
                    19) & 0x00780000U)
#define TEST_CONTROLS__CF_BBB_OBS_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00780000U)))

/* macros for field rx_obs_sel_5th_bit */
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__SHIFT                             23
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__WIDTH                              1
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__MASK                     0x00800000U
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define TEST_CONTROLS__RX_OBS_SEL_5TH_BIT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field agc_obs_sel_4 */
#define TEST_CONTROLS__AGC_OBS_SEL_4__SHIFT                                  24
#define TEST_CONTROLS__AGC_OBS_SEL_4__WIDTH                                   1
#define TEST_CONTROLS__AGC_OBS_SEL_4__MASK                          0x01000000U
#define TEST_CONTROLS__AGC_OBS_SEL_4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define TEST_CONTROLS__AGC_OBS_SEL_4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define TEST_CONTROLS__AGC_OBS_SEL_4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define TEST_CONTROLS__AGC_OBS_SEL_4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define TEST_CONTROLS__AGC_OBS_SEL_4__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define TEST_CONTROLS__AGC_OBS_SEL_4__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field force_agc_clear */
#define TEST_CONTROLS__FORCE_AGC_CLEAR__SHIFT                                28
#define TEST_CONTROLS__FORCE_AGC_CLEAR__WIDTH                                 1
#define TEST_CONTROLS__FORCE_AGC_CLEAR__MASK                        0x10000000U
#define TEST_CONTROLS__FORCE_AGC_CLEAR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define TEST_CONTROLS__FORCE_AGC_CLEAR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define TEST_CONTROLS__FORCE_AGC_CLEAR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define TEST_CONTROLS__FORCE_AGC_CLEAR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define TEST_CONTROLS__FORCE_AGC_CLEAR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define TEST_CONTROLS__FORCE_AGC_CLEAR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field tstdac_out_sel */
#define TEST_CONTROLS__TSTDAC_OUT_SEL__SHIFT                                 30
#define TEST_CONTROLS__TSTDAC_OUT_SEL__WIDTH                                  2
#define TEST_CONTROLS__TSTDAC_OUT_SEL__MASK                         0xc0000000U
#define TEST_CONTROLS__TSTDAC_OUT_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define TEST_CONTROLS__TSTDAC_OUT_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define TEST_CONTROLS__TSTDAC_OUT_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define TEST_CONTROLS__TSTDAC_OUT_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define TEST_CONTROLS__TYPE                                            uint32_t
#define TEST_CONTROLS__READ                                         0xd1fea77fU
#define TEST_CONTROLS__WRITE                                        0xd1fea77fU

#endif /* __TEST_CONTROLS_MACRO__ */


/* macros for bb_sm_reg_map.BB_test_controls */
#define INST_BB_SM_REG_MAP__BB_TEST_CONTROLS__NUM                             1

/* macros for BlueprintGlobalNameSpace::test_controls_status */
#ifndef __TEST_CONTROLS_STATUS_MACRO__
#define __TEST_CONTROLS_STATUS_MACRO__

/* macros for field cf_tstdac_en */
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__SHIFT                             0
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__WIDTH                             1
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__MASK                    0x00000001U
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TEST_CONTROLS_STATUS__CF_TSTDAC_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_tx_src_is_tstdac */
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__SHIFT                      1
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__WIDTH                      1
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__MASK             0x00000002U
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_IS_TSTDAC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cf_tx_obs_sel */
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__SHIFT                            2
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__WIDTH                            3
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__MASK                   0x0000001cU
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000001cU) >> 2)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000001cU)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001cU) | (((uint32_t)(src) <<\
                    2) & 0x0000001cU)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000001cU)))

/* macros for field cf_tx_obs_mux_sel */
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__SHIFT                        5
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__WIDTH                        2
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__MASK               0x00000060U
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000060U) >> 5)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000060U)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000060U) | (((uint32_t)(src) <<\
                    5) & 0x00000060U)
#define TEST_CONTROLS_STATUS__CF_TX_OBS_MUX_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000060U)))

/* macros for field cf_tx_src_alternate */
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__SHIFT                      7
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__WIDTH                      1
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__MASK             0x00000080U
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define TEST_CONTROLS_STATUS__CF_TX_SRC_ALTERNATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field cf_tstadc_en */
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__SHIFT                             8
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__WIDTH                             1
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__MASK                    0x00000100U
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define TEST_CONTROLS_STATUS__CF_TSTADC_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field cf_rx_src_is_tstadc */
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__SHIFT                      9
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__WIDTH                      1
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__MASK             0x00000200U
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define TEST_CONTROLS_STATUS__CF_RX_SRC_IS_TSTADC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field rx_obs_sel */
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__SHIFT                              10
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__WIDTH                               4
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__MASK                      0x00003c00U
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003c00U) >> 10)
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00003c00U)
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003c00U) | (((uint32_t)(src) <<\
                    10) & 0x00003c00U)
#define TEST_CONTROLS_STATUS__RX_OBS_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00003c00U)))

/* macros for field disable_a2_warm_reset */
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__SHIFT                   14
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__WIDTH                    1
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__MASK           0x00004000U
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define TEST_CONTROLS_STATUS__DISABLE_A2_WARM_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field reset_a2 */
#define TEST_CONTROLS_STATUS__RESET_A2__SHIFT                                15
#define TEST_CONTROLS_STATUS__RESET_A2__WIDTH                                 1
#define TEST_CONTROLS_STATUS__RESET_A2__MASK                        0x00008000U
#define TEST_CONTROLS_STATUS__RESET_A2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define TEST_CONTROLS_STATUS__RESET_A2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x00008000U)
#define TEST_CONTROLS_STATUS__RESET_A2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | (((uint32_t)(src) <<\
                    15) & 0x00008000U)
#define TEST_CONTROLS_STATUS__RESET_A2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x00008000U)))
#define TEST_CONTROLS_STATUS__RESET_A2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define TEST_CONTROLS_STATUS__RESET_A2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field agc_obs_sel */
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__SHIFT                             16
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__WIDTH                              3
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__MASK                     0x00070000U
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00070000U) >> 16)
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00070000U)
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00070000U) | (((uint32_t)(src) <<\
                    16) & 0x00070000U)
#define TEST_CONTROLS_STATUS__AGC_OBS_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00070000U)))

/* macros for field cf_enable_fft_dump */
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__SHIFT                      19
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__WIDTH                       1
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__MASK              0x00080000U
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00080000U) >> 19)
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00080000U)
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define TEST_CONTROLS_STATUS__CF_ENABLE_FFT_DUMP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field cf_debugport_in */
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__SHIFT                         23
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__WIDTH                          1
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__MASK                 0x00800000U
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_IN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field disable_agc_to_a2 */
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__SHIFT                       27
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__WIDTH                        1
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__MASK               0x08000000U
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define TEST_CONTROLS_STATUS__DISABLE_AGC_TO_A2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field cf_debugport_en */
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__SHIFT                         28
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__WIDTH                          1
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__MASK                 0x10000000U
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field cf_debugport_sel */
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__SHIFT                        29
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__WIDTH                         3
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__MASK                0xe0000000U
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0xe0000000U) >> 29)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0xe0000000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xe0000000U) | (((uint32_t)(src) <<\
                    29) & 0xe0000000U)
#define TEST_CONTROLS_STATUS__CF_DEBUGPORT_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0xe0000000U)))
#define TEST_CONTROLS_STATUS__TYPE                                     uint32_t
#define TEST_CONTROLS_STATUS__READ                                  0xf88fffffU
#define TEST_CONTROLS_STATUS__WRITE                                 0xf88fffffU

#endif /* __TEST_CONTROLS_STATUS_MACRO__ */


/* macros for bb_sm_reg_map.BB_test_controls_status */
#define INST_BB_SM_REG_MAP__BB_TEST_CONTROLS_STATUS__NUM                      1

/* macros for BlueprintGlobalNameSpace::tstdac */
#ifndef __TSTDAC_MACRO__
#define __TSTDAC_MACRO__

/* macros for field tstdac_out_q */
#define TSTDAC__TSTDAC_OUT_Q__SHIFT                                           0
#define TSTDAC__TSTDAC_OUT_Q__WIDTH                                          10
#define TSTDAC__TSTDAC_OUT_Q__MASK                                  0x000003ffU
#define TSTDAC__TSTDAC_OUT_Q__READ(src)           (uint32_t)(src) & 0x000003ffU

/* macros for field tstdac_out_i */
#define TSTDAC__TSTDAC_OUT_I__SHIFT                                          10
#define TSTDAC__TSTDAC_OUT_I__WIDTH                                          10
#define TSTDAC__TSTDAC_OUT_I__MASK                                  0x000ffc00U
#define TSTDAC__TSTDAC_OUT_I__READ(src) (((uint32_t)(src) & 0x000ffc00U) >> 10)
#define TSTDAC__TYPE                                                   uint32_t
#define TSTDAC__READ                                                0x000fffffU

#endif /* __TSTDAC_MACRO__ */


/* macros for bb_sm_reg_map.BB_tstdac */
#define INST_BB_SM_REG_MAP__BB_TSTDAC__NUM                                    1

/* macros for BlueprintGlobalNameSpace::channel_status */
#ifndef __CHANNEL_STATUS_MACRO__
#define __CHANNEL_STATUS_MACRO__

/* macros for field bt_active */
#define CHANNEL_STATUS__BT_ACTIVE__SHIFT                                      0
#define CHANNEL_STATUS__BT_ACTIVE__WIDTH                                      1
#define CHANNEL_STATUS__BT_ACTIVE__MASK                             0x00000001U
#define CHANNEL_STATUS__BT_ACTIVE__READ(src)      (uint32_t)(src) & 0x00000001U
#define CHANNEL_STATUS__BT_ACTIVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CHANNEL_STATUS__BT_ACTIVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field rx_clear_raw */
#define CHANNEL_STATUS__RX_CLEAR_RAW__SHIFT                                   1
#define CHANNEL_STATUS__RX_CLEAR_RAW__WIDTH                                   1
#define CHANNEL_STATUS__RX_CLEAR_RAW__MASK                          0x00000002U
#define CHANNEL_STATUS__RX_CLEAR_RAW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define CHANNEL_STATUS__RX_CLEAR_RAW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define CHANNEL_STATUS__RX_CLEAR_RAW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field rx_clear_mac */
#define CHANNEL_STATUS__RX_CLEAR_MAC__SHIFT                                   2
#define CHANNEL_STATUS__RX_CLEAR_MAC__WIDTH                                   1
#define CHANNEL_STATUS__RX_CLEAR_MAC__MASK                          0x00000004U
#define CHANNEL_STATUS__RX_CLEAR_MAC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define CHANNEL_STATUS__RX_CLEAR_MAC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define CHANNEL_STATUS__RX_CLEAR_MAC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field rx_clear_pad */
#define CHANNEL_STATUS__RX_CLEAR_PAD__SHIFT                                   3
#define CHANNEL_STATUS__RX_CLEAR_PAD__WIDTH                                   1
#define CHANNEL_STATUS__RX_CLEAR_PAD__MASK                          0x00000008U
#define CHANNEL_STATUS__RX_CLEAR_PAD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define CHANNEL_STATUS__RX_CLEAR_PAD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define CHANNEL_STATUS__RX_CLEAR_PAD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field bb_sw_out_0 */
#define CHANNEL_STATUS__BB_SW_OUT_0__SHIFT                                    4
#define CHANNEL_STATUS__BB_SW_OUT_0__WIDTH                                    2
#define CHANNEL_STATUS__BB_SW_OUT_0__MASK                           0x00000030U
#define CHANNEL_STATUS__BB_SW_OUT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)

/* macros for field bb_sw_out_1 */
#define CHANNEL_STATUS__BB_SW_OUT_1__SHIFT                                    6
#define CHANNEL_STATUS__BB_SW_OUT_1__WIDTH                                    2
#define CHANNEL_STATUS__BB_SW_OUT_1__MASK                           0x000000c0U
#define CHANNEL_STATUS__BB_SW_OUT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)

/* macros for field bb_sw_out_2 */
#define CHANNEL_STATUS__BB_SW_OUT_2__SHIFT                                    8
#define CHANNEL_STATUS__BB_SW_OUT_2__WIDTH                                    2
#define CHANNEL_STATUS__BB_SW_OUT_2__MASK                           0x00000300U
#define CHANNEL_STATUS__BB_SW_OUT_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)

/* macros for field bb_sw_com_out */
#define CHANNEL_STATUS__BB_SW_COM_OUT__SHIFT                                 10
#define CHANNEL_STATUS__BB_SW_COM_OUT__WIDTH                                  4
#define CHANNEL_STATUS__BB_SW_COM_OUT__MASK                         0x00003c00U
#define CHANNEL_STATUS__BB_SW_COM_OUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003c00U) >> 10)

/* macros for field ant_div_cfg_used */
#define CHANNEL_STATUS__ANT_DIV_CFG_USED__SHIFT                              14
#define CHANNEL_STATUS__ANT_DIV_CFG_USED__WIDTH                               3
#define CHANNEL_STATUS__ANT_DIV_CFG_USED__MASK                      0x0001c000U
#define CHANNEL_STATUS__ANT_DIV_CFG_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001c000U) >> 14)
#define CHANNEL_STATUS__TYPE                                           uint32_t
#define CHANNEL_STATUS__READ                                        0x0001ffffU

#endif /* __CHANNEL_STATUS_MACRO__ */


/* macros for bb_sm_reg_map.BB_channel_status */
#define INST_BB_SM_REG_MAP__BB_CHANNEL_STATUS__NUM                            1

/* macros for BlueprintGlobalNameSpace::chaninfo_ctrl */
#ifndef __CHANINFO_CTRL_MACRO__
#define __CHANINFO_CTRL_MACRO__

/* macros for field capture_chan_info */
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__SHIFT                               0
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__WIDTH                               1
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__MASK                      0x00000001U
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CHANINFO_CTRL__CAPTURE_CHAN_INFO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field disable_chaninfomem */
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__SHIFT                             1
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__WIDTH                             1
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__MASK                    0x00000002U
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define CHANINFO_CTRL__DISABLE_CHANINFOMEM__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field capture_sounding_packet */
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__SHIFT                         2
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__WIDTH                         1
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__MASK                0x00000004U
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define CHANINFO_CTRL__CAPTURE_SOUNDING_PACKET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field chaninfomem_s2_read */
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__SHIFT                             3
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__WIDTH                             1
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__MASK                    0x00000008U
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define CHANINFO_CTRL__CHANINFOMEM_S2_READ__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field chaninfomem_bw */
#define CHANINFO_CTRL__CHANINFOMEM_BW__SHIFT                                  4
#define CHANINFO_CTRL__CHANINFOMEM_BW__WIDTH                                  2
#define CHANINFO_CTRL__CHANINFOMEM_BW__MASK                         0x00000030U
#define CHANINFO_CTRL__CHANINFOMEM_BW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)

/* macros for field rtt_mac_phy_phase */
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__SHIFT                               6
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__WIDTH                               1
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__MASK                      0x00000040U
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define CHANINFO_CTRL__RTT_MAC_PHY_PHASE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field rtt_enable_cch_rot */
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__SHIFT                              7
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__WIDTH                              1
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__MASK                     0x00000080U
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define CHANINFO_CTRL__RTT_ENABLE_CCH_ROT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field rtt_hardware_iFFT */
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__SHIFT                               8
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__WIDTH                               1
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__MASK                      0x00000100U
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define CHANINFO_CTRL__RTT_HARDWARE_IFFT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field rtt_srch_window */
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__SHIFT                                 9
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__WIDTH                                 7
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__MASK                        0x0000fe00U
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fe00U) >> 9)
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x0000fe00U)
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fe00U) | (((uint32_t)(src) <<\
                    9) & 0x0000fe00U)
#define CHANINFO_CTRL__RTT_SRCH_WINDOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x0000fe00U)))

/* macros for field rtt_det_thr */
#define CHANINFO_CTRL__RTT_DET_THR__SHIFT                                    16
#define CHANINFO_CTRL__RTT_DET_THR__WIDTH                                     4
#define CHANINFO_CTRL__RTT_DET_THR__MASK                            0x000f0000U
#define CHANINFO_CTRL__RTT_DET_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)
#define CHANINFO_CTRL__RTT_DET_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x000f0000U)
#define CHANINFO_CTRL__RTT_DET_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f0000U) | (((uint32_t)(src) <<\
                    16) & 0x000f0000U)
#define CHANINFO_CTRL__RTT_DET_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x000f0000U)))
#define CHANINFO_CTRL__TYPE                                            uint32_t
#define CHANINFO_CTRL__READ                                         0x000fffffU
#define CHANINFO_CTRL__WRITE                                        0x000fffffU

#endif /* __CHANINFO_CTRL_MACRO__ */


/* macros for bb_sm_reg_map.BB_chaninfo_ctrl */
#define INST_BB_SM_REG_MAP__BB_CHANINFO_CTRL__NUM                             1

/* macros for BlueprintGlobalNameSpace::chan_info_noise_pwr */
#ifndef __CHAN_INFO_NOISE_PWR_MACRO__
#define __CHAN_INFO_NOISE_PWR_MACRO__

/* macros for field noise_power */
#define CHAN_INFO_NOISE_PWR__NOISE_POWER__SHIFT                               0
#define CHAN_INFO_NOISE_PWR__NOISE_POWER__WIDTH                              12
#define CHAN_INFO_NOISE_PWR__NOISE_POWER__MASK                      0x00000fffU
#define CHAN_INFO_NOISE_PWR__NOISE_POWER__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define CHAN_INFO_NOISE_PWR__TYPE                                      uint32_t
#define CHAN_INFO_NOISE_PWR__READ                                   0x00000fffU

#endif /* __CHAN_INFO_NOISE_PWR_MACRO__ */


/* macros for bb_sm_reg_map.BB_chan_info_noise_pwr */
#define INST_BB_SM_REG_MAP__BB_CHAN_INFO_NOISE_PWR__NUM                       1

/* macros for BlueprintGlobalNameSpace::chan_info_gain_diff */
#ifndef __CHAN_INFO_GAIN_DIFF_MACRO__
#define __CHAN_INFO_GAIN_DIFF_MACRO__

/* macros for field fine_ppm */
#define CHAN_INFO_GAIN_DIFF__FINE_PPM__SHIFT                                  0
#define CHAN_INFO_GAIN_DIFF__FINE_PPM__WIDTH                                 12
#define CHAN_INFO_GAIN_DIFF__FINE_PPM__MASK                         0x00000fffU
#define CHAN_INFO_GAIN_DIFF__FINE_PPM__READ(src)  (uint32_t)(src) & 0x00000fffU

/* macros for field analog_gain_diff_01 */
#define CHAN_INFO_GAIN_DIFF__ANALOG_GAIN_DIFF_01__SHIFT                      12
#define CHAN_INFO_GAIN_DIFF__ANALOG_GAIN_DIFF_01__WIDTH                       7
#define CHAN_INFO_GAIN_DIFF__ANALOG_GAIN_DIFF_01__MASK              0x0007f000U
#define CHAN_INFO_GAIN_DIFF__ANALOG_GAIN_DIFF_01__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0007f000U) >> 12)
#define CHAN_INFO_GAIN_DIFF__TYPE                                      uint32_t
#define CHAN_INFO_GAIN_DIFF__READ                                   0x0007ffffU

#endif /* __CHAN_INFO_GAIN_DIFF_MACRO__ */


/* macros for bb_sm_reg_map.BB_chan_info_gain_diff */
#define INST_BB_SM_REG_MAP__BB_CHAN_INFO_GAIN_DIFF__NUM                       1

/* macros for BlueprintGlobalNameSpace::chan_info_fine_timing */
#ifndef __CHAN_INFO_FINE_TIMING_MACRO__
#define __CHAN_INFO_FINE_TIMING_MACRO__

/* macros for field coarse_ppm */
#define CHAN_INFO_FINE_TIMING__COARSE_PPM__SHIFT                              0
#define CHAN_INFO_FINE_TIMING__COARSE_PPM__WIDTH                             12
#define CHAN_INFO_FINE_TIMING__COARSE_PPM__MASK                     0x00000fffU
#define CHAN_INFO_FINE_TIMING__COARSE_PPM__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU

/* macros for field fine_timing */
#define CHAN_INFO_FINE_TIMING__FINE_TIMING__SHIFT                            12
#define CHAN_INFO_FINE_TIMING__FINE_TIMING__WIDTH                            10
#define CHAN_INFO_FINE_TIMING__FINE_TIMING__MASK                    0x003ff000U
#define CHAN_INFO_FINE_TIMING__FINE_TIMING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003ff000U) >> 12)
#define CHAN_INFO_FINE_TIMING__TYPE                                    uint32_t
#define CHAN_INFO_FINE_TIMING__READ                                 0x003fffffU

#endif /* __CHAN_INFO_FINE_TIMING_MACRO__ */


/* macros for bb_sm_reg_map.BB_chan_info_fine_timing */
#define INST_BB_SM_REG_MAP__BB_CHAN_INFO_FINE_TIMING__NUM                     1

/* macros for BlueprintGlobalNameSpace::chan_info_gain_b0 */
#ifndef __CHAN_INFO_GAIN_B0_MACRO__
#define __CHAN_INFO_GAIN_B0_MACRO__

/* macros for field chan_info_rssi_0 */
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RSSI_0__SHIFT                            0
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RSSI_0__WIDTH                            8
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RSSI_0__MASK                   0x000000ffU
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RSSI_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field chan_info_rf_gain_0 */
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RF_GAIN_0__SHIFT                         8
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RF_GAIN_0__WIDTH                         8
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RF_GAIN_0__MASK                0x0000ff00U
#define CHAN_INFO_GAIN_B0__CHAN_INFO_RF_GAIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field chan_info_mb_gain_0 */
#define CHAN_INFO_GAIN_B0__CHAN_INFO_MB_GAIN_0__SHIFT                        16
#define CHAN_INFO_GAIN_B0__CHAN_INFO_MB_GAIN_0__WIDTH                         7
#define CHAN_INFO_GAIN_B0__CHAN_INFO_MB_GAIN_0__MASK                0x007f0000U
#define CHAN_INFO_GAIN_B0__CHAN_INFO_MB_GAIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)

/* macros for field chan_info_xatten1_sw_0 */
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__SHIFT                     23
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__WIDTH                      1
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__MASK             0x00800000U
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN1_SW_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field chan_info_xatten2_sw_0 */
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__SHIFT                     24
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__WIDTH                      1
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__MASK             0x01000000U
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define CHAN_INFO_GAIN_B0__CHAN_INFO_XATTEN2_SW_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)
#define CHAN_INFO_GAIN_B0__TYPE                                        uint32_t
#define CHAN_INFO_GAIN_B0__READ                                     0x01ffffffU

#endif /* __CHAN_INFO_GAIN_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_chan_info_gain_b0 */
#define INST_BB_SM_REG_MAP__BB_CHAN_INFO_GAIN_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::rtt_corr_value */
#ifndef __RTT_CORR_VALUE_MACRO__
#define __RTT_CORR_VALUE_MACRO__

/* macros for field rtt_corr_value */
#define RTT_CORR_VALUE__RTT_CORR_VALUE__SHIFT                                 0
#define RTT_CORR_VALUE__RTT_CORR_VALUE__WIDTH                                17
#define RTT_CORR_VALUE__RTT_CORR_VALUE__MASK                        0x0001ffffU
#define RTT_CORR_VALUE__RTT_CORR_VALUE__READ(src) (uint32_t)(src) & 0x0001ffffU
#define RTT_CORR_VALUE__TYPE                                           uint32_t
#define RTT_CORR_VALUE__READ                                        0x0001ffffU

#endif /* __RTT_CORR_VALUE_MACRO__ */


/* macros for bb_sm_reg_map.BB_rtt_corr_value */
#define INST_BB_SM_REG_MAP__BB_RTT_CORR_VALUE__NUM                            1

/* macros for BlueprintGlobalNameSpace::scrambler_seed */
#ifndef __SCRAMBLER_SEED_MACRO__
#define __SCRAMBLER_SEED_MACRO__

/* macros for field fixed_scrambler_seed */
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__SHIFT                           0
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__WIDTH                           7
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__MASK                  0x0000007fU
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000007fU
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000007fU)
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define SCRAMBLER_SEED__FIXED_SCRAMBLER_SEED__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))
#define SCRAMBLER_SEED__TYPE                                           uint32_t
#define SCRAMBLER_SEED__READ                                        0x0000007fU
#define SCRAMBLER_SEED__WRITE                                       0x0000007fU

#endif /* __SCRAMBLER_SEED_MACRO__ */


/* macros for bb_sm_reg_map.BB_scrambler_seed */
#define INST_BB_SM_REG_MAP__BB_SCRAMBLER_SEED__NUM                            1

/* macros for BlueprintGlobalNameSpace::bbb_tx_ctrl */
#ifndef __BBB_TX_CTRL_MACRO__
#define __BBB_TX_CTRL_MACRO__

/* macros for field disable_scrambler */
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__SHIFT                                 0
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__WIDTH                                 1
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__MASK                        0x00000001U
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__READ(src) (uint32_t)(src) & 0x00000001U
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define BBB_TX_CTRL__DISABLE_SCRAMBLER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field use_scrambler_seed */
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__SHIFT                                1
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__WIDTH                                1
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__MASK                       0x00000002U
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define BBB_TX_CTRL__USE_SCRAMBLER_SEED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field tx_dac_scale_cck */
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__SHIFT                                  2
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__WIDTH                                  2
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__MASK                         0x0000000cU
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define BBB_TX_CTRL__TX_DAC_SCALE_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field txfir_japan_cck */
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__SHIFT                                   4
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__WIDTH                                   1
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__MASK                          0x00000010U
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define BBB_TX_CTRL__TXFIR_JAPAN_CCK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field allow_1mbps_short */
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__SHIFT                                 5
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__WIDTH                                 1
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__MASK                        0x00000020U
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define BBB_TX_CTRL__ALLOW_1MBPS_SHORT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field tx_cck_delay_1 */
#define BBB_TX_CTRL__TX_CCK_DELAY_1__SHIFT                                    6
#define BBB_TX_CTRL__TX_CCK_DELAY_1__WIDTH                                    3
#define BBB_TX_CTRL__TX_CCK_DELAY_1__MASK                           0x000001c0U
#define BBB_TX_CTRL__TX_CCK_DELAY_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001c0U) >> 6)
#define BBB_TX_CTRL__TX_CCK_DELAY_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000001c0U)
#define BBB_TX_CTRL__TX_CCK_DELAY_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001c0U) | (((uint32_t)(src) <<\
                    6) & 0x000001c0U)
#define BBB_TX_CTRL__TX_CCK_DELAY_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000001c0U)))

/* macros for field tx_cck_delay_2 */
#define BBB_TX_CTRL__TX_CCK_DELAY_2__SHIFT                                    9
#define BBB_TX_CTRL__TX_CCK_DELAY_2__WIDTH                                    3
#define BBB_TX_CTRL__TX_CCK_DELAY_2__MASK                           0x00000e00U
#define BBB_TX_CTRL__TX_CCK_DELAY_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000e00U) >> 9)
#define BBB_TX_CTRL__TX_CCK_DELAY_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000e00U)
#define BBB_TX_CTRL__TX_CCK_DELAY_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000e00U) | (((uint32_t)(src) <<\
                    9) & 0x00000e00U)
#define BBB_TX_CTRL__TX_CCK_DELAY_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000e00U)))
#define BBB_TX_CTRL__TYPE                                              uint32_t
#define BBB_TX_CTRL__READ                                           0x00000fffU
#define BBB_TX_CTRL__WRITE                                          0x00000fffU

#endif /* __BBB_TX_CTRL_MACRO__ */


/* macros for bb_sm_reg_map.BB_bbb_tx_ctrl */
#define INST_BB_SM_REG_MAP__BB_BBB_TX_CTRL__NUM                               1

/* macros for BlueprintGlobalNameSpace::bbb_txfir_0 */
#ifndef __BBB_TXFIR_0_MACRO__
#define __BBB_TXFIR_0_MACRO__

/* macros for field txfir_coeff_h0 */
#define BBB_TXFIR_0__TXFIR_COEFF_H0__SHIFT                                    0
#define BBB_TXFIR_0__TXFIR_COEFF_H0__WIDTH                                    4
#define BBB_TXFIR_0__TXFIR_COEFF_H0__MASK                           0x0000000fU
#define BBB_TXFIR_0__TXFIR_COEFF_H0__READ(src)    (uint32_t)(src) & 0x0000000fU
#define BBB_TXFIR_0__TXFIR_COEFF_H0__WRITE(src) ((uint32_t)(src) & 0x0000000fU)
#define BBB_TXFIR_0__TXFIR_COEFF_H0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define BBB_TXFIR_0__TXFIR_COEFF_H0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field txfir_coeff_h1 */
#define BBB_TXFIR_0__TXFIR_COEFF_H1__SHIFT                                    8
#define BBB_TXFIR_0__TXFIR_COEFF_H1__WIDTH                                    4
#define BBB_TXFIR_0__TXFIR_COEFF_H1__MASK                           0x00000f00U
#define BBB_TXFIR_0__TXFIR_COEFF_H1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define BBB_TXFIR_0__TXFIR_COEFF_H1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define BBB_TXFIR_0__TXFIR_COEFF_H1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define BBB_TXFIR_0__TXFIR_COEFF_H1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field txfir_coeff_h2 */
#define BBB_TXFIR_0__TXFIR_COEFF_H2__SHIFT                                   16
#define BBB_TXFIR_0__TXFIR_COEFF_H2__WIDTH                                    5
#define BBB_TXFIR_0__TXFIR_COEFF_H2__MASK                           0x001f0000U
#define BBB_TXFIR_0__TXFIR_COEFF_H2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001f0000U) >> 16)
#define BBB_TXFIR_0__TXFIR_COEFF_H2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x001f0000U)
#define BBB_TXFIR_0__TXFIR_COEFF_H2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001f0000U) | (((uint32_t)(src) <<\
                    16) & 0x001f0000U)
#define BBB_TXFIR_0__TXFIR_COEFF_H2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x001f0000U)))

/* macros for field txfir_coeff_h3 */
#define BBB_TXFIR_0__TXFIR_COEFF_H3__SHIFT                                   24
#define BBB_TXFIR_0__TXFIR_COEFF_H3__WIDTH                                    5
#define BBB_TXFIR_0__TXFIR_COEFF_H3__MASK                           0x1f000000U
#define BBB_TXFIR_0__TXFIR_COEFF_H3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1f000000U) >> 24)
#define BBB_TXFIR_0__TXFIR_COEFF_H3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x1f000000U)
#define BBB_TXFIR_0__TXFIR_COEFF_H3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1f000000U) | (((uint32_t)(src) <<\
                    24) & 0x1f000000U)
#define BBB_TXFIR_0__TXFIR_COEFF_H3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x1f000000U)))
#define BBB_TXFIR_0__TYPE                                              uint32_t
#define BBB_TXFIR_0__READ                                           0x1f1f0f0fU
#define BBB_TXFIR_0__WRITE                                          0x1f1f0f0fU

#endif /* __BBB_TXFIR_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_bbb_txfir_0 */
#define INST_BB_SM_REG_MAP__BB_BBB_TXFIR_0__NUM                               1

/* macros for BlueprintGlobalNameSpace::bbb_txfir_1 */
#ifndef __BBB_TXFIR_1_MACRO__
#define __BBB_TXFIR_1_MACRO__

/* macros for field txfir_coeff_h4 */
#define BBB_TXFIR_1__TXFIR_COEFF_H4__SHIFT                                    0
#define BBB_TXFIR_1__TXFIR_COEFF_H4__WIDTH                                    6
#define BBB_TXFIR_1__TXFIR_COEFF_H4__MASK                           0x0000003fU
#define BBB_TXFIR_1__TXFIR_COEFF_H4__READ(src)    (uint32_t)(src) & 0x0000003fU
#define BBB_TXFIR_1__TXFIR_COEFF_H4__WRITE(src) ((uint32_t)(src) & 0x0000003fU)
#define BBB_TXFIR_1__TXFIR_COEFF_H4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define BBB_TXFIR_1__TXFIR_COEFF_H4__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field txfir_coeff_h5 */
#define BBB_TXFIR_1__TXFIR_COEFF_H5__SHIFT                                    8
#define BBB_TXFIR_1__TXFIR_COEFF_H5__WIDTH                                    6
#define BBB_TXFIR_1__TXFIR_COEFF_H5__MASK                           0x00003f00U
#define BBB_TXFIR_1__TXFIR_COEFF_H5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define BBB_TXFIR_1__TXFIR_COEFF_H5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define BBB_TXFIR_1__TXFIR_COEFF_H5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define BBB_TXFIR_1__TXFIR_COEFF_H5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field txfir_coeff_h6 */
#define BBB_TXFIR_1__TXFIR_COEFF_H6__SHIFT                                   16
#define BBB_TXFIR_1__TXFIR_COEFF_H6__WIDTH                                    7
#define BBB_TXFIR_1__TXFIR_COEFF_H6__MASK                           0x007f0000U
#define BBB_TXFIR_1__TXFIR_COEFF_H6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)
#define BBB_TXFIR_1__TXFIR_COEFF_H6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x007f0000U)
#define BBB_TXFIR_1__TXFIR_COEFF_H6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007f0000U) | (((uint32_t)(src) <<\
                    16) & 0x007f0000U)
#define BBB_TXFIR_1__TXFIR_COEFF_H6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x007f0000U)))

/* macros for field txfir_coeff_h7 */
#define BBB_TXFIR_1__TXFIR_COEFF_H7__SHIFT                                   24
#define BBB_TXFIR_1__TXFIR_COEFF_H7__WIDTH                                    7
#define BBB_TXFIR_1__TXFIR_COEFF_H7__MASK                           0x7f000000U
#define BBB_TXFIR_1__TXFIR_COEFF_H7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7f000000U) >> 24)
#define BBB_TXFIR_1__TXFIR_COEFF_H7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x7f000000U)
#define BBB_TXFIR_1__TXFIR_COEFF_H7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7f000000U) | (((uint32_t)(src) <<\
                    24) & 0x7f000000U)
#define BBB_TXFIR_1__TXFIR_COEFF_H7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x7f000000U)))
#define BBB_TXFIR_1__TYPE                                              uint32_t
#define BBB_TXFIR_1__READ                                           0x7f7f3f3fU
#define BBB_TXFIR_1__WRITE                                          0x7f7f3f3fU

#endif /* __BBB_TXFIR_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_bbb_txfir_1 */
#define INST_BB_SM_REG_MAP__BB_BBB_TXFIR_1__NUM                               1

/* macros for BlueprintGlobalNameSpace::bbb_txfir_2 */
#ifndef __BBB_TXFIR_2_MACRO__
#define __BBB_TXFIR_2_MACRO__

/* macros for field txfir_coeff_h8 */
#define BBB_TXFIR_2__TXFIR_COEFF_H8__SHIFT                                    0
#define BBB_TXFIR_2__TXFIR_COEFF_H8__WIDTH                                    8
#define BBB_TXFIR_2__TXFIR_COEFF_H8__MASK                           0x000000ffU
#define BBB_TXFIR_2__TXFIR_COEFF_H8__READ(src)    (uint32_t)(src) & 0x000000ffU
#define BBB_TXFIR_2__TXFIR_COEFF_H8__WRITE(src) ((uint32_t)(src) & 0x000000ffU)
#define BBB_TXFIR_2__TXFIR_COEFF_H8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define BBB_TXFIR_2__TXFIR_COEFF_H8__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txfir_coeff_h9 */
#define BBB_TXFIR_2__TXFIR_COEFF_H9__SHIFT                                    8
#define BBB_TXFIR_2__TXFIR_COEFF_H9__WIDTH                                    8
#define BBB_TXFIR_2__TXFIR_COEFF_H9__MASK                           0x0000ff00U
#define BBB_TXFIR_2__TXFIR_COEFF_H9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define BBB_TXFIR_2__TXFIR_COEFF_H9__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define BBB_TXFIR_2__TXFIR_COEFF_H9__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define BBB_TXFIR_2__TXFIR_COEFF_H9__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txfir_coeff_h10 */
#define BBB_TXFIR_2__TXFIR_COEFF_H10__SHIFT                                  16
#define BBB_TXFIR_2__TXFIR_COEFF_H10__WIDTH                                   8
#define BBB_TXFIR_2__TXFIR_COEFF_H10__MASK                          0x00ff0000U
#define BBB_TXFIR_2__TXFIR_COEFF_H10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define BBB_TXFIR_2__TXFIR_COEFF_H10__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define BBB_TXFIR_2__TXFIR_COEFF_H10__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define BBB_TXFIR_2__TXFIR_COEFF_H10__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txfir_coeff_h11 */
#define BBB_TXFIR_2__TXFIR_COEFF_H11__SHIFT                                  24
#define BBB_TXFIR_2__TXFIR_COEFF_H11__WIDTH                                   8
#define BBB_TXFIR_2__TXFIR_COEFF_H11__MASK                          0xff000000U
#define BBB_TXFIR_2__TXFIR_COEFF_H11__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define BBB_TXFIR_2__TXFIR_COEFF_H11__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define BBB_TXFIR_2__TXFIR_COEFF_H11__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define BBB_TXFIR_2__TXFIR_COEFF_H11__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define BBB_TXFIR_2__TYPE                                              uint32_t
#define BBB_TXFIR_2__READ                                           0xffffffffU
#define BBB_TXFIR_2__WRITE                                          0xffffffffU

#endif /* __BBB_TXFIR_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_bbb_txfir_2 */
#define INST_BB_SM_REG_MAP__BB_BBB_TXFIR_2__NUM                               1

/* macros for BlueprintGlobalNameSpace::heavy_clip_0 */
#ifndef __HEAVY_CLIP_0_MACRO__
#define __HEAVY_CLIP_0_MACRO__

/* macros for field heavy_clip_factor_qam0 */
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__SHIFT                           0
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__WIDTH                           8
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__MASK                  0x000000ffU
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field heavy_clip_factor_qam1 */
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__SHIFT                           8
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__WIDTH                           8
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__MASK                  0x0000ff00U
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field heavy_clip_factor_qam2 */
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__SHIFT                          16
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__WIDTH                           8
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__MASK                  0x00ff0000U
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field heavy_clip_factor_qam3 */
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__SHIFT                          24
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__WIDTH                           8
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__MASK                  0xff000000U
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define HEAVY_CLIP_0__HEAVY_CLIP_FACTOR_QAM3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define HEAVY_CLIP_0__TYPE                                             uint32_t
#define HEAVY_CLIP_0__READ                                          0xffffffffU
#define HEAVY_CLIP_0__WRITE                                         0xffffffffU

#endif /* __HEAVY_CLIP_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_heavy_clip_0 */
#define INST_BB_SM_REG_MAP__BB_HEAVY_CLIP_0__NUM                              1

/* macros for BlueprintGlobalNameSpace::heavy_clip_1 */
#ifndef __HEAVY_CLIP_1_MACRO__
#define __HEAVY_CLIP_1_MACRO__

/* macros for field heavy_clip_factor_qam4 */
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__SHIFT                           0
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__WIDTH                           8
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__MASK                  0x000000ffU
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM4__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field heavy_clip_factor_qam5 */
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__SHIFT                           8
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__WIDTH                           8
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__MASK                  0x0000ff00U
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field heavy_clip_factor_qam6 */
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__SHIFT                          16
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__WIDTH                           8
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__MASK                  0x00ff0000U
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field heavy_clip_factor_qam7 */
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__SHIFT                          24
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__WIDTH                           8
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__MASK                  0xff000000U
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define HEAVY_CLIP_1__HEAVY_CLIP_FACTOR_QAM7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define HEAVY_CLIP_1__TYPE                                             uint32_t
#define HEAVY_CLIP_1__READ                                          0xffffffffU
#define HEAVY_CLIP_1__WRITE                                         0xffffffffU

#endif /* __HEAVY_CLIP_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_heavy_clip_1 */
#define INST_BB_SM_REG_MAP__BB_HEAVY_CLIP_1__NUM                              1

/* macros for BlueprintGlobalNameSpace::heavy_clip_2 */
#ifndef __HEAVY_CLIP_2_MACRO__
#define __HEAVY_CLIP_2_MACRO__

/* macros for field heavy_clip_factor_qam8 */
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__SHIFT                           0
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__WIDTH                           8
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__MASK                  0x000000ffU
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM8__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field heavy_clip_factor_qam9 */
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__SHIFT                           8
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__WIDTH                           8
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__MASK                  0x0000ff00U
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define HEAVY_CLIP_2__HEAVY_CLIP_FACTOR_QAM9__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field heavy_clip_enable */
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__SHIFT                               16
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__WIDTH                               10
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__MASK                       0x03ff0000U
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03ff0000U) >> 16)
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x03ff0000U)
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x03ff0000U)
#define HEAVY_CLIP_2__HEAVY_CLIP_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x03ff0000U)))
#define HEAVY_CLIP_2__TYPE                                             uint32_t
#define HEAVY_CLIP_2__READ                                          0x03ffffffU
#define HEAVY_CLIP_2__WRITE                                         0x03ffffffU

#endif /* __HEAVY_CLIP_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_heavy_clip_2 */
#define INST_BB_SM_REG_MAP__BB_HEAVY_CLIP_2__NUM                              1

/* macros for BlueprintGlobalNameSpace::sm_hist_0 */
#ifndef __SM_HIST_0_MACRO__
#define __SM_HIST_0_MACRO__

/* macros for field sm_rec_en */
#define SM_HIST_0__SM_REC_EN__SHIFT                                           0
#define SM_HIST_0__SM_REC_EN__WIDTH                                           1
#define SM_HIST_0__SM_REC_EN__MASK                                  0x00000001U
#define SM_HIST_0__SM_REC_EN__READ(src)           (uint32_t)(src) & 0x00000001U
#define SM_HIST_0__SM_REC_EN__WRITE(src)        ((uint32_t)(src) & 0x00000001U)
#define SM_HIST_0__SM_REC_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define SM_HIST_0__SM_REC_EN__VERIFY(src) (!(((uint32_t)(src) & ~0x00000001U)))
#define SM_HIST_0__SM_REC_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define SM_HIST_0__SM_REC_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field sm_rec_mode */
#define SM_HIST_0__SM_REC_MODE__SHIFT                                         1
#define SM_HIST_0__SM_REC_MODE__WIDTH                                         1
#define SM_HIST_0__SM_REC_MODE__MASK                                0x00000002U
#define SM_HIST_0__SM_REC_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define SM_HIST_0__SM_REC_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define SM_HIST_0__SM_REC_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define SM_HIST_0__SM_REC_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define SM_HIST_0__SM_REC_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define SM_HIST_0__SM_REC_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field sm_rec_time_res */
#define SM_HIST_0__SM_REC_TIME_RES__SHIFT                                     2
#define SM_HIST_0__SM_REC_TIME_RES__WIDTH                                     2
#define SM_HIST_0__SM_REC_TIME_RES__MASK                            0x0000000cU
#define SM_HIST_0__SM_REC_TIME_RES__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define SM_HIST_0__SM_REC_TIME_RES__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define SM_HIST_0__SM_REC_TIME_RES__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define SM_HIST_0__SM_REC_TIME_RES__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field sm_rec_part_en */
#define SM_HIST_0__SM_REC_PART_EN__SHIFT                                      4
#define SM_HIST_0__SM_REC_PART_EN__WIDTH                                     10
#define SM_HIST_0__SM_REC_PART_EN__MASK                             0x00003ff0U
#define SM_HIST_0__SM_REC_PART_EN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003ff0U) >> 4)
#define SM_HIST_0__SM_REC_PART_EN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00003ff0U)
#define SM_HIST_0__SM_REC_PART_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003ff0U) | (((uint32_t)(src) <<\
                    4) & 0x00003ff0U)
#define SM_HIST_0__SM_REC_PART_EN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00003ff0U)))

/* macros for field sm_rec_chn_en */
#define SM_HIST_0__SM_REC_CHN_EN__SHIFT                                      14
#define SM_HIST_0__SM_REC_CHN_EN__WIDTH                                       3
#define SM_HIST_0__SM_REC_CHN_EN__MASK                              0x0001c000U
#define SM_HIST_0__SM_REC_CHN_EN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001c000U) >> 14)
#define SM_HIST_0__SM_REC_CHN_EN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0001c000U)
#define SM_HIST_0__SM_REC_CHN_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001c000U) | (((uint32_t)(src) <<\
                    14) & 0x0001c000U)
#define SM_HIST_0__SM_REC_CHN_EN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0001c000U)))

/* macros for field sm_rec_data_num */
#define SM_HIST_0__SM_REC_DATA_NUM__SHIFT                                    17
#define SM_HIST_0__SM_REC_DATA_NUM__WIDTH                                     4
#define SM_HIST_0__SM_REC_DATA_NUM__MASK                            0x001e0000U
#define SM_HIST_0__SM_REC_DATA_NUM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001e0000U) >> 17)
#define SM_HIST_0__SM_REC_DATA_NUM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x001e0000U)
#define SM_HIST_0__SM_REC_DATA_NUM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001e0000U) | (((uint32_t)(src) <<\
                    17) & 0x001e0000U)
#define SM_HIST_0__SM_REC_DATA_NUM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x001e0000U)))

/* macros for field sm_rec_agc_sel */
#define SM_HIST_0__SM_REC_AGC_SEL__SHIFT                                     21
#define SM_HIST_0__SM_REC_AGC_SEL__WIDTH                                      1
#define SM_HIST_0__SM_REC_AGC_SEL__MASK                             0x00200000U
#define SM_HIST_0__SM_REC_AGC_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define SM_HIST_0__SM_REC_AGC_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define SM_HIST_0__SM_REC_AGC_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define SM_HIST_0__SM_REC_AGC_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define SM_HIST_0__SM_REC_AGC_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define SM_HIST_0__SM_REC_AGC_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field sm_rec_mac_trig */
#define SM_HIST_0__SM_REC_MAC_TRIG__SHIFT                                    22
#define SM_HIST_0__SM_REC_MAC_TRIG__WIDTH                                     3
#define SM_HIST_0__SM_REC_MAC_TRIG__MASK                            0x01c00000U
#define SM_HIST_0__SM_REC_MAC_TRIG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01c00000U) >> 22)
#define SM_HIST_0__SM_REC_MAC_TRIG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x01c00000U)
#define SM_HIST_0__SM_REC_MAC_TRIG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01c00000U) | (((uint32_t)(src) <<\
                    22) & 0x01c00000U)
#define SM_HIST_0__SM_REC_MAC_TRIG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x01c00000U)))

/* macros for field sm_rec_last_addr */
#define SM_HIST_0__SM_REC_LAST_ADDR__SHIFT                                   26
#define SM_HIST_0__SM_REC_LAST_ADDR__WIDTH                                    6
#define SM_HIST_0__SM_REC_LAST_ADDR__MASK                           0xfc000000U
#define SM_HIST_0__SM_REC_LAST_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define SM_HIST_0__TYPE                                                uint32_t
#define SM_HIST_0__READ                                             0xfdffffffU
#define SM_HIST_0__WRITE                                            0xfdffffffU

#endif /* __SM_HIST_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_sm_hist_0 */
#define INST_BB_SM_REG_MAP__BB_SM_HIST_0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::sm_hist_1 */
#ifndef __SM_HIST_1_MACRO__
#define __SM_HIST_1_MACRO__

/* macros for field sm_rec_ss_format */
#define SM_HIST_1__SM_REC_SS_FORMAT__SHIFT                                    0
#define SM_HIST_1__SM_REC_SS_FORMAT__WIDTH                                    2
#define SM_HIST_1__SM_REC_SS_FORMAT__MASK                           0x00000003U
#define SM_HIST_1__SM_REC_SS_FORMAT__READ(src)    (uint32_t)(src) & 0x00000003U
#define SM_HIST_1__SM_REC_SS_FORMAT__WRITE(src) ((uint32_t)(src) & 0x00000003U)
#define SM_HIST_1__SM_REC_SS_FORMAT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define SM_HIST_1__SM_REC_SS_FORMAT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))
#define SM_HIST_1__TYPE                                                uint32_t
#define SM_HIST_1__READ                                             0x00000003U
#define SM_HIST_1__WRITE                                            0x00000003U

#endif /* __SM_HIST_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_sm_hist_1 */
#define INST_BB_SM_REG_MAP__BB_SM_HIST_1__NUM                                 1

/* macros for BlueprintGlobalNameSpace::powertx_max_sub */
#ifndef __POWERTX_MAX_SUB_MACRO__
#define __POWERTX_MAX_SUB_MACRO__

/* macros for field use_per_packet_powertx_max */
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__SHIFT                    6
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__WIDTH                    1
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__MASK           0x00000040U
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define POWERTX_MAX_SUB__USE_PER_PACKET_POWERTX_MAX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field use_per_packet_olpc_gain_delta_adj */
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__SHIFT            7
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__WIDTH            1
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__MASK   0x00000080U
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define POWERTX_MAX_SUB__USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field powertx_sub_for_2chain */
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__SHIFT                        8
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__WIDTH                        6
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__MASK               0x00003f00U
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define POWERTX_MAX_SUB__POWERTX_SUB_FOR_2CHAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))
#define POWERTX_MAX_SUB__TYPE                                          uint32_t
#define POWERTX_MAX_SUB__READ                                       0x00003fc0U
#define POWERTX_MAX_SUB__WRITE                                      0x00003fc0U

#endif /* __POWERTX_MAX_SUB_MACRO__ */


/* macros for bb_sm_reg_map.BB_powertx_max_sub */
#define INST_BB_SM_REG_MAP__BB_POWERTX_MAX_SUB__NUM                           1

/* macros for BlueprintGlobalNameSpace::tpc_1 */
#ifndef __TPC_1_MACRO__
#define __TPC_1_MACRO__

/* macros for field therm_gain_err_db_max */
#define TPC_1__THERM_GAIN_ERR_DB_MAX__SHIFT                                  26
#define TPC_1__THERM_GAIN_ERR_DB_MAX__WIDTH                                   5
#define TPC_1__THERM_GAIN_ERR_DB_MAX__MASK                          0x7c000000U
#define TPC_1__THERM_GAIN_ERR_DB_MAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7c000000U) >> 26)
#define TPC_1__THERM_GAIN_ERR_DB_MAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x7c000000U)
#define TPC_1__THERM_GAIN_ERR_DB_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7c000000U) | (((uint32_t)(src) <<\
                    26) & 0x7c000000U)
#define TPC_1__THERM_GAIN_ERR_DB_MAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x7c000000U)))
#define TPC_1__TYPE                                                    uint32_t
#define TPC_1__READ                                                 0x7c000000U
#define TPC_1__WRITE                                                0x7c000000U

#endif /* __TPC_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_1 */
#define INST_BB_SM_REG_MAP__BB_TPC_1__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_2 */
#ifndef __TPC_2_MACRO__
#define __TPC_2_MACRO__

/* macros for field tx_frame_to_pdadc_on */
#define TPC_2__TX_FRAME_TO_PDADC_ON__SHIFT                                    0
#define TPC_2__TX_FRAME_TO_PDADC_ON__WIDTH                                    8
#define TPC_2__TX_FRAME_TO_PDADC_ON__MASK                           0x000000ffU
#define TPC_2__TX_FRAME_TO_PDADC_ON__READ(src)    (uint32_t)(src) & 0x000000ffU
#define TPC_2__TX_FRAME_TO_PDADC_ON__WRITE(src) ((uint32_t)(src) & 0x000000ffU)
#define TPC_2__TX_FRAME_TO_PDADC_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_2__TX_FRAME_TO_PDADC_ON__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_frame_to_pd_acc_ofdm */
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__SHIFT                                 8
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__WIDTH                                 8
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__MASK                        0x0000ff00U
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_2__TX_FRAME_TO_PD_ACC_OFDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field tx_frame_to_pd_acc_cck */
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__SHIFT                                 16
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__WIDTH                                  8
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__MASK                         0x00ff0000U
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_2__TX_FRAME_TO_PD_ACC_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field use_forced_target_power */
#define TPC_2__USE_FORCED_TARGET_POWER__SHIFT                                24
#define TPC_2__USE_FORCED_TARGET_POWER__WIDTH                                 1
#define TPC_2__USE_FORCED_TARGET_POWER__MASK                        0x01000000U
#define TPC_2__USE_FORCED_TARGET_POWER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define TPC_2__USE_FORCED_TARGET_POWER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define TPC_2__USE_FORCED_TARGET_POWER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define TPC_2__USE_FORCED_TARGET_POWER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define TPC_2__USE_FORCED_TARGET_POWER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define TPC_2__USE_FORCED_TARGET_POWER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field forced_target_power */
#define TPC_2__FORCED_TARGET_POWER__SHIFT                                    25
#define TPC_2__FORCED_TARGET_POWER__WIDTH                                     6
#define TPC_2__FORCED_TARGET_POWER__MASK                            0x7e000000U
#define TPC_2__FORCED_TARGET_POWER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7e000000U) >> 25)
#define TPC_2__FORCED_TARGET_POWER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x7e000000U)
#define TPC_2__FORCED_TARGET_POWER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7e000000U) | (((uint32_t)(src) <<\
                    25) & 0x7e000000U)
#define TPC_2__FORCED_TARGET_POWER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x7e000000U)))
#define TPC_2__TYPE                                                    uint32_t
#define TPC_2__READ                                                 0x7fffffffU
#define TPC_2__WRITE                                                0x7fffffffU

#endif /* __TPC_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_2 */
#define INST_BB_SM_REG_MAP__BB_TPC_2__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_3 */
#ifndef __TPC_3_MACRO__
#define __TPC_3_MACRO__

/* macros for field tx_end_to_pdadc_on */
#define TPC_3__TX_END_TO_PDADC_ON__SHIFT                                      0
#define TPC_3__TX_END_TO_PDADC_ON__WIDTH                                      8
#define TPC_3__TX_END_TO_PDADC_ON__MASK                             0x000000ffU
#define TPC_3__TX_END_TO_PDADC_ON__READ(src)      (uint32_t)(src) & 0x000000ffU
#define TPC_3__TX_END_TO_PDADC_ON__WRITE(src)   ((uint32_t)(src) & 0x000000ffU)
#define TPC_3__TX_END_TO_PDADC_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_3__TX_END_TO_PDADC_ON__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field tx_end_to_pd_acc_on */
#define TPC_3__TX_END_TO_PD_ACC_ON__SHIFT                                     8
#define TPC_3__TX_END_TO_PD_ACC_ON__WIDTH                                     8
#define TPC_3__TX_END_TO_PD_ACC_ON__MASK                            0x0000ff00U
#define TPC_3__TX_END_TO_PD_ACC_ON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_3__TX_END_TO_PD_ACC_ON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_3__TX_END_TO_PD_ACC_ON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_3__TX_END_TO_PD_ACC_ON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field pd_acc_window_ofdm */
#define TPC_3__PD_ACC_WINDOW_OFDM__SHIFT                                     22
#define TPC_3__PD_ACC_WINDOW_OFDM__WIDTH                                      3
#define TPC_3__PD_ACC_WINDOW_OFDM__MASK                             0x01c00000U
#define TPC_3__PD_ACC_WINDOW_OFDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01c00000U) >> 22)
#define TPC_3__PD_ACC_WINDOW_OFDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x01c00000U)
#define TPC_3__PD_ACC_WINDOW_OFDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01c00000U) | (((uint32_t)(src) <<\
                    22) & 0x01c00000U)
#define TPC_3__PD_ACC_WINDOW_OFDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x01c00000U)))

/* macros for field pd_acc_window_cck */
#define TPC_3__PD_ACC_WINDOW_CCK__SHIFT                                      25
#define TPC_3__PD_ACC_WINDOW_CCK__WIDTH                                       3
#define TPC_3__PD_ACC_WINDOW_CCK__MASK                              0x0e000000U
#define TPC_3__PD_ACC_WINDOW_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0e000000U) >> 25)
#define TPC_3__PD_ACC_WINDOW_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x0e000000U)
#define TPC_3__PD_ACC_WINDOW_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0e000000U) | (((uint32_t)(src) <<\
                    25) & 0x0e000000U)
#define TPC_3__PD_ACC_WINDOW_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x0e000000U)))

/* macros for field tpc_clk_gate_enable */
#define TPC_3__TPC_CLK_GATE_ENABLE__SHIFT                                    31
#define TPC_3__TPC_CLK_GATE_ENABLE__WIDTH                                     1
#define TPC_3__TPC_CLK_GATE_ENABLE__MASK                            0x80000000U
#define TPC_3__TPC_CLK_GATE_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TPC_3__TPC_CLK_GATE_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TPC_3__TPC_CLK_GATE_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TPC_3__TPC_CLK_GATE_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TPC_3__TPC_CLK_GATE_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TPC_3__TPC_CLK_GATE_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TPC_3__TYPE                                                    uint32_t
#define TPC_3__READ                                                 0x8fc0ffffU
#define TPC_3__WRITE                                                0x8fc0ffffU

#endif /* __TPC_3_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_3 */
#define INST_BB_SM_REG_MAP__BB_TPC_3__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_4_b0 */
#ifndef __TPC_4_B0_MACRO__
#define __TPC_4_B0_MACRO__

/* macros for field pd_avg_valid_0 */
#define TPC_4_B0__PD_AVG_VALID_0__SHIFT                                       0
#define TPC_4_B0__PD_AVG_VALID_0__WIDTH                                       1
#define TPC_4_B0__PD_AVG_VALID_0__MASK                              0x00000001U
#define TPC_4_B0__PD_AVG_VALID_0__READ(src)       (uint32_t)(src) & 0x00000001U
#define TPC_4_B0__PD_AVG_VALID_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TPC_4_B0__PD_AVG_VALID_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field pd_avg_out_0 */
#define TPC_4_B0__PD_AVG_OUT_0__SHIFT                                         1
#define TPC_4_B0__PD_AVG_OUT_0__WIDTH                                         8
#define TPC_4_B0__PD_AVG_OUT_0__MASK                                0x000001feU
#define TPC_4_B0__PD_AVG_OUT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001feU) >> 1)

/* macros for field dac_gain_0 */
#define TPC_4_B0__DAC_GAIN_0__SHIFT                                           9
#define TPC_4_B0__DAC_GAIN_0__WIDTH                                           5
#define TPC_4_B0__DAC_GAIN_0__MASK                                  0x00003e00U
#define TPC_4_B0__DAC_GAIN_0__READ(src)  (((uint32_t)(src) & 0x00003e00U) >> 9)

/* macros for field tx_gain_setting_0 */
#define TPC_4_B0__TX_GAIN_SETTING_0__SHIFT                                   14
#define TPC_4_B0__TX_GAIN_SETTING_0__WIDTH                                    6
#define TPC_4_B0__TX_GAIN_SETTING_0__MASK                           0x000fc000U
#define TPC_4_B0__TX_GAIN_SETTING_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fc000U) >> 14)

/* macros for field rate_sent_0 */
#define TPC_4_B0__RATE_SENT_0__SHIFT                                         20
#define TPC_4_B0__RATE_SENT_0__WIDTH                                          5
#define TPC_4_B0__RATE_SENT_0__MASK                                 0x01f00000U
#define TPC_4_B0__RATE_SENT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define TPC_4_B0__TYPE                                                 uint32_t
#define TPC_4_B0__READ                                              0x01ffffffU

#endif /* __TPC_4_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_4_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_4_B0__NUM                                  1

/* macros for BlueprintGlobalNameSpace::tpc_5 */
#ifndef __TPC_5_MACRO__
#define __TPC_5_MACRO__

/* macros for field heavy_clip_comp_factor_qam0 */
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__SHIFT                             0
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__WIDTH                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__MASK                    0x0000003fU
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field heavy_clip_comp_factor_qam1 */
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__SHIFT                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__WIDTH                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__MASK                    0x00000fc0U
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field heavy_clip_comp_factor_qam2 */
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__SHIFT                            12
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__WIDTH                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__MASK                    0x0003f000U
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field heavy_clip_comp_factor_qam3 */
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__SHIFT                            18
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__WIDTH                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__MASK                    0x00fc0000U
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field heavy_clip_comp_factor_qam4 */
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__SHIFT                            24
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__WIDTH                             6
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__MASK                    0x3f000000U
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_5__HEAVY_CLIP_COMP_FACTOR_QAM4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_5__TYPE                                                    uint32_t
#define TPC_5__READ                                                 0x3fffffffU
#define TPC_5__WRITE                                                0x3fffffffU

#endif /* __TPC_5_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_5 */
#define INST_BB_SM_REG_MAP__BB_TPC_5__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_6 */
#ifndef __TPC_6_MACRO__
#define __TPC_6_MACRO__

/* macros for field heavy_clip_comp_factor_qam5 */
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__SHIFT                             0
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__WIDTH                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__MASK                    0x0000003fU
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM5__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field heavy_clip_comp_factor_qam6 */
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__SHIFT                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__WIDTH                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__MASK                    0x00000fc0U
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field heavy_clip_comp_factor_qam7 */
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__SHIFT                            12
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__WIDTH                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__MASK                    0x0003f000U
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field heavy_clip_comp_factor_qam8 */
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__SHIFT                            18
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__WIDTH                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__MASK                    0x00fc0000U
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM8__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field heavy_clip_comp_factor_qam9 */
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__SHIFT                            24
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__WIDTH                             6
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__MASK                    0x3f000000U
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_6__HEAVY_CLIP_COMP_FACTOR_QAM9__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_6__TYPE                                                    uint32_t
#define TPC_6__READ                                                 0x3fffffffU
#define TPC_6__WRITE                                                0x3fffffffU

#endif /* __TPC_6_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_6 */
#define INST_BB_SM_REG_MAP__BB_TPC_6__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_7 */
#ifndef __TPC_7_MACRO__
#define __TPC_7_MACRO__

/* macros for field tx_gain_table_max */
#define TPC_7__TX_GAIN_TABLE_MAX__SHIFT                                       0
#define TPC_7__TX_GAIN_TABLE_MAX__WIDTH                                       6
#define TPC_7__TX_GAIN_TABLE_MAX__MASK                              0x0000003fU
#define TPC_7__TX_GAIN_TABLE_MAX__READ(src)       (uint32_t)(src) & 0x0000003fU
#define TPC_7__TX_GAIN_TABLE_MAX__WRITE(src)    ((uint32_t)(src) & 0x0000003fU)
#define TPC_7__TX_GAIN_TABLE_MAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_7__TX_GAIN_TABLE_MAX__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field force_dac_gain */
#define TPC_7__FORCE_DAC_GAIN__SHIFT                                          6
#define TPC_7__FORCE_DAC_GAIN__WIDTH                                          1
#define TPC_7__FORCE_DAC_GAIN__MASK                                 0x00000040U
#define TPC_7__FORCE_DAC_GAIN__READ(src) (((uint32_t)(src) & 0x00000040U) >> 6)
#define TPC_7__FORCE_DAC_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define TPC_7__FORCE_DAC_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define TPC_7__FORCE_DAC_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define TPC_7__FORCE_DAC_GAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define TPC_7__FORCE_DAC_GAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field force_txgain_idx */
#define TPC_7__FORCE_TXGAIN_IDX__SHIFT                                        7
#define TPC_7__FORCE_TXGAIN_IDX__WIDTH                                        1
#define TPC_7__FORCE_TXGAIN_IDX__MASK                               0x00000080U
#define TPC_7__FORCE_TXGAIN_IDX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define TPC_7__FORCE_TXGAIN_IDX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define TPC_7__FORCE_TXGAIN_IDX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define TPC_7__FORCE_TXGAIN_IDX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define TPC_7__FORCE_TXGAIN_IDX__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define TPC_7__FORCE_TXGAIN_IDX__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field force_pa_cfg */
#define TPC_7__FORCE_PA_CFG__SHIFT                                            8
#define TPC_7__FORCE_PA_CFG__WIDTH                                            1
#define TPC_7__FORCE_PA_CFG__MASK                                   0x00000100U
#define TPC_7__FORCE_PA_CFG__READ(src)   (((uint32_t)(src) & 0x00000100U) >> 8)
#define TPC_7__FORCE_PA_CFG__WRITE(src)  (((uint32_t)(src) << 8) & 0x00000100U)
#define TPC_7__FORCE_PA_CFG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define TPC_7__FORCE_PA_CFG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define TPC_7__FORCE_PA_CFG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define TPC_7__FORCE_PA_CFG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field olpc_mode */
#define TPC_7__OLPC_MODE__SHIFT                                               9
#define TPC_7__OLPC_MODE__WIDTH                                               1
#define TPC_7__OLPC_MODE__MASK                                      0x00000200U
#define TPC_7__OLPC_MODE__READ(src)      (((uint32_t)(src) & 0x00000200U) >> 9)
#define TPC_7__OLPC_MODE__WRITE(src)     (((uint32_t)(src) << 9) & 0x00000200U)
#define TPC_7__OLPC_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define TPC_7__OLPC_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define TPC_7__OLPC_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define TPC_7__OLPC_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field gain_calc_mode */
#define TPC_7__GAIN_CALC_MODE__SHIFT                                         10
#define TPC_7__GAIN_CALC_MODE__WIDTH                                          2
#define TPC_7__GAIN_CALC_MODE__MASK                                 0x00000c00U
#define TPC_7__GAIN_CALC_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define TPC_7__GAIN_CALC_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define TPC_7__GAIN_CALC_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define TPC_7__GAIN_CALC_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))

/* macros for field try_nxt_set */
#define TPC_7__TRY_NXT_SET__SHIFT                                            12
#define TPC_7__TRY_NXT_SET__WIDTH                                             1
#define TPC_7__TRY_NXT_SET__MASK                                    0x00001000U
#define TPC_7__TRY_NXT_SET__READ(src)   (((uint32_t)(src) & 0x00001000U) >> 12)
#define TPC_7__TRY_NXT_SET__WRITE(src)  (((uint32_t)(src) << 12) & 0x00001000U)
#define TPC_7__TRY_NXT_SET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define TPC_7__TRY_NXT_SET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define TPC_7__TRY_NXT_SET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define TPC_7__TRY_NXT_SET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field ana_set_fst */
#define TPC_7__ANA_SET_FST__SHIFT                                            13
#define TPC_7__ANA_SET_FST__WIDTH                                             3
#define TPC_7__ANA_SET_FST__MASK                                    0x0000e000U
#define TPC_7__ANA_SET_FST__READ(src)   (((uint32_t)(src) & 0x0000e000U) >> 13)
#define TPC_7__ANA_SET_FST__WRITE(src)  (((uint32_t)(src) << 13) & 0x0000e000U)
#define TPC_7__ANA_SET_FST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000e000U) | (((uint32_t)(src) <<\
                    13) & 0x0000e000U)
#define TPC_7__ANA_SET_FST__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0000e000U)))

/* macros for field ana_set_lst */
#define TPC_7__ANA_SET_LST__SHIFT                                            16
#define TPC_7__ANA_SET_LST__WIDTH                                             3
#define TPC_7__ANA_SET_LST__MASK                                    0x00070000U
#define TPC_7__ANA_SET_LST__READ(src)   (((uint32_t)(src) & 0x00070000U) >> 16)
#define TPC_7__ANA_SET_LST__WRITE(src)  (((uint32_t)(src) << 16) & 0x00070000U)
#define TPC_7__ANA_SET_LST__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00070000U) | (((uint32_t)(src) <<\
                    16) & 0x00070000U)
#define TPC_7__ANA_SET_LST__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00070000U)))

/* macros for field ana_set_sel */
#define TPC_7__ANA_SET_SEL__SHIFT                                            19
#define TPC_7__ANA_SET_SEL__WIDTH                                             1
#define TPC_7__ANA_SET_SEL__MASK                                    0x00080000U
#define TPC_7__ANA_SET_SEL__READ(src)   (((uint32_t)(src) & 0x00080000U) >> 19)
#define TPC_7__ANA_SET_SEL__WRITE(src)  (((uint32_t)(src) << 19) & 0x00080000U)
#define TPC_7__ANA_SET_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define TPC_7__ANA_SET_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define TPC_7__ANA_SET_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define TPC_7__ANA_SET_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field en_cl_gain_mod */
#define TPC_7__EN_CL_GAIN_MOD__SHIFT                                         20
#define TPC_7__EN_CL_GAIN_MOD__WIDTH                                          1
#define TPC_7__EN_CL_GAIN_MOD__MASK                                 0x00100000U
#define TPC_7__EN_CL_GAIN_MOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00100000U) >> 20)
#define TPC_7__EN_CL_GAIN_MOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00100000U)
#define TPC_7__EN_CL_GAIN_MOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | (((uint32_t)(src) <<\
                    20) & 0x00100000U)
#define TPC_7__EN_CL_GAIN_MOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00100000U)))
#define TPC_7__EN_CL_GAIN_MOD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(1) << 20)
#define TPC_7__EN_CL_GAIN_MOD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field use_tx_pd_in_xpa */
#define TPC_7__USE_TX_PD_IN_XPA__SHIFT                                       21
#define TPC_7__USE_TX_PD_IN_XPA__WIDTH                                        1
#define TPC_7__USE_TX_PD_IN_XPA__MASK                               0x00200000U
#define TPC_7__USE_TX_PD_IN_XPA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00200000U) >> 21)
#define TPC_7__USE_TX_PD_IN_XPA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x00200000U)
#define TPC_7__USE_TX_PD_IN_XPA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | (((uint32_t)(src) <<\
                    21) & 0x00200000U)
#define TPC_7__USE_TX_PD_IN_XPA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x00200000U)))
#define TPC_7__USE_TX_PD_IN_XPA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(1) << 21)
#define TPC_7__USE_TX_PD_IN_XPA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field extend_tx_frame_for_tpc */
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__SHIFT                                22
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__WIDTH                                 1
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__MASK                        0x00400000U
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00400000U) >> 22)
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00400000U)
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | (((uint32_t)(src) <<\
                    22) & 0x00400000U)
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00400000U)))
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(1) << 22)
#define TPC_7__EXTEND_TX_FRAME_FOR_TPC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field use_init_tx_gain_setting_after_warm_reset */
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__SHIFT              23
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__WIDTH               1
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__MASK      0x00800000U
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x00800000U)
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | (((uint32_t)(src) <<\
                    23) & 0x00800000U)
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x00800000U)))
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define TPC_7__USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)
#define TPC_7__TYPE                                                    uint32_t
#define TPC_7__READ                                                 0x00ffffffU
#define TPC_7__WRITE                                                0x00ffffffU

#endif /* __TPC_7_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_7 */
#define INST_BB_SM_REG_MAP__BB_TPC_7__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_8 */
#ifndef __TPC_8_MACRO__
#define __TPC_8_MACRO__

/* macros for field power_offset_cck */
#define TPC_8__POWER_OFFSET_CCK__SHIFT                                        0
#define TPC_8__POWER_OFFSET_CCK__WIDTH                                        8
#define TPC_8__POWER_OFFSET_CCK__MASK                               0x000000ffU
#define TPC_8__POWER_OFFSET_CCK__READ(src)        (uint32_t)(src) & 0x000000ffU
#define TPC_8__POWER_OFFSET_CCK__WRITE(src)     ((uint32_t)(src) & 0x000000ffU)
#define TPC_8__POWER_OFFSET_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_8__POWER_OFFSET_CCK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field power_offset_ofdm20 */
#define TPC_8__POWER_OFFSET_OFDM20__SHIFT                                     8
#define TPC_8__POWER_OFFSET_OFDM20__WIDTH                                     8
#define TPC_8__POWER_OFFSET_OFDM20__MASK                            0x0000ff00U
#define TPC_8__POWER_OFFSET_OFDM20__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_8__POWER_OFFSET_OFDM20__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_8__POWER_OFFSET_OFDM20__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_8__POWER_OFFSET_OFDM20__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field power_offset_ofdm40 */
#define TPC_8__POWER_OFFSET_OFDM40__SHIFT                                    16
#define TPC_8__POWER_OFFSET_OFDM40__WIDTH                                     8
#define TPC_8__POWER_OFFSET_OFDM40__MASK                            0x00ff0000U
#define TPC_8__POWER_OFFSET_OFDM40__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_8__POWER_OFFSET_OFDM40__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_8__POWER_OFFSET_OFDM40__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_8__POWER_OFFSET_OFDM40__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field power_offset_ofdm80 */
#define TPC_8__POWER_OFFSET_OFDM80__SHIFT                                    24
#define TPC_8__POWER_OFFSET_OFDM80__WIDTH                                     8
#define TPC_8__POWER_OFFSET_OFDM80__MASK                            0xff000000U
#define TPC_8__POWER_OFFSET_OFDM80__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TPC_8__POWER_OFFSET_OFDM80__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TPC_8__POWER_OFFSET_OFDM80__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TPC_8__POWER_OFFSET_OFDM80__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TPC_8__TYPE                                                    uint32_t
#define TPC_8__READ                                                 0xffffffffU
#define TPC_8__WRITE                                                0xffffffffU

#endif /* __TPC_8_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_8 */
#define INST_BB_SM_REG_MAP__BB_TPC_8__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_9 */
#ifndef __TPC_9_MACRO__
#define __TPC_9_MACRO__

/* macros for field wait_caltx_settle */
#define TPC_9__WAIT_CALTX_SETTLE__SHIFT                                       7
#define TPC_9__WAIT_CALTX_SETTLE__WIDTH                                       4
#define TPC_9__WAIT_CALTX_SETTLE__MASK                              0x00000780U
#define TPC_9__WAIT_CALTX_SETTLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000780U) >> 7)
#define TPC_9__WAIT_CALTX_SETTLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000780U)
#define TPC_9__WAIT_CALTX_SETTLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000780U) | (((uint32_t)(src) <<\
                    7) & 0x00000780U)
#define TPC_9__WAIT_CALTX_SETTLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000780U)))

/* macros for field wait_residue_settle */
#define TPC_9__WAIT_RESIDUE_SETTLE__SHIFT                                    12
#define TPC_9__WAIT_RESIDUE_SETTLE__WIDTH                                     4
#define TPC_9__WAIT_RESIDUE_SETTLE__MASK                            0x0000f000U
#define TPC_9__WAIT_RESIDUE_SETTLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define TPC_9__WAIT_RESIDUE_SETTLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define TPC_9__WAIT_RESIDUE_SETTLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define TPC_9__WAIT_RESIDUE_SETTLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))
#define TPC_9__TYPE                                                    uint32_t
#define TPC_9__READ                                                 0x0000f780U
#define TPC_9__WRITE                                                0x0000f780U

#endif /* __TPC_9_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_9 */
#define INST_BB_SM_REG_MAP__BB_TPC_9__NUM                                     1

/* macros for BlueprintGlobalNameSpace::tpc_10 */
#ifndef __TPC_10_MACRO__
#define __TPC_10_MACRO__

/* macros for field clpc_start_cck */
#define TPC_10__CLPC_START_CCK__SHIFT                                         0
#define TPC_10__CLPC_START_CCK__WIDTH                                        16
#define TPC_10__CLPC_START_CCK__MASK                                0x0000ffffU
#define TPC_10__CLPC_START_CCK__READ(src)         (uint32_t)(src) & 0x0000ffffU
#define TPC_10__CLPC_START_CCK__WRITE(src)      ((uint32_t)(src) & 0x0000ffffU)
#define TPC_10__CLPC_START_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define TPC_10__CLPC_START_CCK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field clpc_start_ofdm */
#define TPC_10__CLPC_START_OFDM__SHIFT                                       16
#define TPC_10__CLPC_START_OFDM__WIDTH                                       16
#define TPC_10__CLPC_START_OFDM__MASK                               0xffff0000U
#define TPC_10__CLPC_START_OFDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define TPC_10__CLPC_START_OFDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define TPC_10__CLPC_START_OFDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define TPC_10__CLPC_START_OFDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define TPC_10__TYPE                                                   uint32_t
#define TPC_10__READ                                                0xffffffffU
#define TPC_10__WRITE                                               0xffffffffU

#endif /* __TPC_10_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_10 */
#define INST_BB_SM_REG_MAP__BB_TPC_10__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_11_b0 */
#ifndef __TPC_11_B0_MACRO__
#define __TPC_11_B0_MACRO__

/* macros for field olpc_gain_delta_0 */
#define TPC_11_B0__OLPC_GAIN_DELTA_0__SHIFT                                   0
#define TPC_11_B0__OLPC_GAIN_DELTA_0__WIDTH                                   8
#define TPC_11_B0__OLPC_GAIN_DELTA_0__MASK                          0x000000ffU
#define TPC_11_B0__OLPC_GAIN_DELTA_0__READ(src)   (uint32_t)(src) & 0x000000ffU
#define TPC_11_B0__OLPC_GAIN_DELTA_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TPC_11_B0__OLPC_GAIN_DELTA_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_11_B0__OLPC_GAIN_DELTA_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field olpc_gain_delta_0_lsb_ext */
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__SHIFT                           8
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__WIDTH                           2
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__MASK                  0x00000300U
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define TPC_11_B0__OLPC_GAIN_DELTA_0_LSB_EXT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field forced_txgain_idx_0 */
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__SHIFT                                10
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__WIDTH                                 5
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__MASK                        0x00007c00U
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define TPC_11_B0__FORCED_TXGAIN_IDX_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field forced_dac_gain_0 */
#define TPC_11_B0__FORCED_DAC_GAIN_0__SHIFT                                  16
#define TPC_11_B0__FORCED_DAC_GAIN_0__WIDTH                                   8
#define TPC_11_B0__FORCED_DAC_GAIN_0__MASK                          0x00ff0000U
#define TPC_11_B0__FORCED_DAC_GAIN_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_11_B0__FORCED_DAC_GAIN_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_11_B0__FORCED_DAC_GAIN_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_11_B0__FORCED_DAC_GAIN_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field forced_pa_cfg_0 */
#define TPC_11_B0__FORCED_PA_CFG_0__SHIFT                                    24
#define TPC_11_B0__FORCED_PA_CFG_0__WIDTH                                     3
#define TPC_11_B0__FORCED_PA_CFG_0__MASK                            0x07000000U
#define TPC_11_B0__FORCED_PA_CFG_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define TPC_11_B0__FORCED_PA_CFG_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define TPC_11_B0__FORCED_PA_CFG_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define TPC_11_B0__FORCED_PA_CFG_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))
#define TPC_11_B0__TYPE                                                uint32_t
#define TPC_11_B0__READ                                             0x07ff7fffU
#define TPC_11_B0__WRITE                                            0x07ff7fffU

#endif /* __TPC_11_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_11_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_11_B0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::tpc_12_b0 */
#ifndef __TPC_12_B0_MACRO__
#define __TPC_12_B0_MACRO__

/* macros for field pdadc_bias_0 */
#define TPC_12_B0__PDADC_BIAS_0__SHIFT                                        0
#define TPC_12_B0__PDADC_BIAS_0__WIDTH                                        9
#define TPC_12_B0__PDADC_BIAS_0__MASK                               0x000001ffU
#define TPC_12_B0__PDADC_BIAS_0__READ(src)        (uint32_t)(src) & 0x000001ffU
#define TPC_12_B0__PDADC_BIAS_0__WRITE(src)     ((uint32_t)(src) & 0x000001ffU)
#define TPC_12_B0__PDADC_BIAS_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define TPC_12_B0__PDADC_BIAS_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))
#define TPC_12_B0__TYPE                                                uint32_t
#define TPC_12_B0__READ                                             0x000001ffU
#define TPC_12_B0__WRITE                                            0x000001ffU

#endif /* __TPC_12_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_12_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_12_B0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::tpc_13 */
#ifndef __TPC_13_MACRO__
#define __TPC_13_MACRO__

/* macros for field max_dac_bo_cck */
#define TPC_13__MAX_DAC_BO_CCK__SHIFT                                         0
#define TPC_13__MAX_DAC_BO_CCK__WIDTH                                         6
#define TPC_13__MAX_DAC_BO_CCK__MASK                                0x0000003fU
#define TPC_13__MAX_DAC_BO_CCK__READ(src)         (uint32_t)(src) & 0x0000003fU
#define TPC_13__MAX_DAC_BO_CCK__WRITE(src)      ((uint32_t)(src) & 0x0000003fU)
#define TPC_13__MAX_DAC_BO_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_13__MAX_DAC_BO_CCK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field min_dac_bo_cck */
#define TPC_13__MIN_DAC_BO_CCK__SHIFT                                         8
#define TPC_13__MIN_DAC_BO_CCK__WIDTH                                         6
#define TPC_13__MIN_DAC_BO_CCK__MASK                                0x00003f00U
#define TPC_13__MIN_DAC_BO_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define TPC_13__MIN_DAC_BO_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define TPC_13__MIN_DAC_BO_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define TPC_13__MIN_DAC_BO_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field max_dac_bo_qam0 */
#define TPC_13__MAX_DAC_BO_QAM0__SHIFT                                       16
#define TPC_13__MAX_DAC_BO_QAM0__WIDTH                                        6
#define TPC_13__MAX_DAC_BO_QAM0__MASK                               0x003f0000U
#define TPC_13__MAX_DAC_BO_QAM0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f0000U) >> 16)
#define TPC_13__MAX_DAC_BO_QAM0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x003f0000U)
#define TPC_13__MAX_DAC_BO_QAM0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f0000U) | (((uint32_t)(src) <<\
                    16) & 0x003f0000U)
#define TPC_13__MAX_DAC_BO_QAM0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x003f0000U)))

/* macros for field min_dac_bo_qam0 */
#define TPC_13__MIN_DAC_BO_QAM0__SHIFT                                       24
#define TPC_13__MIN_DAC_BO_QAM0__WIDTH                                        6
#define TPC_13__MIN_DAC_BO_QAM0__MASK                               0x3f000000U
#define TPC_13__MIN_DAC_BO_QAM0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_13__MIN_DAC_BO_QAM0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_13__MIN_DAC_BO_QAM0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_13__MIN_DAC_BO_QAM0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_13__TYPE                                                   uint32_t
#define TPC_13__READ                                                0x3f3f3f3fU
#define TPC_13__WRITE                                               0x3f3f3f3fU

#endif /* __TPC_13_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_13 */
#define INST_BB_SM_REG_MAP__BB_TPC_13__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_14 */
#ifndef __TPC_14_MACRO__
#define __TPC_14_MACRO__

/* macros for field max_dac_bo_qam1 */
#define TPC_14__MAX_DAC_BO_QAM1__SHIFT                                        0
#define TPC_14__MAX_DAC_BO_QAM1__WIDTH                                        6
#define TPC_14__MAX_DAC_BO_QAM1__MASK                               0x0000003fU
#define TPC_14__MAX_DAC_BO_QAM1__READ(src)        (uint32_t)(src) & 0x0000003fU
#define TPC_14__MAX_DAC_BO_QAM1__WRITE(src)     ((uint32_t)(src) & 0x0000003fU)
#define TPC_14__MAX_DAC_BO_QAM1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_14__MAX_DAC_BO_QAM1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field min_dac_bo_qam1 */
#define TPC_14__MIN_DAC_BO_QAM1__SHIFT                                        8
#define TPC_14__MIN_DAC_BO_QAM1__WIDTH                                        6
#define TPC_14__MIN_DAC_BO_QAM1__MASK                               0x00003f00U
#define TPC_14__MIN_DAC_BO_QAM1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define TPC_14__MIN_DAC_BO_QAM1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define TPC_14__MIN_DAC_BO_QAM1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define TPC_14__MIN_DAC_BO_QAM1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field max_dac_bo_qam2 */
#define TPC_14__MAX_DAC_BO_QAM2__SHIFT                                       16
#define TPC_14__MAX_DAC_BO_QAM2__WIDTH                                        6
#define TPC_14__MAX_DAC_BO_QAM2__MASK                               0x003f0000U
#define TPC_14__MAX_DAC_BO_QAM2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f0000U) >> 16)
#define TPC_14__MAX_DAC_BO_QAM2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x003f0000U)
#define TPC_14__MAX_DAC_BO_QAM2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f0000U) | (((uint32_t)(src) <<\
                    16) & 0x003f0000U)
#define TPC_14__MAX_DAC_BO_QAM2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x003f0000U)))

/* macros for field min_dac_bo_qam2 */
#define TPC_14__MIN_DAC_BO_QAM2__SHIFT                                       24
#define TPC_14__MIN_DAC_BO_QAM2__WIDTH                                        6
#define TPC_14__MIN_DAC_BO_QAM2__MASK                               0x3f000000U
#define TPC_14__MIN_DAC_BO_QAM2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_14__MIN_DAC_BO_QAM2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_14__MIN_DAC_BO_QAM2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_14__MIN_DAC_BO_QAM2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_14__TYPE                                                   uint32_t
#define TPC_14__READ                                                0x3f3f3f3fU
#define TPC_14__WRITE                                               0x3f3f3f3fU

#endif /* __TPC_14_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_14 */
#define INST_BB_SM_REG_MAP__BB_TPC_14__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_15 */
#ifndef __TPC_15_MACRO__
#define __TPC_15_MACRO__

/* macros for field max_dac_bo_qam3 */
#define TPC_15__MAX_DAC_BO_QAM3__SHIFT                                        0
#define TPC_15__MAX_DAC_BO_QAM3__WIDTH                                        6
#define TPC_15__MAX_DAC_BO_QAM3__MASK                               0x0000003fU
#define TPC_15__MAX_DAC_BO_QAM3__READ(src)        (uint32_t)(src) & 0x0000003fU
#define TPC_15__MAX_DAC_BO_QAM3__WRITE(src)     ((uint32_t)(src) & 0x0000003fU)
#define TPC_15__MAX_DAC_BO_QAM3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_15__MAX_DAC_BO_QAM3__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field min_dac_bo_qam3 */
#define TPC_15__MIN_DAC_BO_QAM3__SHIFT                                        8
#define TPC_15__MIN_DAC_BO_QAM3__WIDTH                                        6
#define TPC_15__MIN_DAC_BO_QAM3__MASK                               0x00003f00U
#define TPC_15__MIN_DAC_BO_QAM3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define TPC_15__MIN_DAC_BO_QAM3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define TPC_15__MIN_DAC_BO_QAM3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define TPC_15__MIN_DAC_BO_QAM3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field max_dac_bo_qam4 */
#define TPC_15__MAX_DAC_BO_QAM4__SHIFT                                       16
#define TPC_15__MAX_DAC_BO_QAM4__WIDTH                                        6
#define TPC_15__MAX_DAC_BO_QAM4__MASK                               0x003f0000U
#define TPC_15__MAX_DAC_BO_QAM4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f0000U) >> 16)
#define TPC_15__MAX_DAC_BO_QAM4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x003f0000U)
#define TPC_15__MAX_DAC_BO_QAM4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f0000U) | (((uint32_t)(src) <<\
                    16) & 0x003f0000U)
#define TPC_15__MAX_DAC_BO_QAM4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x003f0000U)))

/* macros for field min_dac_bo_qam4 */
#define TPC_15__MIN_DAC_BO_QAM4__SHIFT                                       24
#define TPC_15__MIN_DAC_BO_QAM4__WIDTH                                        6
#define TPC_15__MIN_DAC_BO_QAM4__MASK                               0x3f000000U
#define TPC_15__MIN_DAC_BO_QAM4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_15__MIN_DAC_BO_QAM4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_15__MIN_DAC_BO_QAM4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_15__MIN_DAC_BO_QAM4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_15__TYPE                                                   uint32_t
#define TPC_15__READ                                                0x3f3f3f3fU
#define TPC_15__WRITE                                               0x3f3f3f3fU

#endif /* __TPC_15_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_15 */
#define INST_BB_SM_REG_MAP__BB_TPC_15__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_16 */
#ifndef __TPC_16_MACRO__
#define __TPC_16_MACRO__

/* macros for field pdadc_par_corr_cck */
#define TPC_16__PDADC_PAR_CORR_CCK__SHIFT                                     8
#define TPC_16__PDADC_PAR_CORR_CCK__WIDTH                                     6
#define TPC_16__PDADC_PAR_CORR_CCK__MASK                            0x00003f00U
#define TPC_16__PDADC_PAR_CORR_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define TPC_16__PDADC_PAR_CORR_CCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define TPC_16__PDADC_PAR_CORR_CCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define TPC_16__PDADC_PAR_CORR_CCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field pdadc_par_corr_ofdm */
#define TPC_16__PDADC_PAR_CORR_OFDM__SHIFT                                   16
#define TPC_16__PDADC_PAR_CORR_OFDM__WIDTH                                    6
#define TPC_16__PDADC_PAR_CORR_OFDM__MASK                           0x003f0000U
#define TPC_16__PDADC_PAR_CORR_OFDM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f0000U) >> 16)
#define TPC_16__PDADC_PAR_CORR_OFDM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x003f0000U)
#define TPC_16__PDADC_PAR_CORR_OFDM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f0000U) | (((uint32_t)(src) <<\
                    16) & 0x003f0000U)
#define TPC_16__PDADC_PAR_CORR_OFDM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x003f0000U)))

/* macros for field pdadc_par_corr_ht40 */
#define TPC_16__PDADC_PAR_CORR_HT40__SHIFT                                   24
#define TPC_16__PDADC_PAR_CORR_HT40__WIDTH                                    6
#define TPC_16__PDADC_PAR_CORR_HT40__MASK                           0x3f000000U
#define TPC_16__PDADC_PAR_CORR_HT40__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define TPC_16__PDADC_PAR_CORR_HT40__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define TPC_16__PDADC_PAR_CORR_HT40__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define TPC_16__PDADC_PAR_CORR_HT40__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))
#define TPC_16__TYPE                                                   uint32_t
#define TPC_16__READ                                                0x3f3f3f00U
#define TPC_16__WRITE                                               0x3f3f3f00U

#endif /* __TPC_16_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_16 */
#define INST_BB_SM_REG_MAP__BB_TPC_16__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_17 */
#ifndef __TPC_17_MACRO__
#define __TPC_17_MACRO__

/* macros for field tpc_cl_err_scale */
#define TPC_17__TPC_CL_ERR_SCALE__SHIFT                                       0
#define TPC_17__TPC_CL_ERR_SCALE__WIDTH                                       6
#define TPC_17__TPC_CL_ERR_SCALE__MASK                              0x0000003fU
#define TPC_17__TPC_CL_ERR_SCALE__READ(src)       (uint32_t)(src) & 0x0000003fU
#define TPC_17__TPC_CL_ERR_SCALE__WRITE(src)    ((uint32_t)(src) & 0x0000003fU)
#define TPC_17__TPC_CL_ERR_SCALE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TPC_17__TPC_CL_ERR_SCALE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field tpc_cl_err_clip */
#define TPC_17__TPC_CL_ERR_CLIP__SHIFT                                        6
#define TPC_17__TPC_CL_ERR_CLIP__WIDTH                                        6
#define TPC_17__TPC_CL_ERR_CLIP__MASK                               0x00000fc0U
#define TPC_17__TPC_CL_ERR_CLIP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define TPC_17__TPC_CL_ERR_CLIP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define TPC_17__TPC_CL_ERR_CLIP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define TPC_17__TPC_CL_ERR_CLIP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field min_pwr_tpc_corr */
#define TPC_17__MIN_PWR_TPC_CORR__SHIFT                                      12
#define TPC_17__MIN_PWR_TPC_CORR__WIDTH                                       6
#define TPC_17__MIN_PWR_TPC_CORR__MASK                              0x0003f000U
#define TPC_17__MIN_PWR_TPC_CORR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define TPC_17__MIN_PWR_TPC_CORR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define TPC_17__MIN_PWR_TPC_CORR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define TPC_17__MIN_PWR_TPC_CORR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field cl_err_is_common */
#define TPC_17__CL_ERR_IS_COMMON__SHIFT                                      18
#define TPC_17__CL_ERR_IS_COMMON__WIDTH                                       1
#define TPC_17__CL_ERR_IS_COMMON__MASK                              0x00040000U
#define TPC_17__CL_ERR_IS_COMMON__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00040000U) >> 18)
#define TPC_17__CL_ERR_IS_COMMON__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00040000U)
#define TPC_17__CL_ERR_IS_COMMON__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | (((uint32_t)(src) <<\
                    18) & 0x00040000U)
#define TPC_17__CL_ERR_IS_COMMON__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00040000U)))
#define TPC_17__CL_ERR_IS_COMMON__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(1) << 18)
#define TPC_17__CL_ERR_IS_COMMON__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field meas_pwr_sw */
#define TPC_17__MEAS_PWR_SW__SHIFT                                           19
#define TPC_17__MEAS_PWR_SW__WIDTH                                            1
#define TPC_17__MEAS_PWR_SW__MASK                                   0x00080000U
#define TPC_17__MEAS_PWR_SW__READ(src)  (((uint32_t)(src) & 0x00080000U) >> 19)
#define TPC_17__MEAS_PWR_SW__WRITE(src) (((uint32_t)(src) << 19) & 0x00080000U)
#define TPC_17__MEAS_PWR_SW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | (((uint32_t)(src) <<\
                    19) & 0x00080000U)
#define TPC_17__MEAS_PWR_SW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00080000U)))
#define TPC_17__MEAS_PWR_SW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(1) << 19)
#define TPC_17__MEAS_PWR_SW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00080000U) | ((uint32_t)(0) << 19)
#define TPC_17__TYPE                                                   uint32_t
#define TPC_17__READ                                                0x000fffffU
#define TPC_17__WRITE                                               0x000fffffU

#endif /* __TPC_17_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_17 */
#define INST_BB_SM_REG_MAP__BB_TPC_17__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_18 */
#ifndef __TPC_18_MACRO__
#define __TPC_18_MACRO__

/* macros for field therm_cal_value */
#define TPC_18__THERM_CAL_VALUE__SHIFT                                        0
#define TPC_18__THERM_CAL_VALUE__WIDTH                                        8
#define TPC_18__THERM_CAL_VALUE__MASK                               0x000000ffU
#define TPC_18__THERM_CAL_VALUE__READ(src)        (uint32_t)(src) & 0x000000ffU
#define TPC_18__THERM_CAL_VALUE__WRITE(src)     ((uint32_t)(src) & 0x000000ffU)
#define TPC_18__THERM_CAL_VALUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_18__THERM_CAL_VALUE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field volt_cal_value */
#define TPC_18__VOLT_CAL_VALUE__SHIFT                                         8
#define TPC_18__VOLT_CAL_VALUE__WIDTH                                         8
#define TPC_18__VOLT_CAL_VALUE__MASK                                0x0000ff00U
#define TPC_18__VOLT_CAL_VALUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_18__VOLT_CAL_VALUE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_18__VOLT_CAL_VALUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_18__VOLT_CAL_VALUE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field use_legacy_tpc */
#define TPC_18__USE_LEGACY_TPC__SHIFT                                        16
#define TPC_18__USE_LEGACY_TPC__WIDTH                                         1
#define TPC_18__USE_LEGACY_TPC__MASK                                0x00010000U
#define TPC_18__USE_LEGACY_TPC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define TPC_18__USE_LEGACY_TPC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define TPC_18__USE_LEGACY_TPC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define TPC_18__USE_LEGACY_TPC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define TPC_18__USE_LEGACY_TPC__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define TPC_18__USE_LEGACY_TPC__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field min_power_therm_volt_gain_corr */
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__SHIFT                        17
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__WIDTH                         6
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__MASK                0x007e0000U
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007e0000U) >> 17)
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x007e0000U)
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x007e0000U) | (((uint32_t)(src) <<\
                    17) & 0x007e0000U)
#define TPC_18__MIN_POWER_THERM_VOLT_GAIN_CORR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x007e0000U)))
#define TPC_18__TYPE                                                   uint32_t
#define TPC_18__READ                                                0x007fffffU
#define TPC_18__WRITE                                               0x007fffffU

#endif /* __TPC_18_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_18 */
#define INST_BB_SM_REG_MAP__BB_TPC_18__NUM                                    1

/* macros for BlueprintGlobalNameSpace::tpc_19_b0 */
#ifndef __TPC_19_B0_MACRO__
#define __TPC_19_B0_MACRO__

/* macros for field alpha_therm_0 */
#define TPC_19_B0__ALPHA_THERM_0__SHIFT                                       0
#define TPC_19_B0__ALPHA_THERM_0__WIDTH                                       8
#define TPC_19_B0__ALPHA_THERM_0__MASK                              0x000000ffU
#define TPC_19_B0__ALPHA_THERM_0__READ(src)       (uint32_t)(src) & 0x000000ffU
#define TPC_19_B0__ALPHA_THERM_0__WRITE(src)    ((uint32_t)(src) & 0x000000ffU)
#define TPC_19_B0__ALPHA_THERM_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_19_B0__ALPHA_THERM_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field alpha_volt_0 */
#define TPC_19_B0__ALPHA_VOLT_0__SHIFT                                        8
#define TPC_19_B0__ALPHA_VOLT_0__WIDTH                                        7
#define TPC_19_B0__ALPHA_VOLT_0__MASK                               0x00007f00U
#define TPC_19_B0__ALPHA_VOLT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define TPC_19_B0__ALPHA_VOLT_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define TPC_19_B0__ALPHA_VOLT_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define TPC_19_B0__ALPHA_VOLT_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))
#define TPC_19_B0__TYPE                                                uint32_t
#define TPC_19_B0__READ                                             0x00007fffU
#define TPC_19_B0__WRITE                                            0x00007fffU

#endif /* __TPC_19_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_19_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_19_B0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::therm_adc_1 */
#ifndef __THERM_ADC_1_MACRO__
#define __THERM_ADC_1_MACRO__

/* macros for field init_therm_setting */
#define THERM_ADC_1__INIT_THERM_SETTING__SHIFT                                0
#define THERM_ADC_1__INIT_THERM_SETTING__WIDTH                                8
#define THERM_ADC_1__INIT_THERM_SETTING__MASK                       0x000000ffU
#define THERM_ADC_1__INIT_THERM_SETTING__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define THERM_ADC_1__INIT_THERM_SETTING__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define THERM_ADC_1__INIT_THERM_SETTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define THERM_ADC_1__INIT_THERM_SETTING__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field init_volt_setting */
#define THERM_ADC_1__INIT_VOLT_SETTING__SHIFT                                 8
#define THERM_ADC_1__INIT_VOLT_SETTING__WIDTH                                 8
#define THERM_ADC_1__INIT_VOLT_SETTING__MASK                        0x0000ff00U
#define THERM_ADC_1__INIT_VOLT_SETTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define THERM_ADC_1__INIT_VOLT_SETTING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define THERM_ADC_1__INIT_VOLT_SETTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define THERM_ADC_1__INIT_VOLT_SETTING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field init_atb_setting */
#define THERM_ADC_1__INIT_ATB_SETTING__SHIFT                                 16
#define THERM_ADC_1__INIT_ATB_SETTING__WIDTH                                  8
#define THERM_ADC_1__INIT_ATB_SETTING__MASK                         0x00ff0000U
#define THERM_ADC_1__INIT_ATB_SETTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define THERM_ADC_1__INIT_ATB_SETTING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define THERM_ADC_1__INIT_ATB_SETTING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define THERM_ADC_1__INIT_ATB_SETTING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field samples_cnt_coding */
#define THERM_ADC_1__SAMPLES_CNT_CODING__SHIFT                               24
#define THERM_ADC_1__SAMPLES_CNT_CODING__WIDTH                                2
#define THERM_ADC_1__SAMPLES_CNT_CODING__MASK                       0x03000000U
#define THERM_ADC_1__SAMPLES_CNT_CODING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define THERM_ADC_1__SAMPLES_CNT_CODING__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define THERM_ADC_1__SAMPLES_CNT_CODING__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define THERM_ADC_1__SAMPLES_CNT_CODING__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field use_init_therm_volt_atb_after_warm_reset */
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__SHIFT         26
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__WIDTH          1
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__MASK 0x04000000U
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x04000000U)
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | (((uint32_t)(src) <<\
                    26) & 0x04000000U)
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x04000000U)))
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define THERM_ADC_1__USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field force_therm_volt_atb_to_init_settings */
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__SHIFT            27
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__WIDTH             1
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__MASK    0x08000000U
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define THERM_ADC_1__FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field check_done_for_1st_adc_meas_of_each_frame */
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__SHIFT        28
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__WIDTH         1
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__MASK \
                    0x10000000U
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x10000000U) >> 28)
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x10000000U)
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | (((uint32_t)(src) <<\
                    28) & 0x10000000U)
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x10000000U)))
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(1) << 28)
#define THERM_ADC_1__CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field therm_measure_reset */
#define THERM_ADC_1__THERM_MEASURE_RESET__SHIFT                              29
#define THERM_ADC_1__THERM_MEASURE_RESET__WIDTH                               1
#define THERM_ADC_1__THERM_MEASURE_RESET__MASK                      0x20000000U
#define THERM_ADC_1__THERM_MEASURE_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define THERM_ADC_1__THERM_MEASURE_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define THERM_ADC_1__THERM_MEASURE_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define THERM_ADC_1__THERM_MEASURE_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define THERM_ADC_1__THERM_MEASURE_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define THERM_ADC_1__THERM_MEASURE_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)
#define THERM_ADC_1__TYPE                                              uint32_t
#define THERM_ADC_1__READ                                           0x3fffffffU
#define THERM_ADC_1__WRITE                                          0x3fffffffU

#endif /* __THERM_ADC_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_therm_adc_1 */
#define INST_BB_SM_REG_MAP__BB_THERM_ADC_1__NUM                               1

/* macros for BlueprintGlobalNameSpace::therm_adc_2 */
#ifndef __THERM_ADC_2_MACRO__
#define __THERM_ADC_2_MACRO__

/* macros for field measure_therm_freq */
#define THERM_ADC_2__MEASURE_THERM_FREQ__SHIFT                                0
#define THERM_ADC_2__MEASURE_THERM_FREQ__WIDTH                               12
#define THERM_ADC_2__MEASURE_THERM_FREQ__MASK                       0x00000fffU
#define THERM_ADC_2__MEASURE_THERM_FREQ__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000fffU
#define THERM_ADC_2__MEASURE_THERM_FREQ__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000fffU)
#define THERM_ADC_2__MEASURE_THERM_FREQ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fffU) | ((uint32_t)(src) &\
                    0x00000fffU)
#define THERM_ADC_2__MEASURE_THERM_FREQ__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000fffU)))

/* macros for field measure_volt_freq */
#define THERM_ADC_2__MEASURE_VOLT_FREQ__SHIFT                                12
#define THERM_ADC_2__MEASURE_VOLT_FREQ__WIDTH                                10
#define THERM_ADC_2__MEASURE_VOLT_FREQ__MASK                        0x003ff000U
#define THERM_ADC_2__MEASURE_VOLT_FREQ__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003ff000U) >> 12)
#define THERM_ADC_2__MEASURE_VOLT_FREQ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x003ff000U)
#define THERM_ADC_2__MEASURE_VOLT_FREQ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003ff000U) | (((uint32_t)(src) <<\
                    12) & 0x003ff000U)
#define THERM_ADC_2__MEASURE_VOLT_FREQ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x003ff000U)))

/* macros for field measure_atb_freq */
#define THERM_ADC_2__MEASURE_ATB_FREQ__SHIFT                                 22
#define THERM_ADC_2__MEASURE_ATB_FREQ__WIDTH                                 10
#define THERM_ADC_2__MEASURE_ATB_FREQ__MASK                         0xffc00000U
#define THERM_ADC_2__MEASURE_ATB_FREQ__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffc00000U) >> 22)
#define THERM_ADC_2__MEASURE_ATB_FREQ__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0xffc00000U)
#define THERM_ADC_2__MEASURE_ATB_FREQ__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffc00000U) | (((uint32_t)(src) <<\
                    22) & 0xffc00000U)
#define THERM_ADC_2__MEASURE_ATB_FREQ__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0xffc00000U)))
#define THERM_ADC_2__TYPE                                              uint32_t
#define THERM_ADC_2__READ                                           0xffffffffU
#define THERM_ADC_2__WRITE                                          0xffffffffU

#endif /* __THERM_ADC_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_therm_adc_2 */
#define INST_BB_SM_REG_MAP__BB_THERM_ADC_2__NUM                               1

/* macros for BlueprintGlobalNameSpace::therm_adc_3 */
#ifndef __THERM_ADC_3_MACRO__
#define __THERM_ADC_3_MACRO__

/* macros for field therm_adc_offset */
#define THERM_ADC_3__THERM_ADC_OFFSET__SHIFT                                  0
#define THERM_ADC_3__THERM_ADC_OFFSET__WIDTH                                  8
#define THERM_ADC_3__THERM_ADC_OFFSET__MASK                         0x000000ffU
#define THERM_ADC_3__THERM_ADC_OFFSET__READ(src)  (uint32_t)(src) & 0x000000ffU
#define THERM_ADC_3__THERM_ADC_OFFSET__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define THERM_ADC_3__THERM_ADC_OFFSET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define THERM_ADC_3__THERM_ADC_OFFSET__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field therm_adc_scaled_gain */
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__SHIFT                             8
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__WIDTH                             9
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__MASK                    0x0001ff00U
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001ff00U) >> 8)
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0001ff00U)
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0001ff00U)
#define THERM_ADC_3__THERM_ADC_SCALED_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0001ff00U)))

/* macros for field adc_interval */
#define THERM_ADC_3__ADC_INTERVAL__SHIFT                                     17
#define THERM_ADC_3__ADC_INTERVAL__WIDTH                                     13
#define THERM_ADC_3__ADC_INTERVAL__MASK                             0x3ffe0000U
#define THERM_ADC_3__ADC_INTERVAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ffe0000U) >> 17)
#define THERM_ADC_3__ADC_INTERVAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x3ffe0000U)
#define THERM_ADC_3__ADC_INTERVAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ffe0000U) | (((uint32_t)(src) <<\
                    17) & 0x3ffe0000U)
#define THERM_ADC_3__ADC_INTERVAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x3ffe0000U)))
#define THERM_ADC_3__TYPE                                              uint32_t
#define THERM_ADC_3__READ                                           0x3fffffffU
#define THERM_ADC_3__WRITE                                          0x3fffffffU

#endif /* __THERM_ADC_3_MACRO__ */


/* macros for bb_sm_reg_map.BB_therm_adc_3 */
#define INST_BB_SM_REG_MAP__BB_THERM_ADC_3__NUM                               1

/* macros for BlueprintGlobalNameSpace::therm_adc_4 */
#ifndef __THERM_ADC_4_MACRO__
#define __THERM_ADC_4_MACRO__

/* macros for field latest_therm_value */
#define THERM_ADC_4__LATEST_THERM_VALUE__SHIFT                                0
#define THERM_ADC_4__LATEST_THERM_VALUE__WIDTH                                8
#define THERM_ADC_4__LATEST_THERM_VALUE__MASK                       0x000000ffU
#define THERM_ADC_4__LATEST_THERM_VALUE__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field latest_volt_value */
#define THERM_ADC_4__LATEST_VOLT_VALUE__SHIFT                                 8
#define THERM_ADC_4__LATEST_VOLT_VALUE__WIDTH                                 8
#define THERM_ADC_4__LATEST_VOLT_VALUE__MASK                        0x0000ff00U
#define THERM_ADC_4__LATEST_VOLT_VALUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field latest_atb_value */
#define THERM_ADC_4__LATEST_ATB_VALUE__SHIFT                                 16
#define THERM_ADC_4__LATEST_ATB_VALUE__WIDTH                                  8
#define THERM_ADC_4__LATEST_ATB_VALUE__MASK                         0x00ff0000U
#define THERM_ADC_4__LATEST_ATB_VALUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field force_therm_chain */
#define THERM_ADC_4__FORCE_THERM_CHAIN__SHIFT                                24
#define THERM_ADC_4__FORCE_THERM_CHAIN__WIDTH                                 1
#define THERM_ADC_4__FORCE_THERM_CHAIN__MASK                        0x01000000U
#define THERM_ADC_4__FORCE_THERM_CHAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define THERM_ADC_4__FORCE_THERM_CHAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define THERM_ADC_4__FORCE_THERM_CHAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define THERM_ADC_4__FORCE_THERM_CHAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define THERM_ADC_4__FORCE_THERM_CHAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define THERM_ADC_4__FORCE_THERM_CHAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field preferred_therm_chain */
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__SHIFT                            25
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__WIDTH                             3
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__MASK                    0x0e000000U
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0e000000U) >> 25)
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x0e000000U)
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0e000000U) | (((uint32_t)(src) <<\
                    25) & 0x0e000000U)
#define THERM_ADC_4__PREFERRED_THERM_CHAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x0e000000U)))
#define THERM_ADC_4__TYPE                                              uint32_t
#define THERM_ADC_4__READ                                           0x0fffffffU
#define THERM_ADC_4__WRITE                                          0x0fffffffU

#endif /* __THERM_ADC_4_MACRO__ */


/* macros for bb_sm_reg_map.BB_therm_adc_4 */
#define INST_BB_SM_REG_MAP__BB_THERM_ADC_4__NUM                               1

/* macros for BlueprintGlobalNameSpace::tx_forced_gain */
#ifndef __TX_FORCED_GAIN_MACRO__
#define __TX_FORCED_GAIN_MACRO__

/* macros for field force_tx_gain */
#define TX_FORCED_GAIN__FORCE_TX_GAIN__SHIFT                                  0
#define TX_FORCED_GAIN__FORCE_TX_GAIN__WIDTH                                  1
#define TX_FORCED_GAIN__FORCE_TX_GAIN__MASK                         0x00000001U
#define TX_FORCED_GAIN__FORCE_TX_GAIN__READ(src)  (uint32_t)(src) & 0x00000001U
#define TX_FORCED_GAIN__FORCE_TX_GAIN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TX_FORCED_GAIN__FORCE_TX_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TX_FORCED_GAIN__FORCE_TX_GAIN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TX_FORCED_GAIN__FORCE_TX_GAIN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TX_FORCED_GAIN__FORCE_TX_GAIN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field forced_txbb1dbgain */
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__SHIFT                             1
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__WIDTH                             3
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__MASK                    0x0000000eU
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000000eU)
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000eU) | (((uint32_t)(src) <<\
                    1) & 0x0000000eU)
#define TX_FORCED_GAIN__FORCED_TXBB1DBGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000000eU)))

/* macros for field forced_txbb6dbgain */
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__SHIFT                             4
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__WIDTH                             2
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__MASK                    0x00000030U
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define TX_FORCED_GAIN__FORCED_TXBB6DBGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field forced_txmxrgain */
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__SHIFT                               6
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__WIDTH                               4
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__MASK                      0x000003c0U
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003c0U) >> 6)
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000003c0U)
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003c0U) | (((uint32_t)(src) <<\
                    6) & 0x000003c0U)
#define TX_FORCED_GAIN__FORCED_TXMXRGAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000003c0U)))

/* macros for field forced_padrvgnA */
#define TX_FORCED_GAIN__FORCED_PADRVGNA__SHIFT                               10
#define TX_FORCED_GAIN__FORCED_PADRVGNA__WIDTH                                4
#define TX_FORCED_GAIN__FORCED_PADRVGNA__MASK                       0x00003c00U
#define TX_FORCED_GAIN__FORCED_PADRVGNA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003c00U) >> 10)
#define TX_FORCED_GAIN__FORCED_PADRVGNA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00003c00U)
#define TX_FORCED_GAIN__FORCED_PADRVGNA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003c00U) | (((uint32_t)(src) <<\
                    10) & 0x00003c00U)
#define TX_FORCED_GAIN__FORCED_PADRVGNA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00003c00U)))

/* macros for field forced_padrvgnB */
#define TX_FORCED_GAIN__FORCED_PADRVGNB__SHIFT                               14
#define TX_FORCED_GAIN__FORCED_PADRVGNB__WIDTH                                4
#define TX_FORCED_GAIN__FORCED_PADRVGNB__MASK                       0x0003c000U
#define TX_FORCED_GAIN__FORCED_PADRVGNB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003c000U) >> 14)
#define TX_FORCED_GAIN__FORCED_PADRVGNB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x0003c000U)
#define TX_FORCED_GAIN__FORCED_PADRVGNB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003c000U) | (((uint32_t)(src) <<\
                    14) & 0x0003c000U)
#define TX_FORCED_GAIN__FORCED_PADRVGNB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x0003c000U)))

/* macros for field forced_padrvgnC */
#define TX_FORCED_GAIN__FORCED_PADRVGNC__SHIFT                               18
#define TX_FORCED_GAIN__FORCED_PADRVGNC__WIDTH                                4
#define TX_FORCED_GAIN__FORCED_PADRVGNC__MASK                       0x003c0000U
#define TX_FORCED_GAIN__FORCED_PADRVGNC__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003c0000U) >> 18)
#define TX_FORCED_GAIN__FORCED_PADRVGNC__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x003c0000U)
#define TX_FORCED_GAIN__FORCED_PADRVGNC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003c0000U) | (((uint32_t)(src) <<\
                    18) & 0x003c0000U)
#define TX_FORCED_GAIN__FORCED_PADRVGNC__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x003c0000U)))

/* macros for field forced_padrvgnD */
#define TX_FORCED_GAIN__FORCED_PADRVGND__SHIFT                               22
#define TX_FORCED_GAIN__FORCED_PADRVGND__WIDTH                                2
#define TX_FORCED_GAIN__FORCED_PADRVGND__MASK                       0x00c00000U
#define TX_FORCED_GAIN__FORCED_PADRVGND__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00c00000U) >> 22)
#define TX_FORCED_GAIN__FORCED_PADRVGND__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x00c00000U)
#define TX_FORCED_GAIN__FORCED_PADRVGND__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00c00000U) | (((uint32_t)(src) <<\
                    22) & 0x00c00000U)
#define TX_FORCED_GAIN__FORCED_PADRVGND__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x00c00000U)))

/* macros for field forced_enable_PAL */
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__SHIFT                             24
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__WIDTH                              1
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__MASK                     0x01000000U
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define TX_FORCED_GAIN__FORCED_ENABLE_PAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field forced_ob */
#define TX_FORCED_GAIN__FORCED_OB__SHIFT                                     25
#define TX_FORCED_GAIN__FORCED_OB__WIDTH                                      3
#define TX_FORCED_GAIN__FORCED_OB__MASK                             0x0e000000U
#define TX_FORCED_GAIN__FORCED_OB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0e000000U) >> 25)
#define TX_FORCED_GAIN__FORCED_OB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x0e000000U)
#define TX_FORCED_GAIN__FORCED_OB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0e000000U) | (((uint32_t)(src) <<\
                    25) & 0x0e000000U)
#define TX_FORCED_GAIN__FORCED_OB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x0e000000U)))

/* macros for field forced_db */
#define TX_FORCED_GAIN__FORCED_DB__SHIFT                                     28
#define TX_FORCED_GAIN__FORCED_DB__WIDTH                                      3
#define TX_FORCED_GAIN__FORCED_DB__MASK                             0x70000000U
#define TX_FORCED_GAIN__FORCED_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x70000000U) >> 28)
#define TX_FORCED_GAIN__FORCED_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x70000000U)
#define TX_FORCED_GAIN__FORCED_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x70000000U) | (((uint32_t)(src) <<\
                    28) & 0x70000000U)
#define TX_FORCED_GAIN__FORCED_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x70000000U)))
#define TX_FORCED_GAIN__TYPE                                           uint32_t
#define TX_FORCED_GAIN__READ                                        0x7fffffffU
#define TX_FORCED_GAIN__WRITE                                       0x7fffffffU

#endif /* __TX_FORCED_GAIN_MACRO__ */


/* macros for bb_sm_reg_map.BB_tx_forced_gain */
#define INST_BB_SM_REG_MAP__BB_TX_FORCED_GAIN__NUM                            1

/* macros for BlueprintGlobalNameSpace::tpc_stat_0_b0 */
#ifndef __TPC_STAT_0_B0_MACRO__
#define __TPC_STAT_0_B0_MACRO__

/* macros for field meas_pwr_out_0 */
#define TPC_STAT_0_B0__MEAS_PWR_OUT_0__SHIFT                                  0
#define TPC_STAT_0_B0__MEAS_PWR_OUT_0__WIDTH                                  8
#define TPC_STAT_0_B0__MEAS_PWR_OUT_0__MASK                         0x000000ffU
#define TPC_STAT_0_B0__MEAS_PWR_OUT_0__READ(src)  (uint32_t)(src) & 0x000000ffU

/* macros for field pdacc_avg_out_0 */
#define TPC_STAT_0_B0__PDACC_AVG_OUT_0__SHIFT                                 8
#define TPC_STAT_0_B0__PDACC_AVG_OUT_0__WIDTH                                 8
#define TPC_STAT_0_B0__PDACC_AVG_OUT_0__MASK                        0x0000ff00U
#define TPC_STAT_0_B0__PDACC_AVG_OUT_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_STAT_0_B0__TYPE                                            uint32_t
#define TPC_STAT_0_B0__READ                                         0x0000ffffU

#endif /* __TPC_STAT_0_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_stat_0_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_STAT_0_B0__NUM                             1

/* macros for BlueprintGlobalNameSpace::tpc_stat_1_b0 */
#ifndef __TPC_STAT_1_B0_MACRO__
#define __TPC_STAT_1_B0_MACRO__

/* macros for field gain_miss_low_0 */
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__SHIFT                                 0
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__WIDTH                                 8
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__MASK                        0x000000ffU
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__READ(src) (uint32_t)(src) & 0x000000ffU
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_STAT_1_B0__GAIN_MISS_LOW_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field gain_miss_high_0 */
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__SHIFT                                8
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__WIDTH                                8
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__MASK                       0x0000ff00U
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_STAT_1_B0__GAIN_MISS_HIGH_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field gain_miss_mid_0 */
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__SHIFT                                16
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__WIDTH                                 8
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__MASK                        0x00ff0000U
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_STAT_1_B0__GAIN_MISS_MID_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))
#define TPC_STAT_1_B0__TYPE                                            uint32_t
#define TPC_STAT_1_B0__READ                                         0x00ffffffU
#define TPC_STAT_1_B0__RCLR                                         0x00ffffffU
#define TPC_STAT_1_B0__WRITE                                        0x00ffffffU

#endif /* __TPC_STAT_1_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tpc_stat_1_b0 */
#define INST_BB_SM_REG_MAP__BB_TPC_STAT_1_B0__NUM                             1

/* macros for BlueprintGlobalNameSpace::rrt_ctrl */
#ifndef __RRT_CTRL_MACRO__
#define __RRT_CTRL_MACRO__

/* macros for field ena_radio_retention */
#define RRT_CTRL__ENA_RADIO_RETENTION__SHIFT                                  0
#define RRT_CTRL__ENA_RADIO_RETENTION__WIDTH                                  1
#define RRT_CTRL__ENA_RADIO_RETENTION__MASK                         0x00000001U
#define RRT_CTRL__ENA_RADIO_RETENTION__READ(src)  (uint32_t)(src) & 0x00000001U
#define RRT_CTRL__ENA_RADIO_RETENTION__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RRT_CTRL__ENA_RADIO_RETENTION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RRT_CTRL__ENA_RADIO_RETENTION__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RRT_CTRL__ENA_RADIO_RETENTION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RRT_CTRL__ENA_RADIO_RETENTION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field restore_mask */
#define RRT_CTRL__RESTORE_MASK__SHIFT                                         1
#define RRT_CTRL__RESTORE_MASK__WIDTH                                         6
#define RRT_CTRL__RESTORE_MASK__MASK                                0x0000007eU
#define RRT_CTRL__RESTORE_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000007eU) >> 1)
#define RRT_CTRL__RESTORE_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000007eU)
#define RRT_CTRL__RESTORE_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007eU) | (((uint32_t)(src) <<\
                    1) & 0x0000007eU)
#define RRT_CTRL__RESTORE_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000007eU)))

/* macros for field force_radio_restore */
#define RRT_CTRL__FORCE_RADIO_RESTORE__SHIFT                                  7
#define RRT_CTRL__FORCE_RADIO_RESTORE__WIDTH                                  1
#define RRT_CTRL__FORCE_RADIO_RESTORE__MASK                         0x00000080U
#define RRT_CTRL__FORCE_RADIO_RESTORE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define RRT_CTRL__FORCE_RADIO_RESTORE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define RRT_CTRL__FORCE_RADIO_RESTORE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define RRT_CTRL__FORCE_RADIO_RESTORE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define RRT_CTRL__FORCE_RADIO_RESTORE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define RRT_CTRL__FORCE_RADIO_RESTORE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)
#define RRT_CTRL__TYPE                                                 uint32_t
#define RRT_CTRL__READ                                              0x000000ffU
#define RRT_CTRL__WRITE                                             0x000000ffU

#endif /* __RRT_CTRL_MACRO__ */


/* macros for bb_sm_reg_map.BB_rrt_ctrl */
#define INST_BB_SM_REG_MAP__BB_RRT_CTRL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rrt_table_sw_intf_b0 */
#ifndef __RRT_TABLE_SW_INTF_B0_MACRO__
#define __RRT_TABLE_SW_INTF_B0_MACRO__

/* macros for field sw_rrt_table_access_0 */
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__SHIFT                    0
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__WIDTH                    1
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__MASK           0x00000001U
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ACCESS_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field sw_rrt_table_write_0 */
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__SHIFT                     1
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__WIDTH                     1
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__MASK            0x00000002U
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_WRITE_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field sw_rrt_table_addr_0 */
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__SHIFT                      2
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__WIDTH                      3
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__MASK             0x0000001cU
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000001cU) >> 2)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000001cU)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001cU) | (((uint32_t)(src) <<\
                    2) & 0x0000001cU)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000001cU)))

/* macros for field sw_rrt_table_addr_offset_0 */
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__SHIFT               5
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__WIDTH               1
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__MASK      0x00000020U
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define RRT_TABLE_SW_INTF_B0__SW_RRT_TABLE_ADDR_OFFSET_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)
#define RRT_TABLE_SW_INTF_B0__TYPE                                     uint32_t
#define RRT_TABLE_SW_INTF_B0__READ                                  0x0000003fU
#define RRT_TABLE_SW_INTF_B0__WRITE                                 0x0000003fU

#endif /* __RRT_TABLE_SW_INTF_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_rrt_table_sw_intf_b0 */
#define INST_BB_SM_REG_MAP__BB_RRT_TABLE_SW_INTF_B0__NUM                      1

/* macros for BlueprintGlobalNameSpace::rrt_table_sw_intf_1_b0 */
#ifndef __RRT_TABLE_SW_INTF_1_B0_MACRO__
#define __RRT_TABLE_SW_INTF_1_B0_MACRO__

/* macros for field sw_rrt_table_data_0 */
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__SHIFT                    0
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__WIDTH                   32
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__MASK           0xffffffffU
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define RRT_TABLE_SW_INTF_1_B0__SW_RRT_TABLE_DATA_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define RRT_TABLE_SW_INTF_1_B0__TYPE                                   uint32_t
#define RRT_TABLE_SW_INTF_1_B0__READ                                0xffffffffU
#define RRT_TABLE_SW_INTF_1_B0__WRITE                               0xffffffffU

#endif /* __RRT_TABLE_SW_INTF_1_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_rrt_table_sw_intf_1_b0 */
#define INST_BB_SM_REG_MAP__BB_RRT_TABLE_SW_INTF_1_B0__NUM                    1

/* macros for BlueprintGlobalNameSpace::txiqcal_control_0 */
#ifndef __TXIQCAL_CONTROL_0_MACRO__
#define __TXIQCAL_CONTROL_0_MACRO__

/* macros for field base_tx_tone_db */
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__SHIFT                             1
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__WIDTH                             6
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__MASK                    0x0000007eU
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000007eU) >> 1)
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000007eU)
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007eU) | (((uint32_t)(src) <<\
                    1) & 0x0000007eU)
#define TXIQCAL_CONTROL_0__BASE_TX_TONE_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000007eU)))

/* macros for field max_tx_tone_gain */
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__SHIFT                            7
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__WIDTH                            6
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__MASK                   0x00001f80U
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001f80U) >> 7)
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00001f80U)
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001f80U) | (((uint32_t)(src) <<\
                    7) & 0x00001f80U)
#define TXIQCAL_CONTROL_0__MAX_TX_TONE_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00001f80U)))

/* macros for field min_tx_tone_gain */
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__SHIFT                           13
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__WIDTH                            6
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__MASK                   0x0007e000U
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0007e000U) >> 13)
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x0007e000U)
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0007e000U) | (((uint32_t)(src) <<\
                    13) & 0x0007e000U)
#define TXIQCAL_CONTROL_0__MIN_TX_TONE_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x0007e000U)))

/* macros for field caltxshift_delay */
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__SHIFT                           19
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__WIDTH                            4
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__MASK                   0x00780000U
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00780000U) >> 19)
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 19) & 0x00780000U)
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00780000U) | (((uint32_t)(src) <<\
                    19) & 0x00780000U)
#define TXIQCAL_CONTROL_0__CALTXSHIFT_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 19) & ~0x00780000U)))

/* macros for field loopback_delay */
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__SHIFT                             23
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__WIDTH                              7
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__MASK                     0x3f800000U
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f800000U) >> 23)
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 23) & 0x3f800000U)
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f800000U) | (((uint32_t)(src) <<\
                    23) & 0x3f800000U)
#define TXIQCAL_CONTROL_0__LOOPBACK_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 23) & ~0x3f800000U)))

/* macros for field enable_combined_carr_iq_cal */
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__SHIFT                30
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__WIDTH                 1
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__MASK        0x40000000U
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define TXIQCAL_CONTROL_0__ENABLE_COMBINED_CARR_IQ_CAL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)

/* macros for field enable_txiq_calibrate */
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__SHIFT                      31
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__WIDTH                       1
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__MASK              0x80000000U
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TXIQCAL_CONTROL_0__ENABLE_TXIQ_CALIBRATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TXIQCAL_CONTROL_0__TYPE                                        uint32_t
#define TXIQCAL_CONTROL_0__READ                                     0xfffffffeU
#define TXIQCAL_CONTROL_0__WRITE                                    0xfffffffeU

#endif /* __TXIQCAL_CONTROL_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_txiqcal_control_0 */
#define INST_BB_SM_REG_MAP__BB_TXIQCAL_CONTROL_0__NUM                         1

/* macros for BlueprintGlobalNameSpace::txiqcal_control_1 */
#ifndef __TXIQCAL_CONTROL_1_MACRO__
#define __TXIQCAL_CONTROL_1_MACRO__

/* macros for field rx_init_gain_db */
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__SHIFT                             0
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__WIDTH                             6
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__MASK                    0x0000003fU
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define TXIQCAL_CONTROL_1__RX_INIT_GAIN_DB__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field max_rx_gain_db */
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__SHIFT                              6
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__WIDTH                              6
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__MASK                     0x00000fc0U
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define TXIQCAL_CONTROL_1__MAX_RX_GAIN_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field min_rx_gain_db */
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__SHIFT                             12
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__WIDTH                              6
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__MASK                     0x0003f000U
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define TXIQCAL_CONTROL_1__MIN_RX_GAIN_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field iqcorr_i_q_coff_delpt */
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__SHIFT                      18
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__WIDTH                       9
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__MASK              0x07fc0000U
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07fc0000U) >> 18)
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x07fc0000U)
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x07fc0000U)
#define TXIQCAL_CONTROL_1__IQCORR_I_Q_COFF_DELPT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x07fc0000U)))

/* macros for field iqcal_disable_mixer */
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__SHIFT                        27
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__WIDTH                         1
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__MASK                0x08000000U
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define TXIQCAL_CONTROL_1__IQCAL_DISABLE_MIXER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)
#define TXIQCAL_CONTROL_1__TYPE                                        uint32_t
#define TXIQCAL_CONTROL_1__READ                                     0x0fffffffU
#define TXIQCAL_CONTROL_1__WRITE                                    0x0fffffffU

#endif /* __TXIQCAL_CONTROL_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_txiqcal_control_1 */
#define INST_BB_SM_REG_MAP__BB_TXIQCAL_CONTROL_1__NUM                         1

/* macros for BlueprintGlobalNameSpace::txiqcal_control_2 */
#ifndef __TXIQCAL_CONTROL_2_MACRO__
#define __TXIQCAL_CONTROL_2_MACRO__

/* macros for field iqc_forced_pagain */
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__SHIFT                           0
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__WIDTH                           4
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__MASK                  0x0000000fU
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define TXIQCAL_CONTROL_2__IQC_FORCED_PAGAIN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field iqcal_min_tx_gain */
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__SHIFT                           4
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__WIDTH                           5
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__MASK                  0x000001f0U
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001f0U) >> 4)
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000001f0U)
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001f0U) | (((uint32_t)(src) <<\
                    4) & 0x000001f0U)
#define TXIQCAL_CONTROL_2__IQCAL_MIN_TX_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000001f0U)))

/* macros for field iqcal_max_tx_gain */
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__SHIFT                           9
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__WIDTH                           5
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__MASK                  0x00003e00U
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003e00U) >> 9)
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00003e00U)
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003e00U) | (((uint32_t)(src) <<\
                    9) & 0x00003e00U)
#define TXIQCAL_CONTROL_2__IQCAL_MAX_TX_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00003e00U)))

/* macros for field gain_update_delay */
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__SHIFT                          14
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__WIDTH                           8
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__MASK                  0x003fc000U
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003fc000U) >> 14)
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x003fc000U)
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003fc000U) | (((uint32_t)(src) <<\
                    14) & 0x003fc000U)
#define TXIQCAL_CONTROL_2__GAIN_UPDATE_DELAY__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x003fc000U)))

/* macros for field dither_ctl */
#define TXIQCAL_CONTROL_2__DITHER_CTL__SHIFT                                 22
#define TXIQCAL_CONTROL_2__DITHER_CTL__WIDTH                                  3
#define TXIQCAL_CONTROL_2__DITHER_CTL__MASK                         0x01c00000U
#define TXIQCAL_CONTROL_2__DITHER_CTL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01c00000U) >> 22)
#define TXIQCAL_CONTROL_2__DITHER_CTL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x01c00000U)
#define TXIQCAL_CONTROL_2__DITHER_CTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01c00000U) | (((uint32_t)(src) <<\
                    22) & 0x01c00000U)
#define TXIQCAL_CONTROL_2__DITHER_CTL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x01c00000U)))

/* macros for field iqcal_meas_len */
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__SHIFT                             25
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__WIDTH                              3
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__MASK                     0x0e000000U
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0e000000U) >> 25)
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x0e000000U)
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0e000000U) | (((uint32_t)(src) <<\
                    25) & 0x0e000000U)
#define TXIQCAL_CONTROL_2__IQCAL_MEAS_LEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x0e000000U)))
#define TXIQCAL_CONTROL_2__TYPE                                        uint32_t
#define TXIQCAL_CONTROL_2__READ                                     0x0fffffffU
#define TXIQCAL_CONTROL_2__WRITE                                    0x0fffffffU

#endif /* __TXIQCAL_CONTROL_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_txiqcal_control_2 */
#define INST_BB_SM_REG_MAP__BB_TXIQCAL_CONTROL_2__NUM                         1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_0 */
#ifndef __CAL_RXBB_GAIN_TBL_0_MACRO__
#define __CAL_RXBB_GAIN_TBL_0_MACRO__

/* macros for field txcal_rx_bb_gain_table_0 */
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__SHIFT                  0
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__MASK         0x000000ffU
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_1 */
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__SHIFT                  8
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__MASK         0x0000ff00U
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_2 */
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__SHIFT                 16
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__MASK         0x00ff0000U
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_3 */
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__SHIFT                 24
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__MASK         0xff000000U
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_0__TXCAL_RX_BB_GAIN_TABLE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_0__TYPE                                      uint32_t
#define CAL_RXBB_GAIN_TBL_0__READ                                   0xffffffffU
#define CAL_RXBB_GAIN_TBL_0__WRITE                                  0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_0 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_0__NUM                       1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_4 */
#ifndef __CAL_RXBB_GAIN_TBL_4_MACRO__
#define __CAL_RXBB_GAIN_TBL_4_MACRO__

/* macros for field txcal_rx_bb_gain_table_4 */
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__SHIFT                  0
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__MASK         0x000000ffU
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_4__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_5 */
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__SHIFT                  8
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__MASK         0x0000ff00U
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_6 */
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__SHIFT                 16
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__MASK         0x00ff0000U
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_7 */
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__SHIFT                 24
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__MASK         0xff000000U
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_4__TXCAL_RX_BB_GAIN_TABLE_7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_4__TYPE                                      uint32_t
#define CAL_RXBB_GAIN_TBL_4__READ                                   0xffffffffU
#define CAL_RXBB_GAIN_TBL_4__WRITE                                  0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_4_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_4 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_4__NUM                       1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_8 */
#ifndef __CAL_RXBB_GAIN_TBL_8_MACRO__
#define __CAL_RXBB_GAIN_TBL_8_MACRO__

/* macros for field txcal_rx_bb_gain_table_8 */
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__SHIFT                  0
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__MASK         0x000000ffU
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_8__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_9 */
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__SHIFT                  8
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__WIDTH                  8
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__MASK         0x0000ff00U
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_9__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_10 */
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__SHIFT                16
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__WIDTH                 8
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__MASK        0x00ff0000U
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_10__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_11 */
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__SHIFT                24
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__WIDTH                 8
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__MASK        0xff000000U
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_8__TXCAL_RX_BB_GAIN_TABLE_11__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_8__TYPE                                      uint32_t
#define CAL_RXBB_GAIN_TBL_8__READ                                   0xffffffffU
#define CAL_RXBB_GAIN_TBL_8__WRITE                                  0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_8_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_8 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_8__NUM                       1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_12 */
#ifndef __CAL_RXBB_GAIN_TBL_12_MACRO__
#define __CAL_RXBB_GAIN_TBL_12_MACRO__

/* macros for field txcal_rx_bb_gain_table_12 */
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__SHIFT                0
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__WIDTH                8
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__MASK       0x000000ffU
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_12__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_13 */
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__SHIFT                8
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__WIDTH                8
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__MASK       0x0000ff00U
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_13__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_14 */
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__SHIFT               16
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__WIDTH                8
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__MASK       0x00ff0000U
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_14__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_15 */
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__SHIFT               24
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__WIDTH                8
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__MASK       0xff000000U
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_12__TXCAL_RX_BB_GAIN_TABLE_15__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_12__TYPE                                     uint32_t
#define CAL_RXBB_GAIN_TBL_12__READ                                  0xffffffffU
#define CAL_RXBB_GAIN_TBL_12__WRITE                                 0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_12_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_12 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_12__NUM                      1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_16 */
#ifndef __CAL_RXBB_GAIN_TBL_16_MACRO__
#define __CAL_RXBB_GAIN_TBL_16_MACRO__

/* macros for field txcal_rx_bb_gain_table_16 */
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__SHIFT                0
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__WIDTH                8
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__MASK       0x000000ffU
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_16__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_17 */
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__SHIFT                8
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__WIDTH                8
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__MASK       0x0000ff00U
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_17__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_18 */
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__SHIFT               16
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__WIDTH                8
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__MASK       0x00ff0000U
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_18__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_19 */
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__SHIFT               24
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__WIDTH                8
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__MASK       0xff000000U
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_16__TXCAL_RX_BB_GAIN_TABLE_19__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_16__TYPE                                     uint32_t
#define CAL_RXBB_GAIN_TBL_16__READ                                  0xffffffffU
#define CAL_RXBB_GAIN_TBL_16__WRITE                                 0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_16_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_16 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_16__NUM                      1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_20 */
#ifndef __CAL_RXBB_GAIN_TBL_20_MACRO__
#define __CAL_RXBB_GAIN_TBL_20_MACRO__

/* macros for field txcal_rx_bb_gain_table_20 */
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__SHIFT                0
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__WIDTH                8
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__MASK       0x000000ffU
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_20__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field txcal_rx_bb_gain_table_21 */
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__SHIFT                8
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__WIDTH                8
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__MASK       0x0000ff00U
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_21__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field txcal_rx_bb_gain_table_22 */
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__SHIFT               16
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__WIDTH                8
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__MASK       0x00ff0000U
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_22__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field txcal_rx_bb_gain_table_23 */
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__SHIFT               24
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__WIDTH                8
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__MASK       0xff000000U
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define CAL_RXBB_GAIN_TBL_20__TXCAL_RX_BB_GAIN_TABLE_23__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define CAL_RXBB_GAIN_TBL_20__TYPE                                     uint32_t
#define CAL_RXBB_GAIN_TBL_20__READ                                  0xffffffffU
#define CAL_RXBB_GAIN_TBL_20__WRITE                                 0xffffffffU

#endif /* __CAL_RXBB_GAIN_TBL_20_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_20 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_20__NUM                      1

/* macros for BlueprintGlobalNameSpace::cal_rxbb_gain_tbl_24 */
#ifndef __CAL_RXBB_GAIN_TBL_24_MACRO__
#define __CAL_RXBB_GAIN_TBL_24_MACRO__

/* macros for field txcal_rx_bb_gain_table_24 */
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__SHIFT                0
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__WIDTH                8
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__MASK       0x000000ffU
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define CAL_RXBB_GAIN_TBL_24__TXCAL_RX_BB_GAIN_TABLE_24__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))
#define CAL_RXBB_GAIN_TBL_24__TYPE                                     uint32_t
#define CAL_RXBB_GAIN_TBL_24__READ                                  0x000000ffU
#define CAL_RXBB_GAIN_TBL_24__WRITE                                 0x000000ffU

#endif /* __CAL_RXBB_GAIN_TBL_24_MACRO__ */


/* macros for bb_sm_reg_map.BB_cal_rxbb_gain_tbl_24 */
#define INST_BB_SM_REG_MAP__BB_CAL_RXBB_GAIN_TBL_24__NUM                      1

/* macros for BlueprintGlobalNameSpace::txiqcal_status_b0 */
#ifndef __TXIQCAL_STATUS_B0_MACRO__
#define __TXIQCAL_STATUS_B0_MACRO__

/* macros for field txiqcal_failed_0 */
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__SHIFT                            0
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__WIDTH                            1
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__MASK                   0x00000001U
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TXIQCAL_STATUS_B0__TXIQCAL_FAILED_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field calibrated_gains_0 */
#define TXIQCAL_STATUS_B0__CALIBRATED_GAINS_0__SHIFT                          1
#define TXIQCAL_STATUS_B0__CALIBRATED_GAINS_0__WIDTH                          5
#define TXIQCAL_STATUS_B0__CALIBRATED_GAINS_0__MASK                 0x0000003eU
#define TXIQCAL_STATUS_B0__CALIBRATED_GAINS_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field tone_gain_used_0 */
#define TXIQCAL_STATUS_B0__TONE_GAIN_USED_0__SHIFT                            6
#define TXIQCAL_STATUS_B0__TONE_GAIN_USED_0__WIDTH                            6
#define TXIQCAL_STATUS_B0__TONE_GAIN_USED_0__MASK                   0x00000fc0U
#define TXIQCAL_STATUS_B0__TONE_GAIN_USED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)

/* macros for field rx_gain_used_0 */
#define TXIQCAL_STATUS_B0__RX_GAIN_USED_0__SHIFT                             12
#define TXIQCAL_STATUS_B0__RX_GAIN_USED_0__WIDTH                              6
#define TXIQCAL_STATUS_B0__RX_GAIN_USED_0__MASK                     0x0003f000U
#define TXIQCAL_STATUS_B0__RX_GAIN_USED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)

/* macros for field last_meas_addr_0 */
#define TXIQCAL_STATUS_B0__LAST_MEAS_ADDR_0__SHIFT                           18
#define TXIQCAL_STATUS_B0__LAST_MEAS_ADDR_0__WIDTH                            6
#define TXIQCAL_STATUS_B0__LAST_MEAS_ADDR_0__MASK                   0x00fc0000U
#define TXIQCAL_STATUS_B0__LAST_MEAS_ADDR_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define TXIQCAL_STATUS_B0__TYPE                                        uint32_t
#define TXIQCAL_STATUS_B0__READ                                     0x00ffffffU

#endif /* __TXIQCAL_STATUS_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_txiqcal_status_b0 */
#define INST_BB_SM_REG_MAP__BB_TXIQCAL_STATUS_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::rxiqcal_status_b0 */
#ifndef __RXIQCAL_STATUS_B0_MACRO__
#define __RXIQCAL_STATUS_B0_MACRO__

/* macros for field rxiqcal_failed_0 */
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__SHIFT                            0
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__WIDTH                            1
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__MASK                   0x00000001U
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RXIQCAL_STATUS_B0__RXIQCAL_FAILED_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field rxiqcal_calibrated_gains_0 */
#define RXIQCAL_STATUS_B0__RXIQCAL_CALIBRATED_GAINS_0__SHIFT                  1
#define RXIQCAL_STATUS_B0__RXIQCAL_CALIBRATED_GAINS_0__WIDTH                  5
#define RXIQCAL_STATUS_B0__RXIQCAL_CALIBRATED_GAINS_0__MASK         0x0000003eU
#define RXIQCAL_STATUS_B0__RXIQCAL_CALIBRATED_GAINS_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field rxiqcal_txgain_idx_used_0 */
#define RXIQCAL_STATUS_B0__RXIQCAL_TXGAIN_IDX_USED_0__SHIFT                   6
#define RXIQCAL_STATUS_B0__RXIQCAL_TXGAIN_IDX_USED_0__WIDTH                   5
#define RXIQCAL_STATUS_B0__RXIQCAL_TXGAIN_IDX_USED_0__MASK          0x000007c0U
#define RXIQCAL_STATUS_B0__RXIQCAL_TXGAIN_IDX_USED_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000007c0U) >> 6)

/* macros for field rxiqcal_last_meas_addr_0 */
#define RXIQCAL_STATUS_B0__RXIQCAL_LAST_MEAS_ADDR_0__SHIFT                   11
#define RXIQCAL_STATUS_B0__RXIQCAL_LAST_MEAS_ADDR_0__WIDTH                    6
#define RXIQCAL_STATUS_B0__RXIQCAL_LAST_MEAS_ADDR_0__MASK           0x0001f800U
#define RXIQCAL_STATUS_B0__RXIQCAL_LAST_MEAS_ADDR_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f800U) >> 11)
#define RXIQCAL_STATUS_B0__TYPE                                        uint32_t
#define RXIQCAL_STATUS_B0__READ                                     0x0001ffffU

#endif /* __RXIQCAL_STATUS_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_rxiqcal_status_b0 */
#define INST_BB_SM_REG_MAP__BB_RXIQCAL_STATUS_B0__NUM                         1

/* macros for BlueprintGlobalNameSpace::hsprd_train_cntl_0 */
#ifndef __HSPRD_TRAIN_CNTL_0_MACRO__
#define __HSPRD_TRAIN_CNTL_0_MACRO__

/* macros for field cf_cal_xpa */
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__SHIFT                                 4
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__WIDTH                                 1
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__MASK                        0x00000010U
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define HSPRD_TRAIN_CNTL_0__CF_CAL_XPA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)
#define HSPRD_TRAIN_CNTL_0__TYPE                                       uint32_t
#define HSPRD_TRAIN_CNTL_0__READ                                    0x00000010U
#define HSPRD_TRAIN_CNTL_0__WRITE                                   0x00000010U

#endif /* __HSPRD_TRAIN_CNTL_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_hsprd_train_cntl_0 */
#define INST_BB_SM_REG_MAP__BB_HSPRD_TRAIN_CNTL_0__NUM                        1

/* macros for BlueprintGlobalNameSpace::pefcal_cntl_0 */
#ifndef __PEFCAL_CNTL_0_MACRO__
#define __PEFCAL_CNTL_0_MACRO__

/* macros for field enable_pef_calibrate */
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__SHIFT                            0
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__WIDTH                            1
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__MASK                   0x00000001U
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PEFCAL_CNTL_0__ENABLE_PEF_CALIBRATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_pefcal_fmax */
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__SHIFT                                  1
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__WIDTH                                  7
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__MASK                         0x000000feU
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000feU) >> 1)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x000000feU)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000feU) | (((uint32_t)(src) <<\
                    1) & 0x000000feU)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMAX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x000000feU)))

/* macros for field cf_pefcal_fmin */
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__SHIFT                                  8
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__WIDTH                                  7
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__MASK                         0x00007f00U
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define PEFCAL_CNTL_0__CF_PEFCAL_FMIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))

/* macros for field cf_pefcal_f4agc2 */
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__SHIFT                               15
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__WIDTH                                7
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__MASK                       0x003f8000U
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003f8000U) >> 15)
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x003f8000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003f8000U) | (((uint32_t)(src) <<\
                    15) & 0x003f8000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_F4AGC2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x003f8000U)))

/* macros for field cf_pefcal_fstep */
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__SHIFT                                22
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__WIDTH                                 6
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__MASK                        0x0fc00000U
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0fc00000U) >> 22)
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x0fc00000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0fc00000U) | (((uint32_t)(src) <<\
                    22) & 0x0fc00000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_FSTEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x0fc00000U)))

/* macros for field cf_pefcal_mag_sel */
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__SHIFT                              28
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__WIDTH                               2
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__MASK                      0x30000000U
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x30000000U) >> 28)
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x30000000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x30000000U) | (((uint32_t)(src) <<\
                    28) & 0x30000000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_MAG_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x30000000U)))

/* macros for field cf_pefcal_lb_sel */
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__SHIFT                               30
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__WIDTH                                2
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__MASK                       0xc0000000U
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define PEFCAL_CNTL_0__CF_PEFCAL_LB_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define PEFCAL_CNTL_0__TYPE                                            uint32_t
#define PEFCAL_CNTL_0__READ                                         0xffffffffU
#define PEFCAL_CNTL_0__WRITE                                        0xffffffffU

#endif /* __PEFCAL_CNTL_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_pefcal_cntl_0 */
#define INST_BB_SM_REG_MAP__BB_PEFCAL_CNTL_0__NUM                             1

/* macros for BlueprintGlobalNameSpace::pefcal_cntl_1 */
#ifndef __PEFCAL_CNTL_1_MACRO__
#define __PEFCAL_CNTL_1_MACRO__

/* macros for field cf_pefcal_trxiqcl_corrected */
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__SHIFT                     0
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__WIDTH                     1
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__MASK            0x00000001U
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PEFCAL_CNTL_1__CF_PEFCAL_TRXIQCL_CORRECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_pefcal_timeout_enable */
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__SHIFT                        1
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__WIDTH                        1
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__MASK               0x00000002U
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cf_pefcal_chn_sel */
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__SHIFT                               2
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__WIDTH                               2
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__MASK                      0x0000000cU
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define PEFCAL_CNTL_1__CF_PEFCAL_CHN_SEL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field cf_pefcal_timeout */
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__SHIFT                               4
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__WIDTH                               8
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__MASK                      0x00000ff0U
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000ff0U) >> 4)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000ff0U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000ff0U) | (((uint32_t)(src) <<\
                    4) & 0x00000ff0U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TIMEOUT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000ff0U)))

/* macros for field cf_pefcal_txgain_idx */
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__SHIFT                           12
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__WIDTH                            5
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__MASK                   0x0001f000U
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define PEFCAL_CNTL_1__CF_PEFCAL_TXGAIN_IDX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field cf_pefcal_smart_preamble */
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__SHIFT                       17
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__WIDTH                        1
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__MASK               0x00020000U
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define PEFCAL_CNTL_1__CF_PEFCAL_SMART_PREAMBLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)
#define PEFCAL_CNTL_1__TYPE                                            uint32_t
#define PEFCAL_CNTL_1__READ                                         0x0003ffffU
#define PEFCAL_CNTL_1__WRITE                                        0x0003ffffU

#endif /* __PEFCAL_CNTL_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_pefcal_cntl_1 */
#define INST_BB_SM_REG_MAP__BB_PEFCAL_CNTL_1__NUM                             1

/* macros for BlueprintGlobalNameSpace::pefcal_cntl_2 */
#ifndef __PEFCAL_CNTL_2_MACRO__
#define __PEFCAL_CNTL_2_MACRO__

/* macros for field cf_pefcal_phase_sel */
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__SHIFT                             0
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__WIDTH                             1
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__MASK                    0x00000001U
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PEFCAL_CNTL_2__CF_PEFCAL_PHASE_SEL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_pefcal_is_waiting */
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__SHIFT                            1
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__WIDTH                            1
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__MASK                   0x00000002U
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PEFCAL_CNTL_2__CF_PEFCAL_IS_WAITING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cf_pefcal_preamble_time */
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__SHIFT                         2
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__WIDTH                        12
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__MASK                0x00003ffcU
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003ffcU) >> 2)
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00003ffcU)
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003ffcU) | (((uint32_t)(src) <<\
                    2) & 0x00003ffcU)
#define PEFCAL_CNTL_2__CF_PEFCAL_PREAMBLE_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00003ffcU)))

/* macros for field cf_pefcal_idle_time */
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__SHIFT                            14
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__WIDTH                             6
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__MASK                    0x000fc000U
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fc000U) >> 14)
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x000fc000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000fc000U) | (((uint32_t)(src) <<\
                    14) & 0x000fc000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_IDLE_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x000fc000U)))

/* macros for field cf_pefcal_settling_time */
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__SHIFT                        20
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__WIDTH                         6
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__MASK                0x03f00000U
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03f00000U) >> 20)
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x03f00000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03f00000U) | (((uint32_t)(src) <<\
                    20) & 0x03f00000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_SETTLING_TIME__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x03f00000U)))

/* macros for field cf_pefcal_corr_len */
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__SHIFT                             26
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__WIDTH                              3
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__MASK                     0x1c000000U
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x1c000000U) >> 26)
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0x1c000000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x1c000000U) | (((uint32_t)(src) <<\
                    26) & 0x1c000000U)
#define PEFCAL_CNTL_2__CF_PEFCAL_CORR_LEN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0x1c000000U)))
#define PEFCAL_CNTL_2__TYPE                                            uint32_t
#define PEFCAL_CNTL_2__READ                                         0x1fffffffU
#define PEFCAL_CNTL_2__WRITE                                        0x1fffffffU

#endif /* __PEFCAL_CNTL_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_pefcal_cntl_2 */
#define INST_BB_SM_REG_MAP__BB_PEFCAL_CNTL_2__NUM                             1

/* macros for BlueprintGlobalNameSpace::rxiqcal_control_0 */
#ifndef __RXIQCAL_CONTROL_0_MACRO__
#define __RXIQCAL_CONTROL_0_MACRO__

/* macros for field rxcal_loopback_mode */
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__SHIFT                         3
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__WIDTH                         1
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__MASK                0x00000008U
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define RXIQCAL_CONTROL_0__RXCAL_LOOPBACK_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field rxcal_min_rx_gain */
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__SHIFT                           4
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__WIDTH                           4
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__MASK                  0x000000f0U
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define RXIQCAL_CONTROL_0__RXCAL_MIN_RX_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field rxcal_max_rx_gain */
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__SHIFT                           8
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__WIDTH                           4
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__MASK                  0x00000f00U
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define RXIQCAL_CONTROL_0__RXCAL_MAX_RX_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field rxcal_tx_gain_min_db */
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__SHIFT                       12
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__WIDTH                        6
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__MASK               0x0003f000U
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0003f000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003f000U) | (((uint32_t)(src) <<\
                    12) & 0x0003f000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MIN_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0003f000U)))

/* macros for field rxcal_tx_gain_max_db */
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__SHIFT                       18
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__WIDTH                        6
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__MASK               0x00fc0000U
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x00fc0000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x00fc0000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_MAX_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x00fc0000U)))

/* macros for field rxcal_tx_gain_init_db */
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__SHIFT                      24
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__WIDTH                       6
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__MASK              0x3f000000U
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3f000000U) >> 24)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x3f000000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3f000000U) | (((uint32_t)(src) <<\
                    24) & 0x3f000000U)
#define RXIQCAL_CONTROL_0__RXCAL_TX_GAIN_INIT_DB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x3f000000U)))

/* macros for field enable_rxiq_calibrate */
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__SHIFT                      31
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__WIDTH                       1
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__MASK              0x80000000U
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define RXIQCAL_CONTROL_0__ENABLE_RXIQ_CALIBRATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define RXIQCAL_CONTROL_0__TYPE                                        uint32_t
#define RXIQCAL_CONTROL_0__READ                                     0xbffffff8U
#define RXIQCAL_CONTROL_0__WRITE                                    0xbffffff8U

#endif /* __RXIQCAL_CONTROL_0_MACRO__ */


/* macros for bb_sm_reg_map.BB_rxiqcal_control_0 */
#define INST_BB_SM_REG_MAP__BB_RXIQCAL_CONTROL_0__NUM                         1

/* macros for BlueprintGlobalNameSpace::dbg_mask_agc */
#ifndef __DBG_MASK_AGC_MACRO__
#define __DBG_MASK_AGC_MACRO__

/* macros for field dbg_mask_agc */
#define DBG_MASK_AGC__DBG_MASK_AGC__SHIFT                                     0
#define DBG_MASK_AGC__DBG_MASK_AGC__WIDTH                                    24
#define DBG_MASK_AGC__DBG_MASK_AGC__MASK                            0x00ffffffU
#define DBG_MASK_AGC__DBG_MASK_AGC__READ(src)     (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_AGC__DBG_MASK_AGC__WRITE(src)  ((uint32_t)(src) & 0x00ffffffU)
#define DBG_MASK_AGC__DBG_MASK_AGC__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_AGC__DBG_MASK_AGC__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))

/* macros for field dbg_bus_agc_sel_A */
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__SHIFT                               24
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__WIDTH                                3
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__MASK                       0x07000000U
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))

/* macros for field dbg_bus_agc_sel_B */
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__SHIFT                               28
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__WIDTH                                3
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__MASK                       0x70000000U
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x70000000U) >> 28)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x70000000U)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x70000000U) | (((uint32_t)(src) <<\
                    28) & 0x70000000U)
#define DBG_MASK_AGC__DBG_BUS_AGC_SEL_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x70000000U)))

/* macros for field debug_mux_ena */
#define DBG_MASK_AGC__DEBUG_MUX_ENA__SHIFT                                   31
#define DBG_MASK_AGC__DEBUG_MUX_ENA__WIDTH                                    1
#define DBG_MASK_AGC__DEBUG_MUX_ENA__MASK                           0x80000000U
#define DBG_MASK_AGC__DEBUG_MUX_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define DBG_MASK_AGC__DEBUG_MUX_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define DBG_MASK_AGC__DEBUG_MUX_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define DBG_MASK_AGC__DEBUG_MUX_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define DBG_MASK_AGC__DEBUG_MUX_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define DBG_MASK_AGC__DEBUG_MUX_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define DBG_MASK_AGC__TYPE                                             uint32_t
#define DBG_MASK_AGC__READ                                          0xf7ffffffU
#define DBG_MASK_AGC__WRITE                                         0xf7ffffffU

#endif /* __DBG_MASK_AGC_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_agc */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_AGC__NUM                              1

/* macros for BlueprintGlobalNameSpace::dbg_mask_rxsm */
#ifndef __DBG_MASK_RXSM_MACRO__
#define __DBG_MASK_RXSM_MACRO__

/* macros for field dbg_mask_rxsm */
#define DBG_MASK_RXSM__DBG_MASK_RXSM__SHIFT                                   0
#define DBG_MASK_RXSM__DBG_MASK_RXSM__WIDTH                                  24
#define DBG_MASK_RXSM__DBG_MASK_RXSM__MASK                          0x00ffffffU
#define DBG_MASK_RXSM__DBG_MASK_RXSM__READ(src)   (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_RXSM__DBG_MASK_RXSM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00ffffffU)
#define DBG_MASK_RXSM__DBG_MASK_RXSM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_RXSM__DBG_MASK_RXSM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))

/* macros for field dbg_bus_rxsm_sel_A */
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__SHIFT                             24
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__WIDTH                              3
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__MASK                     0x07000000U
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))

/* macros for field dbg_bus_rxsm_sel_B */
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__SHIFT                             28
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__WIDTH                              3
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__MASK                     0x70000000U
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x70000000U) >> 28)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x70000000U)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x70000000U) | (((uint32_t)(src) <<\
                    28) & 0x70000000U)
#define DBG_MASK_RXSM__DBG_BUS_RXSM_SEL_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x70000000U)))
#define DBG_MASK_RXSM__TYPE                                            uint32_t
#define DBG_MASK_RXSM__READ                                         0x77ffffffU
#define DBG_MASK_RXSM__WRITE                                        0x77ffffffU

#endif /* __DBG_MASK_RXSM_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_txsm */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_TXSM__NUM                             1

/* macros for BlueprintGlobalNameSpace::dbg_mask_txsm */
#ifndef __DBG_MASK_TXSM_MACRO__
#define __DBG_MASK_TXSM_MACRO__

/* macros for field dbg_mask_txsm */
#define DBG_MASK_TXSM__DBG_MASK_TXSM__SHIFT                                   0
#define DBG_MASK_TXSM__DBG_MASK_TXSM__WIDTH                                  24
#define DBG_MASK_TXSM__DBG_MASK_TXSM__MASK                          0x00ffffffU
#define DBG_MASK_TXSM__DBG_MASK_TXSM__READ(src)   (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_TXSM__DBG_MASK_TXSM__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00ffffffU)
#define DBG_MASK_TXSM__DBG_MASK_TXSM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_TXSM__DBG_MASK_TXSM__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))
#define DBG_MASK_TXSM__TYPE                                            uint32_t
#define DBG_MASK_TXSM__READ                                         0x00ffffffU
#define DBG_MASK_TXSM__WRITE                                        0x00ffffffU

#endif /* __DBG_MASK_TXSM_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_rxsm */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_RXSM__NUM                             1

/* macros for BlueprintGlobalNameSpace::dbg_mask_tctl */
#ifndef __DBG_MASK_TCTL_MACRO__
#define __DBG_MASK_TCTL_MACRO__

/* macros for field dbg_mask_tctl */
#define DBG_MASK_TCTL__DBG_MASK_TCTL__SHIFT                                   0
#define DBG_MASK_TCTL__DBG_MASK_TCTL__WIDTH                                  24
#define DBG_MASK_TCTL__DBG_MASK_TCTL__MASK                          0x00ffffffU
#define DBG_MASK_TCTL__DBG_MASK_TCTL__READ(src)   (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_TCTL__DBG_MASK_TCTL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00ffffffU)
#define DBG_MASK_TCTL__DBG_MASK_TCTL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_TCTL__DBG_MASK_TCTL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))
#define DBG_MASK_TCTL__TYPE                                            uint32_t
#define DBG_MASK_TCTL__READ                                         0x00ffffffU
#define DBG_MASK_TCTL__WRITE                                        0x00ffffffU

#endif /* __DBG_MASK_TCTL_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_tctl */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_TCTL__NUM                             1

/* macros for BlueprintGlobalNameSpace::dbg_mask_vit */
#ifndef __DBG_MASK_VIT_MACRO__
#define __DBG_MASK_VIT_MACRO__

/* macros for field dbg_mask_vit */
#define DBG_MASK_VIT__DBG_MASK_VIT__SHIFT                                     0
#define DBG_MASK_VIT__DBG_MASK_VIT__WIDTH                                    24
#define DBG_MASK_VIT__DBG_MASK_VIT__MASK                            0x00ffffffU
#define DBG_MASK_VIT__DBG_MASK_VIT__READ(src)     (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_VIT__DBG_MASK_VIT__WRITE(src)  ((uint32_t)(src) & 0x00ffffffU)
#define DBG_MASK_VIT__DBG_MASK_VIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_VIT__DBG_MASK_VIT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))
#define DBG_MASK_VIT__TYPE                                             uint32_t
#define DBG_MASK_VIT__READ                                          0x00ffffffU
#define DBG_MASK_VIT__WRITE                                         0x00ffffffU

#endif /* __DBG_MASK_VIT_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_vit */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_VIT__NUM                              1

/* macros for BlueprintGlobalNameSpace::dbg_mask_dfs */
#ifndef __DBG_MASK_DFS_MACRO__
#define __DBG_MASK_DFS_MACRO__

/* macros for field dbg_mask_dfs */
#define DBG_MASK_DFS__DBG_MASK_DFS__SHIFT                                     0
#define DBG_MASK_DFS__DBG_MASK_DFS__WIDTH                                    24
#define DBG_MASK_DFS__DBG_MASK_DFS__MASK                            0x00ffffffU
#define DBG_MASK_DFS__DBG_MASK_DFS__READ(src)     (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_DFS__DBG_MASK_DFS__WRITE(src)  ((uint32_t)(src) & 0x00ffffffU)
#define DBG_MASK_DFS__DBG_MASK_DFS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_DFS__DBG_MASK_DFS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))

/* macros for field dbg_bus_dfs_sel_A */
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__SHIFT                               24
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__WIDTH                                3
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__MASK                       0x07000000U
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_A__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))

/* macros for field dbg_bus_dfs_sel_B */
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__SHIFT                               28
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__WIDTH                                3
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__MASK                       0x70000000U
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__READ(src) \
                    (((uint32_t)(src)\
                    & 0x70000000U) >> 28)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0x70000000U)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x70000000U) | (((uint32_t)(src) <<\
                    28) & 0x70000000U)
#define DBG_MASK_DFS__DBG_BUS_DFS_SEL_B__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0x70000000U)))
#define DBG_MASK_DFS__TYPE                                             uint32_t
#define DBG_MASK_DFS__READ                                          0x77ffffffU
#define DBG_MASK_DFS__WRITE                                         0x77ffffffU

#endif /* __DBG_MASK_DFS_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_dfs */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_DFS__NUM                              1

/* macros for BlueprintGlobalNameSpace::dbg_mask_cal */
#ifndef __DBG_MASK_CAL_MACRO__
#define __DBG_MASK_CAL_MACRO__

/* macros for field dbg_mask_cal */
#define DBG_MASK_CAL__DBG_MASK_CAL__SHIFT                                     0
#define DBG_MASK_CAL__DBG_MASK_CAL__WIDTH                                    24
#define DBG_MASK_CAL__DBG_MASK_CAL__MASK                            0x00ffffffU
#define DBG_MASK_CAL__DBG_MASK_CAL__READ(src)     (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_CAL__DBG_MASK_CAL__WRITE(src)  ((uint32_t)(src) & 0x00ffffffU)
#define DBG_MASK_CAL__DBG_MASK_CAL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_CAL__DBG_MASK_CAL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))
#define DBG_MASK_CAL__TYPE                                             uint32_t
#define DBG_MASK_CAL__READ                                          0x00ffffffU
#define DBG_MASK_CAL__WRITE                                         0x00ffffffU

#endif /* __DBG_MASK_CAL_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_cal */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_CAL__NUM                              1

/* macros for BlueprintGlobalNameSpace::dbg_mask_svd */
#ifndef __DBG_MASK_SVD_MACRO__
#define __DBG_MASK_SVD_MACRO__

/* macros for field dbg_mask_svd */
#define DBG_MASK_SVD__DBG_MASK_SVD__SHIFT                                     0
#define DBG_MASK_SVD__DBG_MASK_SVD__WIDTH                                    24
#define DBG_MASK_SVD__DBG_MASK_SVD__MASK                            0x00ffffffU
#define DBG_MASK_SVD__DBG_MASK_SVD__READ(src)     (uint32_t)(src) & 0x00ffffffU
#define DBG_MASK_SVD__DBG_MASK_SVD__WRITE(src)  ((uint32_t)(src) & 0x00ffffffU)
#define DBG_MASK_SVD__DBG_MASK_SVD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ffffffU) | ((uint32_t)(src) &\
                    0x00ffffffU)
#define DBG_MASK_SVD__DBG_MASK_SVD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00ffffffU)))
#define DBG_MASK_SVD__TYPE                                             uint32_t
#define DBG_MASK_SVD__READ                                          0x00ffffffU
#define DBG_MASK_SVD__WRITE                                         0x00ffffffU

#endif /* __DBG_MASK_SVD_MACRO__ */


/* macros for bb_sm_reg_map.BB_dbg_mask_svd */
#define INST_BB_SM_REG_MAP__BB_DBG_MASK_SVD__NUM                              1

/* macros for BlueprintGlobalNameSpace::watchdog_status */
#ifndef __WATCHDOG_STATUS_MACRO__
#define __WATCHDOG_STATUS_MACRO__

/* macros for field watchdog_status_1 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__SHIFT                             0
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__WIDTH                             3
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__MASK                    0x00000007U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field watchdog_timeout */
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__SHIFT                              3
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__WIDTH                              1
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__MASK                     0x00000008U
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define WATCHDOG_STATUS__WATCHDOG_TIMEOUT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field watchdog_status_2 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__SHIFT                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__MASK                    0x000000f0U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field watchdog_status_3 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__SHIFT                             8
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__MASK                    0x00000f00U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field watchdog_status_4 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__SHIFT                            12
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__MASK                    0x0000f000U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_4__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field watchdog_status_5 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__SHIFT                            16
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__MASK                    0x000f0000U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f0000U) >> 16)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x000f0000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000f0000U) | (((uint32_t)(src) <<\
                    16) & 0x000f0000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_5__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x000f0000U)))

/* macros for field watchdog_status_6 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__SHIFT                            20
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__MASK                    0x00f00000U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00f00000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00f00000U) | (((uint32_t)(src) <<\
                    20) & 0x00f00000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_6__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00f00000U)))

/* macros for field watchdog_status_7 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__SHIFT                            24
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__MASK                    0x0f000000U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0f000000U) >> 24)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x0f000000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0f000000U) | (((uint32_t)(src) <<\
                    24) & 0x0f000000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_7__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x0f000000U)))

/* macros for field watchdog_status_8 */
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__SHIFT                            28
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__WIDTH                             4
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__MASK                    0xf0000000U
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf0000000U) >> 28)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__WRITE(src) \
                    (((uint32_t)(src)\
                    << 28) & 0xf0000000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf0000000U) | (((uint32_t)(src) <<\
                    28) & 0xf0000000U)
#define WATCHDOG_STATUS__WATCHDOG_STATUS_8__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 28) & ~0xf0000000U)))
#define WATCHDOG_STATUS__TYPE                                          uint32_t
#define WATCHDOG_STATUS__READ                                       0xffffffffU
#define WATCHDOG_STATUS__WRITE                                      0xffffffffU

#endif /* __WATCHDOG_STATUS_MACRO__ */


/* macros for bb_sm_reg_map.BB_watchdog_status */
#define INST_BB_SM_REG_MAP__BB_WATCHDOG_STATUS__NUM                           1

/* macros for BlueprintGlobalNameSpace::watchdog_ctrl_1 */
#ifndef __WATCHDOG_CTRL_1_MACRO__
#define __WATCHDOG_CTRL_1_MACRO__

/* macros for field enable_watchdog_timeout_reset_non_idle */
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__SHIFT        0
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__WIDTH        1
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__MASK \
                    0x00000001U
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field enable_watchdog_timeout_reset_idle */
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__SHIFT            1
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__WIDTH            1
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__MASK   0x00000002U
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define WATCHDOG_CTRL_1__ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field watchdog_timeout_reset_non_idle_limit */
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__SHIFT         2
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__WIDTH        14
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__MASK \
                    0x0000fffcU
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fffcU) >> 2)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000fffcU)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fffcU) | (((uint32_t)(src) <<\
                    2) & 0x0000fffcU)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000fffcU)))

/* macros for field watchdog_timeout_reset_idle_limit */
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__SHIFT            16
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__WIDTH            16
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__MASK    0xffff0000U
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define WATCHDOG_CTRL_1__WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define WATCHDOG_CTRL_1__TYPE                                          uint32_t
#define WATCHDOG_CTRL_1__READ                                       0xffffffffU
#define WATCHDOG_CTRL_1__WRITE                                      0xffffffffU

#endif /* __WATCHDOG_CTRL_1_MACRO__ */


/* macros for bb_sm_reg_map.BB_watchdog_ctrl_1 */
#define INST_BB_SM_REG_MAP__BB_WATCHDOG_CTRL_1__NUM                           1

/* macros for BlueprintGlobalNameSpace::watchdog_ctrl_2 */
#ifndef __WATCHDOG_CTRL_2_MACRO__
#define __WATCHDOG_CTRL_2_MACRO__

/* macros for field force_fast_adc_clk */
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__SHIFT                            0
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__WIDTH                            1
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__MASK                   0x00000001U
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define WATCHDOG_CTRL_2__FORCE_FAST_ADC_CLK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field watchdog_timeout_reset_ena */
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__SHIFT                    1
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__WIDTH                    1
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__MASK           0x00000002U
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define WATCHDOG_CTRL_2__WATCHDOG_TIMEOUT_RESET_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field watchdog_irq_ena */
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__SHIFT                              2
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__WIDTH                              1
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__MASK                     0x00000004U
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define WATCHDOG_CTRL_2__WATCHDOG_IRQ_ENA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field sw_abort_active */
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__SHIFT                               3
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__WIDTH                               1
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__MASK                      0x00000008U
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define WATCHDOG_CTRL_2__SW_ABORT_ACTIVE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field enable_watchdog_radar */
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__SHIFT                         8
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__WIDTH                         1
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__MASK                0x00000100U
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field enable_watchdog_sscan */
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__SHIFT                         9
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__WIDTH                         1
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__MASK                0x00000200U
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_SSCAN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field enable_watchdog_radar_arb */
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__SHIFT                    10
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__WIDTH                     1
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__MASK            0x00000400U
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define WATCHDOG_CTRL_2__ENABLE_WATCHDOG_RADAR_ARB__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)
#define WATCHDOG_CTRL_2__TYPE                                          uint32_t
#define WATCHDOG_CTRL_2__READ                                       0x0000070fU
#define WATCHDOG_CTRL_2__WRITE                                      0x0000070fU

#endif /* __WATCHDOG_CTRL_2_MACRO__ */


/* macros for bb_sm_reg_map.BB_watchdog_ctrl_2 */
#define INST_BB_SM_REG_MAP__BB_WATCHDOG_CTRL_2__NUM                           1

/* macros for BlueprintGlobalNameSpace::bluetooth_cntl */
#ifndef __BLUETOOTH_CNTL_MACRO__
#define __BLUETOOTH_CNTL_MACRO__

/* macros for field bt_break_cck_en */
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__SHIFT                                0
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__WIDTH                                1
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__MASK                       0x00000001U
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define BLUETOOTH_CNTL__BT_BREAK_CCK_EN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field bt_ant_halt_wlan */
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__SHIFT                               1
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__WIDTH                               1
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__MASK                      0x00000002U
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define BLUETOOTH_CNTL__BT_ANT_HALT_WLAN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)
#define BLUETOOTH_CNTL__TYPE                                           uint32_t
#define BLUETOOTH_CNTL__READ                                        0x00000003U
#define BLUETOOTH_CNTL__WRITE                                       0x00000003U

#endif /* __BLUETOOTH_CNTL_MACRO__ */


/* macros for bb_sm_reg_map.BB_bluetooth_cntl */
#define INST_BB_SM_REG_MAP__BB_BLUETOOTH_CNTL__NUM                            1

/* macros for BlueprintGlobalNameSpace::phyonly_control */
#ifndef __PHYONLY_CONTROL_MACRO__
#define __PHYONLY_CONTROL_MACRO__

/* macros for field rx_drain_rate */
#define PHYONLY_CONTROL__RX_DRAIN_RATE__SHIFT                                 0
#define PHYONLY_CONTROL__RX_DRAIN_RATE__WIDTH                                 1
#define PHYONLY_CONTROL__RX_DRAIN_RATE__MASK                        0x00000001U
#define PHYONLY_CONTROL__RX_DRAIN_RATE__READ(src) (uint32_t)(src) & 0x00000001U
#define PHYONLY_CONTROL__RX_DRAIN_RATE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PHYONLY_CONTROL__RX_DRAIN_RATE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PHYONLY_CONTROL__RX_DRAIN_RATE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PHYONLY_CONTROL__RX_DRAIN_RATE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PHYONLY_CONTROL__RX_DRAIN_RATE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field late_tx_signal_symbol */
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__SHIFT                         1
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__WIDTH                         1
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__MASK                0x00000002U
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PHYONLY_CONTROL__LATE_TX_SIGNAL_SYMBOL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field generate_scrambler */
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__SHIFT                            2
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__WIDTH                            1
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__MASK                   0x00000004U
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define PHYONLY_CONTROL__GENERATE_SCRAMBLER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field tx_antenna_select */
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__SHIFT                             3
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__WIDTH                             1
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__MASK                    0x00000008U
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define PHYONLY_CONTROL__TX_ANTENNA_SELECT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field static_tx_antenna */
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__SHIFT                             4
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__WIDTH                             1
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__MASK                    0x00000010U
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define PHYONLY_CONTROL__STATIC_TX_ANTENNA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field rx_antenna_select */
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__SHIFT                             5
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__WIDTH                             1
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__MASK                    0x00000020U
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define PHYONLY_CONTROL__RX_ANTENNA_SELECT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field static_rx_antenna */
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__SHIFT                             6
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__WIDTH                             1
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__MASK                    0x00000040U
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define PHYONLY_CONTROL__STATIC_RX_ANTENNA__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field en_low_freq_sleep */
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__SHIFT                             7
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__WIDTH                             1
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__MASK                    0x00000080U
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define PHYONLY_CONTROL__EN_LOW_FREQ_SLEEP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)
#define PHYONLY_CONTROL__TYPE                                          uint32_t
#define PHYONLY_CONTROL__READ                                       0x000000ffU
#define PHYONLY_CONTROL__WRITE                                      0x000000ffU

#endif /* __PHYONLY_CONTROL_MACRO__ */


/* macros for bb_sm_reg_map.BB_phyonly_control */
#define INST_BB_SM_REG_MAP__BB_PHYONLY_CONTROL__NUM                           1

/* macros for BlueprintGlobalNameSpace::eco_ctrl */
#ifndef __ECO_CTRL_MACRO__
#define __ECO_CTRL_MACRO__

/* macros for field eco_ctrl */
#define ECO_CTRL__ECO_CTRL__SHIFT                                             0
#define ECO_CTRL__ECO_CTRL__WIDTH                                            32
#define ECO_CTRL__ECO_CTRL__MASK                                    0xffffffffU
#define ECO_CTRL__ECO_CTRL__READ(src)             (uint32_t)(src) & 0xffffffffU
#define ECO_CTRL__ECO_CTRL__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define ECO_CTRL__ECO_CTRL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define ECO_CTRL__ECO_CTRL__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define ECO_CTRL__TYPE                                                 uint32_t
#define ECO_CTRL__READ                                              0xffffffffU
#define ECO_CTRL__WRITE                                             0xffffffffU

#endif /* __ECO_CTRL_MACRO__ */


/* macros for bb_sm_reg_map.BB_eco_ctrl */
#define INST_BB_SM_REG_MAP__BB_ECO_CTRL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::watchdog_status_B */
#ifndef __WATCHDOG_STATUS_B_MACRO__
#define __WATCHDOG_STATUS_B_MACRO__

/* macros for field watchdog_status_B_hang_flags */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__SHIFT                0
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__WIDTH                4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__MASK       0x0000000fU
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000000fU
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000000fU)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000fU) | ((uint32_t)(src) &\
                    0x0000000fU)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_HANG_FLAGS__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000000fU)))

/* macros for field watchdog_status_B_radar_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__SHIFT                  4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__WIDTH                  4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__MASK         0x000000f0U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f0U) >> 4)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x000000f0U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f0U) | (((uint32_t)(src) <<\
                    4) & 0x000000f0U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RADAR_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x000000f0U)))

/* macros for field watchdog_status_B_sscan_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__SHIFT                  8
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__WIDTH                  4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__MASK         0x00000f00U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000f00U) >> 8)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000f00U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000f00U) | (((uint32_t)(src) <<\
                    8) & 0x00000f00U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SSCAN_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000f00U)))

/* macros for field watchdog_status_B_srchfft_sem_lock */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__SHIFT         12
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__WIDTH          4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__MASK 0x0000f000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field watchdog_status_B_srchfft_in_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__SHIFT            16
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__WIDTH             2
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__MASK    0x00030000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00030000U) >> 16)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00030000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00030000U) | (((uint32_t)(src) <<\
                    16) & 0x00030000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_IN_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00030000U)))

/* macros for field watchdog_status_B_srchfft_out_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__SHIFT           18
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__WIDTH            2
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__MASK   0x000c0000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000c0000U) >> 18)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x000c0000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000c0000U) | (((uint32_t)(src) <<\
                    18) & 0x000c0000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_OUT_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x000c0000U)))

/* macros for field watchdog_status_B_srchfft_bw_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__SHIFT            20
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__WIDTH             4
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__MASK    0x00f00000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00f00000U) >> 20)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x00f00000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00f00000U) | (((uint32_t)(src) <<\
                    20) & 0x00f00000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_BW_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x00f00000U)))

/* macros for field watchdog_status_B_srchfft_pwr_sm */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__SHIFT           24
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__WIDTH            2
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__MASK   0x03000000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__READ(src) \
                    (((uint32_t)(src)\
                    & 0x03000000U) >> 24)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x03000000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x03000000U) | (((uint32_t)(src) <<\
                    24) & 0x03000000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_SRCHFFT_PWR_SM__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x03000000U)))

/* macros for field watchdog_status_B_reserved */
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__SHIFT                 26
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__WIDTH                  6
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__MASK         0xfc000000U
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfc000000U) >> 26)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 26) & 0xfc000000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfc000000U) | (((uint32_t)(src) <<\
                    26) & 0xfc000000U)
#define WATCHDOG_STATUS_B__WATCHDOG_STATUS_B_RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 26) & ~0xfc000000U)))
#define WATCHDOG_STATUS_B__TYPE                                        uint32_t
#define WATCHDOG_STATUS_B__READ                                     0xffffffffU
#define WATCHDOG_STATUS_B__WRITE                                    0xffffffffU

#endif /* __WATCHDOG_STATUS_B_MACRO__ */


/* macros for bb_sm_reg_map.BB_watchdog_status_B */
#define INST_BB_SM_REG_MAP__BB_WATCHDOG_STATUS_B__NUM                         1

/* macros for BlueprintGlobalNameSpace::tables_intf_addr_b0 */
#ifndef __TABLES_INTF_ADDR_B0_MACRO__
#define __TABLES_INTF_ADDR_B0_MACRO__

/* macros for field tables_addr_0 */
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__SHIFT                             2
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__WIDTH                            16
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__MASK                    0x0003fffcU
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fffcU) >> 2)
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0003fffcU)
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fffcU) | (((uint32_t)(src) <<\
                    2) & 0x0003fffcU)
#define TABLES_INTF_ADDR_B0__TABLES_ADDR_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0003fffcU)))

/* macros for field addr_auto_incr_0 */
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__SHIFT                         31
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__WIDTH                          1
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__MASK                 0x80000000U
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TABLES_INTF_ADDR_B0__ADDR_AUTO_INCR_0__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TABLES_INTF_ADDR_B0__TYPE                                      uint32_t
#define TABLES_INTF_ADDR_B0__READ                                   0x8003fffcU
#define TABLES_INTF_ADDR_B0__WRITE                                  0x8003fffcU

#endif /* __TABLES_INTF_ADDR_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tables_intf_addr_b0 */
#define INST_BB_SM_REG_MAP__BB_TABLES_INTF_ADDR_B0__NUM                       1

/* macros for BlueprintGlobalNameSpace::tables_intf_data_b0 */
#ifndef __TABLES_INTF_DATA_B0_MACRO__
#define __TABLES_INTF_DATA_B0_MACRO__

/* macros for field tables_data_0 */
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__SHIFT                             0
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__WIDTH                            32
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__MASK                    0xffffffffU
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define TABLES_INTF_DATA_B0__TABLES_DATA_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define TABLES_INTF_DATA_B0__TYPE                                      uint32_t
#define TABLES_INTF_DATA_B0__READ                                   0xffffffffU
#define TABLES_INTF_DATA_B0__WRITE                                  0xffffffffU

#endif /* __TABLES_INTF_DATA_B0_MACRO__ */


/* macros for bb_sm_reg_map.BB_tables_intf_data_b0 */
#define INST_BB_SM_REG_MAP__BB_TABLES_INTF_DATA_B0__NUM                       1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw20_b1 */
#ifndef __PRE_EMPHASIS_BW20_B1_MACRO__
#define __PRE_EMPHASIS_BW20_B1_MACRO__

/* macros for field pre_emp_db_pos_bw20_1 */
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__SHIFT                    0
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__WIDTH                   15
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__MASK           0x00007fffU
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_POS_BW20_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw20_1 */
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__SHIFT                   15
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__WIDTH                   15
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW20_B1__PRE_EMP_DB_NEG_BW20_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW20_B1__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW20_B1__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW20_B1__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW20_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_pre_emphasis_bw20_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PRE_EMPHASIS_BW20_B1__NUM                    1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw40_b1 */
#ifndef __PRE_EMPHASIS_BW40_B1_MACRO__
#define __PRE_EMPHASIS_BW40_B1_MACRO__

/* macros for field pre_emp_db_pos_bw40_1 */
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__SHIFT                    0
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__WIDTH                   15
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__MASK           0x00007fffU
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_POS_BW40_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw40_1 */
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__SHIFT                   15
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__WIDTH                   15
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW40_B1__PRE_EMP_DB_NEG_BW40_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW40_B1__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW40_B1__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW40_B1__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW40_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_pre_emphasis_bw40_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PRE_EMPHASIS_BW40_B1__NUM                    1

/* macros for BlueprintGlobalNameSpace::pre_emphasis_bw80_b1 */
#ifndef __PRE_EMPHASIS_BW80_B1_MACRO__
#define __PRE_EMPHASIS_BW80_B1_MACRO__

/* macros for field pre_emp_db_pos_bw80_1 */
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__SHIFT                    0
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__WIDTH                   15
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__MASK           0x00007fffU
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00007fffU
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00007fffU)
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007fffU) | ((uint32_t)(src) &\
                    0x00007fffU)
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_POS_BW80_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00007fffU)))

/* macros for field pre_emp_db_neg_bw80_1 */
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__SHIFT                   15
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__WIDTH                   15
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__MASK           0x3fff8000U
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fff8000U) >> 15)
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fff8000U) | (((uint32_t)(src) <<\
                    15) & 0x3fff8000U)
#define PRE_EMPHASIS_BW80_B1__PRE_EMP_DB_NEG_BW80_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 15) & ~0x3fff8000U)))
#define PRE_EMPHASIS_BW80_B1__TYPE                                     uint32_t
#define PRE_EMPHASIS_BW80_B1__READ                                  0x3fffffffU
#define PRE_EMPHASIS_BW80_B1__WRITE                                 0x3fffffffU

#endif /* __PRE_EMPHASIS_BW80_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_pre_emphasis_bw80_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PRE_EMPHASIS_BW80_B1__NUM                    1

/* macros for BlueprintGlobalNameSpace::chn1_tables_intf_addr */
#ifndef __CHN1_TABLES_INTF_ADDR_MACRO__
#define __CHN1_TABLES_INTF_ADDR_MACRO__

/* macros for field chn1_tables_addr */
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__SHIFT                        2
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__WIDTH                       16
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__MASK               0x0003fffcU
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fffcU) >> 2)
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0003fffcU)
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fffcU) | (((uint32_t)(src) <<\
                    2) & 0x0003fffcU)
#define CHN1_TABLES_INTF_ADDR__CHN1_TABLES_ADDR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0003fffcU)))

/* macros for field chn1_addr_auto_incr */
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__SHIFT                    31
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__WIDTH                     1
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__MASK            0x80000000U
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define CHN1_TABLES_INTF_ADDR__CHN1_ADDR_AUTO_INCR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define CHN1_TABLES_INTF_ADDR__TYPE                                    uint32_t
#define CHN1_TABLES_INTF_ADDR__READ                                 0x8003fffcU
#define CHN1_TABLES_INTF_ADDR__WRITE                                0x8003fffcU

#endif /* __CHN1_TABLES_INTF_ADDR_MACRO__ */


/* macros for bb_chn1_reg_map.BB_chn1_tables_intf_addr */
#define INST_BB_CHN1_REG_MAP__BB_CHN1_TABLES_INTF_ADDR__NUM                   1

/* macros for BlueprintGlobalNameSpace::chn1_tables_intf_data */
#ifndef __CHN1_TABLES_INTF_DATA_MACRO__
#define __CHN1_TABLES_INTF_DATA_MACRO__

/* macros for field chn1_tables_data */
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__SHIFT                        0
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__WIDTH                       32
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__MASK               0xffffffffU
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CHN1_TABLES_INTF_DATA__CHN1_TABLES_DATA__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define CHN1_TABLES_INTF_DATA__TYPE                                    uint32_t
#define CHN1_TABLES_INTF_DATA__READ                                 0xffffffffU
#define CHN1_TABLES_INTF_DATA__WRITE                                0xffffffffU

#endif /* __CHN1_TABLES_INTF_DATA_MACRO__ */


/* macros for bb_chn1_reg_map.BB_chn1_tables_intf_data */
#define INST_BB_CHN1_REG_MAP__BB_CHN1_TABLES_INTF_DATA__NUM                   1

/* macros for BlueprintGlobalNameSpace::spur_report_b1 */
#ifndef __SPUR_REPORT_B1_MACRO__
#define __SPUR_REPORT_B1_MACRO__

/* macros for field spur_est_i_1 */
#define SPUR_REPORT_B1__SPUR_EST_I_1__SHIFT                                   0
#define SPUR_REPORT_B1__SPUR_EST_I_1__WIDTH                                   8
#define SPUR_REPORT_B1__SPUR_EST_I_1__MASK                          0x000000ffU
#define SPUR_REPORT_B1__SPUR_EST_I_1__READ(src)   (uint32_t)(src) & 0x000000ffU

/* macros for field spur_est_q_1 */
#define SPUR_REPORT_B1__SPUR_EST_Q_1__SHIFT                                   8
#define SPUR_REPORT_B1__SPUR_EST_Q_1__WIDTH                                   8
#define SPUR_REPORT_B1__SPUR_EST_Q_1__MASK                          0x0000ff00U
#define SPUR_REPORT_B1__SPUR_EST_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field power_with_spur_removed_1 */
#define SPUR_REPORT_B1__POWER_WITH_SPUR_REMOVED_1__SHIFT                     16
#define SPUR_REPORT_B1__POWER_WITH_SPUR_REMOVED_1__WIDTH                     16
#define SPUR_REPORT_B1__POWER_WITH_SPUR_REMOVED_1__MASK             0xffff0000U
#define SPUR_REPORT_B1__POWER_WITH_SPUR_REMOVED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define SPUR_REPORT_B1__TYPE                                           uint32_t
#define SPUR_REPORT_B1__READ                                        0xffffffffU

#endif /* __SPUR_REPORT_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_spur_report_b1 */
#define INST_BB_CHN1_REG_MAP__BB_SPUR_REPORT_B1__NUM                          1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_0_b1 */
#ifndef __IQ_ADC_MEAS_0_B1_MACRO__
#define __IQ_ADC_MEAS_0_B1_MACRO__

/* macros for field gain_dc_iq_cal_meas_0_1 */
#define IQ_ADC_MEAS_0_B1__GAIN_DC_IQ_CAL_MEAS_0_1__SHIFT                      0
#define IQ_ADC_MEAS_0_B1__GAIN_DC_IQ_CAL_MEAS_0_1__WIDTH                     32
#define IQ_ADC_MEAS_0_B1__GAIN_DC_IQ_CAL_MEAS_0_1__MASK             0xffffffffU
#define IQ_ADC_MEAS_0_B1__GAIN_DC_IQ_CAL_MEAS_0_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_0_B1__TYPE                                         uint32_t
#define IQ_ADC_MEAS_0_B1__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_0_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_iq_adc_meas_0_b1 */
#define INST_BB_CHN1_REG_MAP__BB_IQ_ADC_MEAS_0_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_1_b1 */
#ifndef __IQ_ADC_MEAS_1_B1_MACRO__
#define __IQ_ADC_MEAS_1_B1_MACRO__

/* macros for field gain_dc_iq_cal_meas_1_1 */
#define IQ_ADC_MEAS_1_B1__GAIN_DC_IQ_CAL_MEAS_1_1__SHIFT                      0
#define IQ_ADC_MEAS_1_B1__GAIN_DC_IQ_CAL_MEAS_1_1__WIDTH                     32
#define IQ_ADC_MEAS_1_B1__GAIN_DC_IQ_CAL_MEAS_1_1__MASK             0xffffffffU
#define IQ_ADC_MEAS_1_B1__GAIN_DC_IQ_CAL_MEAS_1_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_1_B1__TYPE                                         uint32_t
#define IQ_ADC_MEAS_1_B1__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_1_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_iq_adc_meas_1_b1 */
#define INST_BB_CHN1_REG_MAP__BB_IQ_ADC_MEAS_1_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_2_b1 */
#ifndef __IQ_ADC_MEAS_2_B1_MACRO__
#define __IQ_ADC_MEAS_2_B1_MACRO__

/* macros for field gain_dc_iq_cal_meas_2_1 */
#define IQ_ADC_MEAS_2_B1__GAIN_DC_IQ_CAL_MEAS_2_1__SHIFT                      0
#define IQ_ADC_MEAS_2_B1__GAIN_DC_IQ_CAL_MEAS_2_1__WIDTH                     32
#define IQ_ADC_MEAS_2_B1__GAIN_DC_IQ_CAL_MEAS_2_1__MASK             0xffffffffU
#define IQ_ADC_MEAS_2_B1__GAIN_DC_IQ_CAL_MEAS_2_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_2_B1__TYPE                                         uint32_t
#define IQ_ADC_MEAS_2_B1__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_2_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_iq_adc_meas_2_b1 */
#define INST_BB_CHN1_REG_MAP__BB_IQ_ADC_MEAS_2_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::iq_adc_meas_3_b1 */
#ifndef __IQ_ADC_MEAS_3_B1_MACRO__
#define __IQ_ADC_MEAS_3_B1_MACRO__

/* macros for field gain_dc_iq_cal_meas_3_1 */
#define IQ_ADC_MEAS_3_B1__GAIN_DC_IQ_CAL_MEAS_3_1__SHIFT                      0
#define IQ_ADC_MEAS_3_B1__GAIN_DC_IQ_CAL_MEAS_3_1__WIDTH                     32
#define IQ_ADC_MEAS_3_B1__GAIN_DC_IQ_CAL_MEAS_3_1__MASK             0xffffffffU
#define IQ_ADC_MEAS_3_B1__GAIN_DC_IQ_CAL_MEAS_3_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define IQ_ADC_MEAS_3_B1__TYPE                                         uint32_t
#define IQ_ADC_MEAS_3_B1__READ                                      0xffffffffU

#endif /* __IQ_ADC_MEAS_3_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_iq_adc_meas_3_b1 */
#define INST_BB_CHN1_REG_MAP__BB_IQ_ADC_MEAS_3_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::tx_phase_ramp_b1 */
#ifndef __TX_PHASE_RAMP_B1_MACRO__
#define __TX_PHASE_RAMP_B1_MACRO__

/* macros for field cf_phase_ramp_enable_1 */
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__SHIFT                       0
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__WIDTH                       1
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__MASK              0x00000001U
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ENABLE_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field cf_phase_ramp_bias_1 */
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__SHIFT                         1
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__WIDTH                         6
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__MASK                0x0000007eU
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000007eU) >> 1)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x0000007eU)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007eU) | (((uint32_t)(src) <<\
                    1) & 0x0000007eU)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_BIAS_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x0000007eU)))

/* macros for field cf_phase_ramp_init_1 */
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__SHIFT                         7
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__WIDTH                        10
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__MASK                0x0001ff80U
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001ff80U) >> 7)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x0001ff80U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001ff80U) | (((uint32_t)(src) <<\
                    7) & 0x0001ff80U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_INIT_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x0001ff80U)))

/* macros for field cf_phase_ramp_alpha_1 */
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__SHIFT                       17
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__WIDTH                        8
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__MASK               0x01fe0000U
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fe0000U) >> 17)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x01fe0000U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fe0000U) | (((uint32_t)(src) <<\
                    17) & 0x01fe0000U)
#define TX_PHASE_RAMP_B1__CF_PHASE_RAMP_ALPHA_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x01fe0000U)))
#define TX_PHASE_RAMP_B1__TYPE                                         uint32_t
#define TX_PHASE_RAMP_B1__READ                                      0x01ffffffU
#define TX_PHASE_RAMP_B1__WRITE                                     0x01ffffffU

#endif /* __TX_PHASE_RAMP_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_tx_phase_ramp_b1 */
#define INST_BB_CHN1_REG_MAP__BB_TX_PHASE_RAMP_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::adc_gain_dc_corr_b1 */
#ifndef __ADC_GAIN_DC_CORR_B1_MACRO__
#define __ADC_GAIN_DC_CORR_B1_MACRO__

/* macros for field adc_gain_corr_q_coeff_1 */
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__SHIFT                   0
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__WIDTH                   6
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__MASK          0x0000003fU
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_Q_COEFF_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field adc_gain_corr_i_coeff_1 */
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__SHIFT                   6
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__WIDTH                   6
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__MASK          0x00000fc0U
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define ADC_GAIN_DC_CORR_B1__ADC_GAIN_CORR_I_COEFF_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field adc_dc_corr_q_coeff_1 */
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__SHIFT                    12
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__WIDTH                     9
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__MASK            0x001ff000U
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x001ff000U) >> 12)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x001ff000U)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001ff000U) | (((uint32_t)(src) <<\
                    12) & 0x001ff000U)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_Q_COEFF_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x001ff000U)))

/* macros for field adc_dc_corr_i_coeff_1 */
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__SHIFT                    21
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__WIDTH                     9
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__MASK            0x3fe00000U
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3fe00000U) >> 21)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x3fe00000U)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x3fe00000U)
#define ADC_GAIN_DC_CORR_B1__ADC_DC_CORR_I_COEFF_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x3fe00000U)))
#define ADC_GAIN_DC_CORR_B1__TYPE                                      uint32_t
#define ADC_GAIN_DC_CORR_B1__READ                                   0x3fffffffU
#define ADC_GAIN_DC_CORR_B1__WRITE                                  0x3fffffffU

#endif /* __ADC_GAIN_DC_CORR_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_adc_gain_dc_corr_b1 */
#define INST_BB_CHN1_REG_MAP__BB_ADC_GAIN_DC_CORR_B1__NUM                     1

/* macros for BlueprintGlobalNameSpace::rx_iq_corr_loopback_b1 */
#ifndef __RX_IQ_CORR_LOOPBACK_B1_MACRO__
#define __RX_IQ_CORR_LOOPBACK_B1_MACRO__

/* macros for field loopback_iqcorr_q_q_coff_1 */
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__SHIFT             0
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__WIDTH             9
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__MASK    0x000001ffU
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000001ffU
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_Q_COFF_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field loopback_iqcorr_q_i_coff_1 */
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__SHIFT             9
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__WIDTH             9
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__MASK    0x0003fe00U
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fe00U) >> 9)
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x0003fe00U)
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fe00U) | (((uint32_t)(src) <<\
                    9) & 0x0003fe00U)
#define RX_IQ_CORR_LOOPBACK_B1__LOOPBACK_IQCORR_Q_I_COFF_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x0003fe00U)))
#define RX_IQ_CORR_LOOPBACK_B1__TYPE                                   uint32_t
#define RX_IQ_CORR_LOOPBACK_B1__READ                                0x0003ffffU
#define RX_IQ_CORR_LOOPBACK_B1__WRITE                               0x0003ffffU

#endif /* __RX_IQ_CORR_LOOPBACK_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_rx_iq_corr_loopback_b1 */
#define INST_BB_CHN1_REG_MAP__BB_RX_IQ_CORR_LOOPBACK_B1__NUM                  1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl0_b1 */
#ifndef __PAPRD_CTRL0_B1_MACRO__
#define __PAPRD_CTRL0_B1_MACRO__

/* macros for field paprd_enable_1 */
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__SHIFT                                 0
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__WIDTH                                 1
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__MASK                        0x00000001U
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__READ(src) (uint32_t)(src) & 0x00000001U
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PAPRD_CTRL0_B1__PAPRD_ENABLE_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field paprd_valid_gain_4_0_1 */
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__SHIFT                         2
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__WIDTH                        25
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__MASK                0x07fffffcU
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07fffffcU) >> 2)
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x07fffffcU)
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07fffffcU) | (((uint32_t)(src) <<\
                    2) & 0x07fffffcU)
#define PAPRD_CTRL0_B1__PAPRD_VALID_GAIN_4_0_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x07fffffcU)))

/* macros for field paprd_mag_thrsh_1 */
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__SHIFT                             27
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__WIDTH                              5
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__MASK                     0xf8000000U
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf8000000U) >> 27)
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0xf8000000U)
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xf8000000U) | (((uint32_t)(src) <<\
                    27) & 0xf8000000U)
#define PAPRD_CTRL0_B1__PAPRD_MAG_THRSH_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0xf8000000U)))
#define PAPRD_CTRL0_B1__TYPE                                           uint32_t
#define PAPRD_CTRL0_B1__READ                                        0xfffffffdU
#define PAPRD_CTRL0_B1__WRITE                                       0xfffffffdU

#endif /* __PAPRD_CTRL0_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_paprd_ctrl0_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PAPRD_CTRL0_B1__NUM                          1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl1_b1 */
#ifndef __PAPRD_CTRL1_B1_MACRO__
#define __PAPRD_CTRL1_B1_MACRO__

/* macros for field paprd_adaptive_am2am_enable_1 */
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__SHIFT                  0
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__WIDTH                  1
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__MASK         0x00000001U
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2AM_ENABLE_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field paprd_adaptive_am2pm_enable_1 */
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__SHIFT                  1
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__WIDTH                  1
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__MASK         0x00000002U
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define PAPRD_CTRL1_B1__PAPRD_ADAPTIVE_AM2PM_ENABLE_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field paprd_target_pwr_max_1 */
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__SHIFT                         2
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__WIDTH                         6
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__MASK                0x000000fcU
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000fcU) >> 2)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x000000fcU)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000fcU) | (((uint32_t)(src) <<\
                    2) & 0x000000fcU)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MAX_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x000000fcU)))

/* macros for field paprd_target_pwr_min_1 */
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__SHIFT                         8
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__WIDTH                         6
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__MASK                0x00003f00U
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f00U) >> 8)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00003f00U)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f00U) | (((uint32_t)(src) <<\
                    8) & 0x00003f00U)
#define PAPRD_CTRL1_B1__PAPRD_TARGET_PWR_MIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00003f00U)))

/* macros for field paprd_trainer_iandq_sel_1 */
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__SHIFT                     29
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__WIDTH                      1
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__MASK             0x20000000U
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x20000000U) >> 29)
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 29) & 0x20000000U)
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | (((uint32_t)(src) <<\
                    29) & 0x20000000U)
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 29) & ~0x20000000U)))
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(1) << 29)
#define PAPRD_CTRL1_B1__PAPRD_TRAINER_IANDQ_SEL_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x20000000U) | ((uint32_t)(0) << 29)
#define PAPRD_CTRL1_B1__TYPE                                           uint32_t
#define PAPRD_CTRL1_B1__READ                                        0x20003fffU
#define PAPRD_CTRL1_B1__WRITE                                       0x20003fffU

#endif /* __PAPRD_CTRL1_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_paprd_ctrl1_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PAPRD_CTRL1_B1__NUM                          1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl2_b1 */
#ifndef __PAPRD_CTRL2_B1_MACRO__
#define __PAPRD_CTRL2_B1_MACRO__

/* macros for field paprd_valid_pa_setting_1 */
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__SHIFT                       0
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__WIDTH                      21
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__MASK              0x001fffffU
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x001fffffU
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x001fffffU)
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x001fffffU) | ((uint32_t)(src) &\
                    0x001fffffU)
#define PAPRD_CTRL2_B1__PAPRD_VALID_PA_SETTING_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x001fffffU)))

/* macros for field paprd_valid_gain_6_5_1 */
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__SHIFT                        21
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__WIDTH                        10
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__MASK                0x7fe00000U
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x7fe00000U) >> 21)
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 21) & 0x7fe00000U)
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x7fe00000U) | (((uint32_t)(src) <<\
                    21) & 0x7fe00000U)
#define PAPRD_CTRL2_B1__PAPRD_VALID_GAIN_6_5_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 21) & ~0x7fe00000U)))
#define PAPRD_CTRL2_B1__TYPE                                           uint32_t
#define PAPRD_CTRL2_B1__READ                                        0x7fffffffU
#define PAPRD_CTRL2_B1__WRITE                                       0x7fffffffU

#endif /* __PAPRD_CTRL2_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_paprd_ctrl2_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PAPRD_CTRL2_B1__NUM                          1

/* macros for BlueprintGlobalNameSpace::paprd_ctrl3_b1 */
#ifndef __PAPRD_CTRL3_B1_MACRO__
#define __PAPRD_CTRL3_B1_MACRO__

/* macros for field paprd_adaptive_table_valid_1 */
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__SHIFT                   0
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__WIDTH                   7
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__MASK          0x0000007fU
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000007fU
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000007fU)
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000007fU) | ((uint32_t)(src) &\
                    0x0000007fU)
#define PAPRD_CTRL3_B1__PAPRD_ADAPTIVE_TABLE_VALID_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000007fU)))

/* macros for field paprd_table_rfbmode_1 */
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__SHIFT                          7
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__WIDTH                          7
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__MASK                 0x00003f80U
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003f80U) >> 7)
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00003f80U)
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003f80U) | (((uint32_t)(src) <<\
                    7) & 0x00003f80U)
#define PAPRD_CTRL3_B1__PAPRD_TABLE_RFBMODE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00003f80U)))
#define PAPRD_CTRL3_B1__TYPE                                           uint32_t
#define PAPRD_CTRL3_B1__READ                                        0x00003fffU
#define PAPRD_CTRL3_B1__WRITE                                       0x00003fffU

#endif /* __PAPRD_CTRL3_B1_MACRO__ */


/* macros for bb_chn1_reg_map.BB_paprd_ctrl3_b1 */
#define INST_BB_CHN1_REG_MAP__BB_PAPRD_CTRL3_B1__NUM                          1

/* macros for BlueprintGlobalNameSpace::chan_info_chan_tab */
#ifndef __CHAN_INFO_CHAN_TAB_MACRO__
#define __CHAN_INFO_CHAN_TAB_MACRO__

/* macros for field chaninfo_word */
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__SHIFT                              0
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__WIDTH                             32
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__MASK                     0xffffffffU
#define CHAN_INFO_CHAN_TAB__CHANINFO_WORD__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define CHAN_INFO_CHAN_TAB__TYPE                                       uint32_t
#define CHAN_INFO_CHAN_TAB__READ                                    0xffffffffU

#endif /* __CHAN_INFO_CHAN_TAB_MACRO__ */


/* macros for bb_chn1_reg_map.BB_chan_info_chan_tab_b1 */
#define INST_BB_CHN1_REG_MAP__BB_CHAN_INFO_CHAN_TAB_B1__NUM                  64

/* macros for BlueprintGlobalNameSpace::gain_force_max_gains_b1 */
#ifndef __GAIN_FORCE_MAX_GAINS_B1_MACRO__
#define __GAIN_FORCE_MAX_GAINS_B1_MACRO__

/* macros for field rf_gain_f_1 */
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__SHIFT                           0
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__WIDTH                           8
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__MASK                  0x000000ffU
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define GAIN_FORCE_MAX_GAINS_B1__RF_GAIN_F_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field mb_gain_f_1 */
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__SHIFT                           8
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__WIDTH                           8
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__MASK                  0x0000ff00U
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define GAIN_FORCE_MAX_GAINS_B1__MB_GAIN_F_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field xatten1_sw_f_1 */
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__SHIFT                       16
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__WIDTH                        1
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__MASK               0x00010000U
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00010000U) >> 16)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00010000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | (((uint32_t)(src) <<\
                    16) & 0x00010000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00010000U)))
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(1) << 16)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_SW_F_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field xatten2_sw_f_1 */
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__SHIFT                       17
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__WIDTH                        1
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__MASK               0x00020000U
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_SW_F_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field xatten1_hyst_margin_1 */
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__SHIFT                18
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__WIDTH                 7
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__MASK        0x01fc0000U
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fc0000U) >> 18)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x01fc0000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x01fc0000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN1_HYST_MARGIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x01fc0000U)))

/* macros for field xatten2_hyst_margin_1 */
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__SHIFT                25
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__WIDTH                 7
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__MASK        0xfe000000U
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfe000000U) >> 25)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0xfe000000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfe000000U) | (((uint32_t)(src) <<\
                    25) & 0xfe000000U)
#define GAIN_FORCE_MAX_GAINS_B1__XATTEN2_HYST_MARGIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0xfe000000U)))
#define GAIN_FORCE_MAX_GAINS_B1__TYPE                                  uint32_t
#define GAIN_FORCE_MAX_GAINS_B1__READ                               0xffffffffU
#define GAIN_FORCE_MAX_GAINS_B1__WRITE                              0xffffffffU

#endif /* __GAIN_FORCE_MAX_GAINS_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_gain_force_max_gains_b1 */
#define INST_BB_AGC1_REG_MAP__BB_GAIN_FORCE_MAX_GAINS_B1__NUM                 1

/* macros for BlueprintGlobalNameSpace::ext_atten_switch_ctl_b1 */
#ifndef __EXT_ATTEN_SWITCH_CTL_B1_MACRO__
#define __EXT_ATTEN_SWITCH_CTL_B1_MACRO__

/* macros for field xatten1_db_1 */
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__SHIFT                          0
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__WIDTH                          6
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__MASK                 0x0000003fU
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000003fU
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000003fU)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000003fU) | ((uint32_t)(src) &\
                    0x0000003fU)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_DB_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000003fU)))

/* macros for field xatten2_db_1 */
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__SHIFT                          6
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__WIDTH                          6
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__MASK                 0x00000fc0U
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000fc0U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000fc0U) | (((uint32_t)(src) <<\
                    6) & 0x00000fc0U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_DB_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000fc0U)))

/* macros for field xatten1_margin_1 */
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__SHIFT                     12
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__WIDTH                      5
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__MASK             0x0001f000U
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN1_MARGIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field xatten2_margin_1 */
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__SHIFT                     17
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__WIDTH                      5
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__MASK             0x003e0000U
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x003e0000U) >> 17)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x003e0000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x003e0000U) | (((uint32_t)(src) <<\
                    17) & 0x003e0000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XATTEN2_MARGIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x003e0000U)))

/* macros for field xlna_gain_db_1 */
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__SHIFT                       22
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__WIDTH                        5
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__MASK               0x07c00000U
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07c00000U) >> 22)
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 22) & 0x07c00000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07c00000U) | (((uint32_t)(src) <<\
                    22) & 0x07c00000U)
#define EXT_ATTEN_SWITCH_CTL_B1__XLNA_GAIN_DB_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 22) & ~0x07c00000U)))
#define EXT_ATTEN_SWITCH_CTL_B1__TYPE                                  uint32_t
#define EXT_ATTEN_SWITCH_CTL_B1__READ                               0x07ffffffU
#define EXT_ATTEN_SWITCH_CTL_B1__WRITE                              0x07ffffffU

#endif /* __EXT_ATTEN_SWITCH_CTL_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_ext_atten_switch_ctl_b1 */
#define INST_BB_AGC1_REG_MAP__BB_EXT_ATTEN_SWITCH_CTL_B1__NUM                 1

/* macros for BlueprintGlobalNameSpace::cca_b1 */
#ifndef __CCA_B1_MACRO__
#define __CCA_B1_MACRO__

/* macros for field cf_maxCCApwr_1 */
#define CCA_B1__CF_MAXCCAPWR_1__SHIFT                                         0
#define CCA_B1__CF_MAXCCAPWR_1__WIDTH                                         9
#define CCA_B1__CF_MAXCCAPWR_1__MASK                                0x000001ffU
#define CCA_B1__CF_MAXCCAPWR_1__READ(src)         (uint32_t)(src) & 0x000001ffU
#define CCA_B1__CF_MAXCCAPWR_1__WRITE(src)      ((uint32_t)(src) & 0x000001ffU)
#define CCA_B1__CF_MAXCCAPWR_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define CCA_B1__CF_MAXCCAPWR_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field minCCApwr_1 */
#define CCA_B1__MINCCAPWR_1__SHIFT                                           20
#define CCA_B1__MINCCAPWR_1__WIDTH                                            9
#define CCA_B1__MINCCAPWR_1__MASK                                   0x1ff00000U
#define CCA_B1__MINCCAPWR_1__READ(src)  (((uint32_t)(src) & 0x1ff00000U) >> 20)
#define CCA_B1__TYPE                                                   uint32_t
#define CCA_B1__READ                                                0x1ff001ffU
#define CCA_B1__WRITE                                               0x1ff001ffU

#endif /* __CCA_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_cca_b1 */
#define INST_BB_AGC1_REG_MAP__BB_CCA_B1__NUM                                  1

/* macros for BlueprintGlobalNameSpace::cca_ctrl_2_b1 */
#ifndef __CCA_CTRL_2_B1_MACRO__
#define __CCA_CTRL_2_B1_MACRO__

/* macros for field minCCApwr_thr_1 */
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__SHIFT                                 0
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__WIDTH                                 9
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__MASK                        0x000001ffU
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__READ(src) (uint32_t)(src) & 0x000001ffU
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define CCA_CTRL_2_B1__MINCCAPWR_THR_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field NF_gain_comp_1 */
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__SHIFT                                 10
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__WIDTH                                  8
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__MASK                         0x0003fc00U
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fc00U) >> 10)
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0003fc00U)
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0003fc00U)
#define CCA_CTRL_2_B1__NF_GAIN_COMP_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0003fc00U)))
#define CCA_CTRL_2_B1__TYPE                                            uint32_t
#define CCA_CTRL_2_B1__READ                                         0x0003fdffU
#define CCA_CTRL_2_B1__WRITE                                        0x0003fdffU

#endif /* __CCA_CTRL_2_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_cca_ctrl_2_b1 */
#define INST_BB_AGC1_REG_MAP__BB_CCA_CTRL_2_B1__NUM                           1

/* macros for BlueprintGlobalNameSpace::rssi_b1 */
#ifndef __RSSI_B1_MACRO__
#define __RSSI_B1_MACRO__

/* macros for field rssi_pri20_1 */
#define RSSI_B1__RSSI_PRI20_1__SHIFT                                          0
#define RSSI_B1__RSSI_PRI20_1__WIDTH                                          8
#define RSSI_B1__RSSI_PRI20_1__MASK                                 0x000000ffU
#define RSSI_B1__RSSI_PRI20_1__READ(src)          (uint32_t)(src) & 0x000000ffU

/* macros for field rssi_ext20_1 */
#define RSSI_B1__RSSI_EXT20_1__SHIFT                                          8
#define RSSI_B1__RSSI_EXT20_1__WIDTH                                          8
#define RSSI_B1__RSSI_EXT20_1__MASK                                 0x0000ff00U
#define RSSI_B1__RSSI_EXT20_1__READ(src) (((uint32_t)(src) & 0x0000ff00U) >> 8)

/* macros for field rssi_ext40_1 */
#define RSSI_B1__RSSI_EXT40_1__SHIFT                                         16
#define RSSI_B1__RSSI_EXT40_1__WIDTH                                          8
#define RSSI_B1__RSSI_EXT40_1__MASK                                 0x00ff0000U
#define RSSI_B1__RSSI_EXT40_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field rssi_ext80_1 */
#define RSSI_B1__RSSI_EXT80_1__SHIFT                                         24
#define RSSI_B1__RSSI_EXT80_1__WIDTH                                          8
#define RSSI_B1__RSSI_EXT80_1__MASK                                 0xff000000U
#define RSSI_B1__RSSI_EXT80_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RSSI_B1__TYPE                                                  uint32_t
#define RSSI_B1__READ                                               0xffffffffU

#endif /* __RSSI_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_rssi_b1 */
#define INST_BB_AGC1_REG_MAP__BB_RSSI_B1__NUM                                 1

/* macros for BlueprintGlobalNameSpace::spur_est_cck_report_b1 */
#ifndef __SPUR_EST_CCK_REPORT_B1_MACRO__
#define __SPUR_EST_CCK_REPORT_B1_MACRO__

/* macros for field spur_est_sd_i_1_cck */
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_I_1_CCK__SHIFT                    0
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_I_1_CCK__WIDTH                    8
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_I_1_CCK__MASK           0x000000ffU
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_I_1_CCK__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field spur_est_sd_q_1_cck */
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_Q_1_CCK__SHIFT                    8
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_Q_1_CCK__WIDTH                    8
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_Q_1_CCK__MASK           0x0000ff00U
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_SD_Q_1_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field spur_est_i_1_cck */
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_I_1_CCK__SHIFT                      16
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_I_1_CCK__WIDTH                       8
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_I_1_CCK__MASK              0x00ff0000U
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_I_1_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field spur_est_q_1_cck */
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_Q_1_CCK__SHIFT                      24
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_Q_1_CCK__WIDTH                       8
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_Q_1_CCK__MASK              0xff000000U
#define SPUR_EST_CCK_REPORT_B1__SPUR_EST_Q_1_CCK__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define SPUR_EST_CCK_REPORT_B1__TYPE                                   uint32_t
#define SPUR_EST_CCK_REPORT_B1__READ                                0xffffffffU

#endif /* __SPUR_EST_CCK_REPORT_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_spur_est_cck_report_b1 */
#define INST_BB_AGC1_REG_MAP__BB_SPUR_EST_CCK_REPORT_B1__NUM                  1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_0_b1 */
#ifndef __AGC_DIG_DC_STATUS_I_0_B1_MACRO__
#define __AGC_DIG_DC_STATUS_I_0_B1_MACRO__

/* macros for field dig_dc_mixer0_res_i_1 */
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__SHIFT                0
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER0_RES_I_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer1_res_i_1 */
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__SHIFT               10
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__MASK       0x000ffc00U
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER1_RES_I_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer2_res_i_1 */
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__SHIFT               20
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__WIDTH               10
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__MASK       0x3ff00000U
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_0_B1__DIG_DC_MIXER2_RES_I_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write0_1 */
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_0_B1__RESDC_SW_WRITE0_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_0_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_0_B1__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_I_0_B1__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_I_0_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_i_0_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_I_0_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_1_b1 */
#ifndef __AGC_DIG_DC_STATUS_I_1_B1_MACRO__
#define __AGC_DIG_DC_STATUS_I_1_B1_MACRO__

/* macros for field dig_dc_mixer3_res_i_1 */
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__SHIFT                0
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__WIDTH               10
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER3_RES_I_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer0_loopback_res_i_1 */
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__SHIFT      10
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__WIDTH      10
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_I_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer1_loopback_res_i_1 */
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__SHIFT      20
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__WIDTH      10
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__MASK \
                    0x3ff00000U
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_I_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_I_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write1_1 */
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_1_B1__RESDC_SW_WRITE1_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_1_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_1_B1__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_I_1_B1__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_I_1_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_i_1_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_I_1_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_i_2_b1 */
#ifndef __AGC_DIG_DC_STATUS_I_2_B1_MACRO__
#define __AGC_DIG_DC_STATUS_I_2_B1_MACRO__

/* macros for field dig_dc_mixer2_loopback_res_i_1 */
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__SHIFT       0
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__WIDTH      10
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__MASK \
                    0x000003ffU
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_I_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer3_loopback_res_i_1 */
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__SHIFT      10
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__WIDTH      10
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_I_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_I_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field resdc_sw_write2_1 */
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_I_2_B1__RESDC_SW_WRITE2_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_I_2_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_I_2_B1__READ                              0x400fffffU
#define AGC_DIG_DC_STATUS_I_2_B1__WRITE                             0x400fffffU

#endif /* __AGC_DIG_DC_STATUS_I_2_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_i_2_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_I_2_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_0_b1 */
#ifndef __AGC_DIG_DC_STATUS_Q_0_B1_MACRO__
#define __AGC_DIG_DC_STATUS_Q_0_B1_MACRO__

/* macros for field dig_dc_mixer0_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__SHIFT                0
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER0_RES_Q_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer1_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__SHIFT               10
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__MASK       0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER1_RES_Q_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer2_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__SHIFT               20
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__MASK       0x3ff00000U
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_0_B1__DIG_DC_MIXER2_RES_Q_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write3_1 */
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_0_B1__RESDC_SW_WRITE3_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_0_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_0_B1__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_Q_0_B1__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_Q_0_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_q_0_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_0_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_1_b1 */
#ifndef __AGC_DIG_DC_STATUS_Q_1_B1_MACRO__
#define __AGC_DIG_DC_STATUS_Q_1_B1_MACRO__

/* macros for field dig_dc_mixer3_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__SHIFT                0
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__WIDTH               10
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__MASK       0x000003ffU
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER3_RES_Q_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer0_loopback_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__SHIFT      10
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER0_LOOPBACK_RES_Q_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field dig_dc_mixer1_loopback_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__SHIFT      20
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__MASK \
                    0x3ff00000U
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3ff00000U) >> 20)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3ff00000U) | (((uint32_t)(src) <<\
                    20) & 0x3ff00000U)
#define AGC_DIG_DC_STATUS_Q_1_B1__DIG_DC_MIXER1_LOOPBACK_RES_Q_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 20) & ~0x3ff00000U)))

/* macros for field resdc_sw_write4_1 */
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_1_B1__RESDC_SW_WRITE4_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_1_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_1_B1__READ                              0x7fffffffU
#define AGC_DIG_DC_STATUS_Q_1_B1__WRITE                             0x7fffffffU

#endif /* __AGC_DIG_DC_STATUS_Q_1_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_q_1_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_1_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::agc_dig_dc_status_q_2_b1 */
#ifndef __AGC_DIG_DC_STATUS_Q_2_B1_MACRO__
#define __AGC_DIG_DC_STATUS_Q_2_B1_MACRO__

/* macros for field dig_dc_mixer2_loopback_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__SHIFT       0
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__MASK \
                    0x000003ffU
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER2_LOOPBACK_RES_Q_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field dig_dc_mixer3_loopback_res_q_1 */
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__SHIFT      10
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__WIDTH      10
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__MASK \
                    0x000ffc00U
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000ffc00U) >> 10)
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000ffc00U) | (((uint32_t)(src) <<\
                    10) & 0x000ffc00U)
#define AGC_DIG_DC_STATUS_Q_2_B1__DIG_DC_MIXER3_LOOPBACK_RES_Q_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x000ffc00U)))

/* macros for field resdc_sw_write5_1 */
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__SHIFT                   30
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__WIDTH                    1
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__MASK           0x40000000U
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x40000000U) >> 30)
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | (((uint32_t)(src) <<\
                    30) & 0x40000000U)
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0x40000000U)))
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(1) << 30)
#define AGC_DIG_DC_STATUS_Q_2_B1__RESDC_SW_WRITE5_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x40000000U) | ((uint32_t)(0) << 30)
#define AGC_DIG_DC_STATUS_Q_2_B1__TYPE                                 uint32_t
#define AGC_DIG_DC_STATUS_Q_2_B1__READ                              0x400fffffU
#define AGC_DIG_DC_STATUS_Q_2_B1__WRITE                             0x400fffffU

#endif /* __AGC_DIG_DC_STATUS_Q_2_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_agc_dig_dc_status_q_2_b1 */
#define INST_BB_AGC1_REG_MAP__BB_AGC_DIG_DC_STATUS_Q_2_B1__NUM                1

/* macros for BlueprintGlobalNameSpace::dc_cal_status_b1 */
#ifndef __DC_CAL_STATUS_B1_MACRO__
#define __DC_CAL_STATUS_B1_MACRO__

/* macros for field offsetC1I_1 */
#define DC_CAL_STATUS_B1__OFFSETC1I_1__SHIFT                                  0
#define DC_CAL_STATUS_B1__OFFSETC1I_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC1I_1__MASK                         0x0000001fU
#define DC_CAL_STATUS_B1__OFFSETC1I_1__READ(src)  (uint32_t)(src) & 0x0000001fU

/* macros for field offsetC1Q_1 */
#define DC_CAL_STATUS_B1__OFFSETC1Q_1__SHIFT                                  5
#define DC_CAL_STATUS_B1__OFFSETC1Q_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC1Q_1__MASK                         0x000003e0U
#define DC_CAL_STATUS_B1__OFFSETC1Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000003e0U) >> 5)

/* macros for field offsetC2I_1 */
#define DC_CAL_STATUS_B1__OFFSETC2I_1__SHIFT                                 10
#define DC_CAL_STATUS_B1__OFFSETC2I_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC2I_1__MASK                         0x00007c00U
#define DC_CAL_STATUS_B1__OFFSETC2I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)

/* macros for field offsetC2Q_1 */
#define DC_CAL_STATUS_B1__OFFSETC2Q_1__SHIFT                                 15
#define DC_CAL_STATUS_B1__OFFSETC2Q_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC2Q_1__MASK                         0x000f8000U
#define DC_CAL_STATUS_B1__OFFSETC2Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000f8000U) >> 15)

/* macros for field offsetC3I_1 */
#define DC_CAL_STATUS_B1__OFFSETC3I_1__SHIFT                                 20
#define DC_CAL_STATUS_B1__OFFSETC3I_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC3I_1__MASK                         0x01f00000U
#define DC_CAL_STATUS_B1__OFFSETC3I_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)

/* macros for field offsetC3Q_1 */
#define DC_CAL_STATUS_B1__OFFSETC3Q_1__SHIFT                                 25
#define DC_CAL_STATUS_B1__OFFSETC3Q_1__WIDTH                                  5
#define DC_CAL_STATUS_B1__OFFSETC3Q_1__MASK                         0x3e000000U
#define DC_CAL_STATUS_B1__OFFSETC3Q_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x3e000000U) >> 25)
#define DC_CAL_STATUS_B1__TYPE                                         uint32_t
#define DC_CAL_STATUS_B1__READ                                      0x3fffffffU

#endif /* __DC_CAL_STATUS_B1_MACRO__ */


/* macros for bb_agc1_reg_map.BB_dc_cal_status_b1 */
#define INST_BB_AGC1_REG_MAP__BB_DC_CAL_STATUS_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::rx_ocgain2 */
#ifndef __RX_OCGAIN2_MACRO__
#define __RX_OCGAIN2_MACRO__

/* macros for field gain_entry2 */
#define RX_OCGAIN2__GAIN_ENTRY2__SHIFT                                        0
#define RX_OCGAIN2__GAIN_ENTRY2__WIDTH                                       32
#define RX_OCGAIN2__GAIN_ENTRY2__MASK                               0xffffffffU
#define RX_OCGAIN2__GAIN_ENTRY2__READ(src)        (uint32_t)(src) & 0xffffffffU
#define RX_OCGAIN2__GAIN_ENTRY2__WRITE(src)     ((uint32_t)(src) & 0xffffffffU)
#define RX_OCGAIN2__GAIN_ENTRY2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define RX_OCGAIN2__GAIN_ENTRY2__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define RX_OCGAIN2__TYPE                                               uint32_t
#define RX_OCGAIN2__READ                                            0xffffffffU
#define RX_OCGAIN2__WRITE                                           0xffffffffU

#endif /* __RX_OCGAIN2_MACRO__ */


/* macros for bb_agc1_reg_map.BB_rx_ocgain2 */
#define INST_BB_AGC1_REG_MAP__BB_RX_OCGAIN2__NUM                            128

/* macros for BlueprintGlobalNameSpace::switch_table_chn_b1 */
#ifndef __SWITCH_TABLE_CHN_B1_MACRO__
#define __SWITCH_TABLE_CHN_B1_MACRO__

/* macros for field switch_table_idle_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__SHIFT                       0
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__WIDTH                       2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__MASK              0x00000003U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000003U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000003U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_IDLE_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field switch_table_t_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__SHIFT                          2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__WIDTH                          2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__MASK                 0x0000000cU
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_T_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field switch_table_r_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__SHIFT                          4
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__WIDTH                          2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__MASK                 0x00000030U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_R_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field switch_table_rx1_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__SHIFT                        6
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__WIDTH                        2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__MASK               0x000000c0U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX1_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field switch_table_rx12_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__SHIFT                       8
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__WIDTH                       2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__MASK              0x00000300U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_RX12_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field switch_table_b_1 */
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__SHIFT                         10
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__WIDTH                          2
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__MASK                 0x00000c00U
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000c00U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000c00U) | (((uint32_t)(src) <<\
                    10) & 0x00000c00U)
#define SWITCH_TABLE_CHN_B1__SWITCH_TABLE_B_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000c00U)))
#define SWITCH_TABLE_CHN_B1__TYPE                                      uint32_t
#define SWITCH_TABLE_CHN_B1__READ                                   0x00000fffU
#define SWITCH_TABLE_CHN_B1__WRITE                                  0x00000fffU

#endif /* __SWITCH_TABLE_CHN_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_switch_table_chn_b1 */
#define INST_BB_SM1_REG_MAP__BB_SWITCH_TABLE_CHN_B1__NUM                      1

/* macros for BlueprintGlobalNameSpace::fcal_2_b1 */
#ifndef __FCAL_2_B1_MACRO__
#define __FCAL_2_B1_MACRO__

/* macros for field flc_sw_cap_val_1 */
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__SHIFT                                    3
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__WIDTH                                    5
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__MASK                           0x000000f8U
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x000000f8U)
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000f8U) | (((uint32_t)(src) <<\
                    3) & 0x000000f8U)
#define FCAL_2_B1__FLC_SW_CAP_VAL_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x000000f8U)))

/* macros for field flc_cap_val_status_1 */
#define FCAL_2_B1__FLC_CAP_VAL_STATUS_1__SHIFT                               20
#define FCAL_2_B1__FLC_CAP_VAL_STATUS_1__WIDTH                                5
#define FCAL_2_B1__FLC_CAP_VAL_STATUS_1__MASK                       0x01f00000U
#define FCAL_2_B1__FLC_CAP_VAL_STATUS_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define FCAL_2_B1__TYPE                                                uint32_t
#define FCAL_2_B1__READ                                             0x01f000f8U
#define FCAL_2_B1__WRITE                                            0x01f000f8U

#endif /* __FCAL_2_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_fcal_2_b1 */
#define INST_BB_SM1_REG_MAP__BB_FCAL_2_B1__NUM                                1

/* macros for BlueprintGlobalNameSpace::dft_tone_ctrl_b1 */
#ifndef __DFT_TONE_CTRL_B1_MACRO__
#define __DFT_TONE_CTRL_B1_MACRO__

/* macros for field dft_tone_en_1 */
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__SHIFT                                0
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__WIDTH                                1
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__MASK                       0x00000001U
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define DFT_TONE_CTRL_B1__DFT_TONE_EN_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field dft_tone_amp_sel_1 */
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__SHIFT                           2
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__WIDTH                           2
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__MASK                  0x0000000cU
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define DFT_TONE_CTRL_B1__DFT_TONE_AMP_SEL_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field dft_tone_freq_ang_1 */
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__SHIFT                          4
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__WIDTH                          9
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__MASK                 0x00001ff0U
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001ff0U) >> 4)
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00001ff0U)
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001ff0U) | (((uint32_t)(src) <<\
                    4) & 0x00001ff0U)
#define DFT_TONE_CTRL_B1__DFT_TONE_FREQ_ANG_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00001ff0U)))
#define DFT_TONE_CTRL_B1__TYPE                                         uint32_t
#define DFT_TONE_CTRL_B1__READ                                      0x00001ffdU
#define DFT_TONE_CTRL_B1__WRITE                                     0x00001ffdU

#endif /* __DFT_TONE_CTRL_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_dft_tone_ctrl_b1 */
#define INST_BB_SM1_REG_MAP__BB_DFT_TONE_CTRL_B1__NUM                         1

/* macros for BlueprintGlobalNameSpace::cl_map_0 */
#ifndef __CL_MAP_0_MACRO__
#define __CL_MAP_0_MACRO__

/* macros for field cl_map_0 */
#define CL_MAP_0__CL_MAP_0__SHIFT                                             0
#define CL_MAP_0__CL_MAP_0__WIDTH                                            32
#define CL_MAP_0__CL_MAP_0__MASK                                    0xffffffffU
#define CL_MAP_0__CL_MAP_0__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_0__CL_MAP_0__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_0__CL_MAP_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_0__CL_MAP_0__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_0__TYPE                                                 uint32_t
#define CL_MAP_0__READ                                              0xffffffffU
#define CL_MAP_0__WRITE                                             0xffffffffU

#endif /* __CL_MAP_0_MACRO__ */


/* macros for bb_sm1_reg_map.BB_cl_map_0_b1 */
#define INST_BB_SM1_REG_MAP__BB_CL_MAP_0_B1__NUM                              1

/* macros for BlueprintGlobalNameSpace::cl_map_1 */
#ifndef __CL_MAP_1_MACRO__
#define __CL_MAP_1_MACRO__

/* macros for field cl_map_1 */
#define CL_MAP_1__CL_MAP_1__SHIFT                                             0
#define CL_MAP_1__CL_MAP_1__WIDTH                                            32
#define CL_MAP_1__CL_MAP_1__MASK                                    0xffffffffU
#define CL_MAP_1__CL_MAP_1__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_1__CL_MAP_1__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_1__CL_MAP_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_1__CL_MAP_1__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_1__TYPE                                                 uint32_t
#define CL_MAP_1__READ                                              0xffffffffU
#define CL_MAP_1__WRITE                                             0xffffffffU

#endif /* __CL_MAP_1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_cl_map_1_b1 */
#define INST_BB_SM1_REG_MAP__BB_CL_MAP_1_B1__NUM                              1

/* macros for BlueprintGlobalNameSpace::cl_map_2 */
#ifndef __CL_MAP_2_MACRO__
#define __CL_MAP_2_MACRO__

/* macros for field cl_map_2 */
#define CL_MAP_2__CL_MAP_2__SHIFT                                             0
#define CL_MAP_2__CL_MAP_2__WIDTH                                            32
#define CL_MAP_2__CL_MAP_2__MASK                                    0xffffffffU
#define CL_MAP_2__CL_MAP_2__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_2__CL_MAP_2__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_2__CL_MAP_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_2__CL_MAP_2__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_2__TYPE                                                 uint32_t
#define CL_MAP_2__READ                                              0xffffffffU
#define CL_MAP_2__WRITE                                             0xffffffffU

#endif /* __CL_MAP_2_MACRO__ */


/* macros for bb_sm1_reg_map.BB_cl_map_2_b1 */
#define INST_BB_SM1_REG_MAP__BB_CL_MAP_2_B1__NUM                              1

/* macros for BlueprintGlobalNameSpace::cl_map_3 */
#ifndef __CL_MAP_3_MACRO__
#define __CL_MAP_3_MACRO__

/* macros for field cl_map_3 */
#define CL_MAP_3__CL_MAP_3__SHIFT                                             0
#define CL_MAP_3__CL_MAP_3__WIDTH                                            32
#define CL_MAP_3__CL_MAP_3__MASK                                    0xffffffffU
#define CL_MAP_3__CL_MAP_3__READ(src)             (uint32_t)(src) & 0xffffffffU
#define CL_MAP_3__CL_MAP_3__WRITE(src)          ((uint32_t)(src) & 0xffffffffU)
#define CL_MAP_3__CL_MAP_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define CL_MAP_3__CL_MAP_3__VERIFY(src)   (!(((uint32_t)(src) & ~0xffffffffU)))
#define CL_MAP_3__TYPE                                                 uint32_t
#define CL_MAP_3__READ                                              0xffffffffU
#define CL_MAP_3__WRITE                                             0xffffffffU

#endif /* __CL_MAP_3_MACRO__ */


/* macros for bb_sm1_reg_map.BB_cl_map_3_b1 */
#define INST_BB_SM1_REG_MAP__BB_CL_MAP_3_B1__NUM                              1

/* macros for BlueprintGlobalNameSpace::cl_tab */
#ifndef __CL_TAB_MACRO__
#define __CL_TAB_MACRO__

/* macros for field cl_gain_mod */
#define CL_TAB__CL_GAIN_MOD__SHIFT                                            0
#define CL_TAB__CL_GAIN_MOD__WIDTH                                            5
#define CL_TAB__CL_GAIN_MOD__MASK                                   0x0000001fU
#define CL_TAB__CL_GAIN_MOD__READ(src)            (uint32_t)(src) & 0x0000001fU
#define CL_TAB__CL_GAIN_MOD__WRITE(src)         ((uint32_t)(src) & 0x0000001fU)
#define CL_TAB__CL_GAIN_MOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001fU) | ((uint32_t)(src) &\
                    0x0000001fU)
#define CL_TAB__CL_GAIN_MOD__VERIFY(src)  (!(((uint32_t)(src) & ~0x0000001fU)))

/* macros for field carr_lk_dc_add_Q */
#define CL_TAB__CARR_LK_DC_ADD_Q__SHIFT                                       5
#define CL_TAB__CARR_LK_DC_ADD_Q__WIDTH                                      11
#define CL_TAB__CARR_LK_DC_ADD_Q__MASK                              0x0000ffe0U
#define CL_TAB__CARR_LK_DC_ADD_Q__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ffe0U) >> 5)
#define CL_TAB__CARR_LK_DC_ADD_Q__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x0000ffe0U)
#define CL_TAB__CARR_LK_DC_ADD_Q__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffe0U) | (((uint32_t)(src) <<\
                    5) & 0x0000ffe0U)
#define CL_TAB__CARR_LK_DC_ADD_Q__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x0000ffe0U)))

/* macros for field carr_lk_dc_add_I */
#define CL_TAB__CARR_LK_DC_ADD_I__SHIFT                                      16
#define CL_TAB__CARR_LK_DC_ADD_I__WIDTH                                      11
#define CL_TAB__CARR_LK_DC_ADD_I__MASK                              0x07ff0000U
#define CL_TAB__CARR_LK_DC_ADD_I__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07ff0000U) >> 16)
#define CL_TAB__CARR_LK_DC_ADD_I__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x07ff0000U)
#define CL_TAB__CARR_LK_DC_ADD_I__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x07ff0000U)
#define CL_TAB__CARR_LK_DC_ADD_I__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x07ff0000U)))

/* macros for field bb_gain */
#define CL_TAB__BB_GAIN__SHIFT                                               27
#define CL_TAB__BB_GAIN__WIDTH                                                4
#define CL_TAB__BB_GAIN__MASK                                       0x78000000U
#define CL_TAB__BB_GAIN__READ(src)      (((uint32_t)(src) & 0x78000000U) >> 27)
#define CL_TAB__BB_GAIN__WRITE(src)     (((uint32_t)(src) << 27) & 0x78000000U)
#define CL_TAB__BB_GAIN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x78000000U) | (((uint32_t)(src) <<\
                    27) & 0x78000000U)
#define CL_TAB__BB_GAIN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x78000000U)))
#define CL_TAB__TYPE                                                   uint32_t
#define CL_TAB__READ                                                0x7fffffffU
#define CL_TAB__WRITE                                               0x7fffffffU

#endif /* __CL_TAB_MACRO__ */


/* macros for bb_sm1_reg_map.BB_cl_tab_b1 */
#define INST_BB_SM1_REG_MAP__BB_CL_TAB_B1__NUM                               16

/* macros for BlueprintGlobalNameSpace::chan_info_gain_b1 */
#ifndef __CHAN_INFO_GAIN_B1_MACRO__
#define __CHAN_INFO_GAIN_B1_MACRO__

/* macros for field chan_info_rssi_1 */
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RSSI_1__SHIFT                            0
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RSSI_1__WIDTH                            8
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RSSI_1__MASK                   0x000000ffU
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RSSI_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field chan_info_rf_gain_1 */
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RF_GAIN_1__SHIFT                         8
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RF_GAIN_1__WIDTH                         8
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RF_GAIN_1__MASK                0x0000ff00U
#define CHAN_INFO_GAIN_B1__CHAN_INFO_RF_GAIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field chan_info_mb_gain_1 */
#define CHAN_INFO_GAIN_B1__CHAN_INFO_MB_GAIN_1__SHIFT                        16
#define CHAN_INFO_GAIN_B1__CHAN_INFO_MB_GAIN_1__WIDTH                         7
#define CHAN_INFO_GAIN_B1__CHAN_INFO_MB_GAIN_1__MASK                0x007f0000U
#define CHAN_INFO_GAIN_B1__CHAN_INFO_MB_GAIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x007f0000U) >> 16)

/* macros for field chan_info_xatten1_sw_1 */
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__SHIFT                     23
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__WIDTH                      1
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__MASK             0x00800000U
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00800000U) >> 23)
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(1) << 23)
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN1_SW_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field chan_info_xatten2_sw_1 */
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__SHIFT                     24
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__WIDTH                      1
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__MASK             0x01000000U
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define CHAN_INFO_GAIN_B1__CHAN_INFO_XATTEN2_SW_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)
#define CHAN_INFO_GAIN_B1__TYPE                                        uint32_t
#define CHAN_INFO_GAIN_B1__READ                                     0x01ffffffU

#endif /* __CHAN_INFO_GAIN_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_chan_info_gain_b1 */
#define INST_BB_SM1_REG_MAP__BB_CHAN_INFO_GAIN_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::tpc_4_b1 */
#ifndef __TPC_4_B1_MACRO__
#define __TPC_4_B1_MACRO__

/* macros for field pd_avg_valid_1 */
#define TPC_4_B1__PD_AVG_VALID_1__SHIFT                                       0
#define TPC_4_B1__PD_AVG_VALID_1__WIDTH                                       1
#define TPC_4_B1__PD_AVG_VALID_1__MASK                              0x00000001U
#define TPC_4_B1__PD_AVG_VALID_1__READ(src)       (uint32_t)(src) & 0x00000001U
#define TPC_4_B1__PD_AVG_VALID_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TPC_4_B1__PD_AVG_VALID_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field pd_avg_out_1 */
#define TPC_4_B1__PD_AVG_OUT_1__SHIFT                                         1
#define TPC_4_B1__PD_AVG_OUT_1__WIDTH                                         8
#define TPC_4_B1__PD_AVG_OUT_1__MASK                                0x000001feU
#define TPC_4_B1__PD_AVG_OUT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000001feU) >> 1)

/* macros for field dac_gain_1 */
#define TPC_4_B1__DAC_GAIN_1__SHIFT                                           9
#define TPC_4_B1__DAC_GAIN_1__WIDTH                                           5
#define TPC_4_B1__DAC_GAIN_1__MASK                                  0x00003e00U
#define TPC_4_B1__DAC_GAIN_1__READ(src)  (((uint32_t)(src) & 0x00003e00U) >> 9)

/* macros for field tx_gain_setting_1 */
#define TPC_4_B1__TX_GAIN_SETTING_1__SHIFT                                   14
#define TPC_4_B1__TX_GAIN_SETTING_1__WIDTH                                    6
#define TPC_4_B1__TX_GAIN_SETTING_1__MASK                           0x000fc000U
#define TPC_4_B1__TX_GAIN_SETTING_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000fc000U) >> 14)

/* macros for field rate_sent_1 */
#define TPC_4_B1__RATE_SENT_1__SHIFT                                         20
#define TPC_4_B1__RATE_SENT_1__WIDTH                                          5
#define TPC_4_B1__RATE_SENT_1__MASK                                 0x01f00000U
#define TPC_4_B1__RATE_SENT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01f00000U) >> 20)
#define TPC_4_B1__TYPE                                                 uint32_t
#define TPC_4_B1__READ                                              0x01ffffffU

#endif /* __TPC_4_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_4_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_4_B1__NUM                                 1

/* macros for BlueprintGlobalNameSpace::tpc_11_b1 */
#ifndef __TPC_11_B1_MACRO__
#define __TPC_11_B1_MACRO__

/* macros for field olpc_gain_delta_1 */
#define TPC_11_B1__OLPC_GAIN_DELTA_1__SHIFT                                   0
#define TPC_11_B1__OLPC_GAIN_DELTA_1__WIDTH                                   8
#define TPC_11_B1__OLPC_GAIN_DELTA_1__MASK                          0x000000ffU
#define TPC_11_B1__OLPC_GAIN_DELTA_1__READ(src)   (uint32_t)(src) & 0x000000ffU
#define TPC_11_B1__OLPC_GAIN_DELTA_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TPC_11_B1__OLPC_GAIN_DELTA_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_11_B1__OLPC_GAIN_DELTA_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field olpc_gain_delta_1_lsb_ext */
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__SHIFT                           8
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__WIDTH                           2
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__MASK                  0x00000300U
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000300U)
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000300U) | (((uint32_t)(src) <<\
                    8) & 0x00000300U)
#define TPC_11_B1__OLPC_GAIN_DELTA_1_LSB_EXT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000300U)))

/* macros for field forced_txgain_idx_1 */
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__SHIFT                                10
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__WIDTH                                 5
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__MASK                        0x00007c00U
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007c00U) >> 10)
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00007c00U)
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007c00U) | (((uint32_t)(src) <<\
                    10) & 0x00007c00U)
#define TPC_11_B1__FORCED_TXGAIN_IDX_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00007c00U)))

/* macros for field forced_dac_gain_1 */
#define TPC_11_B1__FORCED_DAC_GAIN_1__SHIFT                                  16
#define TPC_11_B1__FORCED_DAC_GAIN_1__WIDTH                                   8
#define TPC_11_B1__FORCED_DAC_GAIN_1__MASK                          0x00ff0000U
#define TPC_11_B1__FORCED_DAC_GAIN_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_11_B1__FORCED_DAC_GAIN_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_11_B1__FORCED_DAC_GAIN_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_11_B1__FORCED_DAC_GAIN_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field forced_pa_cfg_1 */
#define TPC_11_B1__FORCED_PA_CFG_1__SHIFT                                    24
#define TPC_11_B1__FORCED_PA_CFG_1__WIDTH                                     3
#define TPC_11_B1__FORCED_PA_CFG_1__MASK                            0x07000000U
#define TPC_11_B1__FORCED_PA_CFG_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07000000U) >> 24)
#define TPC_11_B1__FORCED_PA_CFG_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x07000000U)
#define TPC_11_B1__FORCED_PA_CFG_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07000000U) | (((uint32_t)(src) <<\
                    24) & 0x07000000U)
#define TPC_11_B1__FORCED_PA_CFG_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x07000000U)))
#define TPC_11_B1__TYPE                                                uint32_t
#define TPC_11_B1__READ                                             0x07ff7fffU
#define TPC_11_B1__WRITE                                            0x07ff7fffU

#endif /* __TPC_11_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_11_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_11_B1__NUM                                1

/* macros for BlueprintGlobalNameSpace::tpc_12_b1 */
#ifndef __TPC_12_B1_MACRO__
#define __TPC_12_B1_MACRO__

/* macros for field pdadc_bias_1 */
#define TPC_12_B1__PDADC_BIAS_1__SHIFT                                        0
#define TPC_12_B1__PDADC_BIAS_1__WIDTH                                        9
#define TPC_12_B1__PDADC_BIAS_1__MASK                               0x000001ffU
#define TPC_12_B1__PDADC_BIAS_1__READ(src)        (uint32_t)(src) & 0x000001ffU
#define TPC_12_B1__PDADC_BIAS_1__WRITE(src)     ((uint32_t)(src) & 0x000001ffU)
#define TPC_12_B1__PDADC_BIAS_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define TPC_12_B1__PDADC_BIAS_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))
#define TPC_12_B1__TYPE                                                uint32_t
#define TPC_12_B1__READ                                             0x000001ffU
#define TPC_12_B1__WRITE                                            0x000001ffU

#endif /* __TPC_12_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_12_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_12_B1__NUM                                1

/* macros for BlueprintGlobalNameSpace::tpc_19_b1 */
#ifndef __TPC_19_B1_MACRO__
#define __TPC_19_B1_MACRO__

/* macros for field alpha_therm_1 */
#define TPC_19_B1__ALPHA_THERM_1__SHIFT                                       0
#define TPC_19_B1__ALPHA_THERM_1__WIDTH                                       8
#define TPC_19_B1__ALPHA_THERM_1__MASK                              0x000000ffU
#define TPC_19_B1__ALPHA_THERM_1__READ(src)       (uint32_t)(src) & 0x000000ffU
#define TPC_19_B1__ALPHA_THERM_1__WRITE(src)    ((uint32_t)(src) & 0x000000ffU)
#define TPC_19_B1__ALPHA_THERM_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_19_B1__ALPHA_THERM_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field alpha_volt_1 */
#define TPC_19_B1__ALPHA_VOLT_1__SHIFT                                        8
#define TPC_19_B1__ALPHA_VOLT_1__WIDTH                                        7
#define TPC_19_B1__ALPHA_VOLT_1__MASK                               0x00007f00U
#define TPC_19_B1__ALPHA_VOLT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00007f00U) >> 8)
#define TPC_19_B1__ALPHA_VOLT_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00007f00U)
#define TPC_19_B1__ALPHA_VOLT_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00007f00U) | (((uint32_t)(src) <<\
                    8) & 0x00007f00U)
#define TPC_19_B1__ALPHA_VOLT_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00007f00U)))
#define TPC_19_B1__TYPE                                                uint32_t
#define TPC_19_B1__READ                                             0x00007fffU
#define TPC_19_B1__WRITE                                            0x00007fffU

#endif /* __TPC_19_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_19_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_19_B1__NUM                                1

/* macros for BlueprintGlobalNameSpace::tpc_stat_0_b1 */
#ifndef __TPC_STAT_0_B1_MACRO__
#define __TPC_STAT_0_B1_MACRO__

/* macros for field meas_pwr_out_1 */
#define TPC_STAT_0_B1__MEAS_PWR_OUT_1__SHIFT                                  0
#define TPC_STAT_0_B1__MEAS_PWR_OUT_1__WIDTH                                  8
#define TPC_STAT_0_B1__MEAS_PWR_OUT_1__MASK                         0x000000ffU
#define TPC_STAT_0_B1__MEAS_PWR_OUT_1__READ(src)  (uint32_t)(src) & 0x000000ffU

/* macros for field pdacc_avg_out_1 */
#define TPC_STAT_0_B1__PDACC_AVG_OUT_1__SHIFT                                 8
#define TPC_STAT_0_B1__PDACC_AVG_OUT_1__WIDTH                                 8
#define TPC_STAT_0_B1__PDACC_AVG_OUT_1__MASK                        0x0000ff00U
#define TPC_STAT_0_B1__PDACC_AVG_OUT_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_STAT_0_B1__TYPE                                            uint32_t
#define TPC_STAT_0_B1__READ                                         0x0000ffffU

#endif /* __TPC_STAT_0_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_stat_0_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_STAT_0_B1__NUM                            1

/* macros for BlueprintGlobalNameSpace::tpc_stat_1_b1 */
#ifndef __TPC_STAT_1_B1_MACRO__
#define __TPC_STAT_1_B1_MACRO__

/* macros for field gain_miss_low_1 */
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__SHIFT                                 0
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__WIDTH                                 8
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__MASK                        0x000000ffU
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__READ(src) (uint32_t)(src) & 0x000000ffU
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TPC_STAT_1_B1__GAIN_MISS_LOW_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field gain_miss_high_1 */
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__SHIFT                                8
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__WIDTH                                8
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__MASK                       0x0000ff00U
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TPC_STAT_1_B1__GAIN_MISS_HIGH_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field gain_miss_mid_1 */
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__SHIFT                                16
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__WIDTH                                 8
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__MASK                        0x00ff0000U
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TPC_STAT_1_B1__GAIN_MISS_MID_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))
#define TPC_STAT_1_B1__TYPE                                            uint32_t
#define TPC_STAT_1_B1__READ                                         0x00ffffffU
#define TPC_STAT_1_B1__RCLR                                         0x00ffffffU
#define TPC_STAT_1_B1__WRITE                                        0x00ffffffU

#endif /* __TPC_STAT_1_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tpc_stat_1_b1 */
#define INST_BB_SM1_REG_MAP__BB_TPC_STAT_1_B1__NUM                            1

/* macros for BlueprintGlobalNameSpace::rrt_table_sw_intf_b1 */
#ifndef __RRT_TABLE_SW_INTF_B1_MACRO__
#define __RRT_TABLE_SW_INTF_B1_MACRO__

/* macros for field sw_rrt_table_access_1 */
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__SHIFT                    0
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__WIDTH                    1
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__MASK           0x00000001U
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ACCESS_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field sw_rrt_table_write_1 */
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__SHIFT                     1
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__WIDTH                     1
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__MASK            0x00000002U
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_WRITE_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field sw_rrt_table_addr_1 */
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__SHIFT                      2
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__WIDTH                      3
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__MASK             0x0000001cU
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000001cU) >> 2)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000001cU)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000001cU) | (((uint32_t)(src) <<\
                    2) & 0x0000001cU)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000001cU)))

/* macros for field sw_rrt_table_addr_offset_1 */
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__SHIFT               5
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__WIDTH               1
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__MASK      0x00000020U
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define RRT_TABLE_SW_INTF_B1__SW_RRT_TABLE_ADDR_OFFSET_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)
#define RRT_TABLE_SW_INTF_B1__TYPE                                     uint32_t
#define RRT_TABLE_SW_INTF_B1__READ                                  0x0000003fU
#define RRT_TABLE_SW_INTF_B1__WRITE                                 0x0000003fU

#endif /* __RRT_TABLE_SW_INTF_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_rrt_table_sw_intf_b1 */
#define INST_BB_SM1_REG_MAP__BB_RRT_TABLE_SW_INTF_B1__NUM                     1

/* macros for BlueprintGlobalNameSpace::rrt_table_sw_intf_1_b1 */
#ifndef __RRT_TABLE_SW_INTF_1_B1_MACRO__
#define __RRT_TABLE_SW_INTF_1_B1_MACRO__

/* macros for field sw_rrt_table_data_1 */
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__SHIFT                    0
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__WIDTH                   32
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__MASK           0xffffffffU
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define RRT_TABLE_SW_INTF_1_B1__SW_RRT_TABLE_DATA_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define RRT_TABLE_SW_INTF_1_B1__TYPE                                   uint32_t
#define RRT_TABLE_SW_INTF_1_B1__READ                                0xffffffffU
#define RRT_TABLE_SW_INTF_1_B1__WRITE                               0xffffffffU

#endif /* __RRT_TABLE_SW_INTF_1_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_rrt_table_sw_intf_1_b1 */
#define INST_BB_SM1_REG_MAP__BB_RRT_TABLE_SW_INTF_1_B1__NUM                   1

/* macros for BlueprintGlobalNameSpace::txiqcal_status_b1 */
#ifndef __TXIQCAL_STATUS_B1_MACRO__
#define __TXIQCAL_STATUS_B1_MACRO__

/* macros for field txiqcal_failed_1 */
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__SHIFT                            0
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__WIDTH                            1
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__MASK                   0x00000001U
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TXIQCAL_STATUS_B1__TXIQCAL_FAILED_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field calibrated_gains_1 */
#define TXIQCAL_STATUS_B1__CALIBRATED_GAINS_1__SHIFT                          1
#define TXIQCAL_STATUS_B1__CALIBRATED_GAINS_1__WIDTH                          5
#define TXIQCAL_STATUS_B1__CALIBRATED_GAINS_1__MASK                 0x0000003eU
#define TXIQCAL_STATUS_B1__CALIBRATED_GAINS_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field tone_gain_used_1 */
#define TXIQCAL_STATUS_B1__TONE_GAIN_USED_1__SHIFT                            6
#define TXIQCAL_STATUS_B1__TONE_GAIN_USED_1__WIDTH                            6
#define TXIQCAL_STATUS_B1__TONE_GAIN_USED_1__MASK                   0x00000fc0U
#define TXIQCAL_STATUS_B1__TONE_GAIN_USED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000fc0U) >> 6)

/* macros for field rx_gain_used_1 */
#define TXIQCAL_STATUS_B1__RX_GAIN_USED_1__SHIFT                             12
#define TXIQCAL_STATUS_B1__RX_GAIN_USED_1__WIDTH                              6
#define TXIQCAL_STATUS_B1__RX_GAIN_USED_1__MASK                     0x0003f000U
#define TXIQCAL_STATUS_B1__RX_GAIN_USED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003f000U) >> 12)

/* macros for field last_meas_addr_1 */
#define TXIQCAL_STATUS_B1__LAST_MEAS_ADDR_1__SHIFT                           18
#define TXIQCAL_STATUS_B1__LAST_MEAS_ADDR_1__WIDTH                            6
#define TXIQCAL_STATUS_B1__LAST_MEAS_ADDR_1__MASK                   0x00fc0000U
#define TXIQCAL_STATUS_B1__LAST_MEAS_ADDR_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00fc0000U) >> 18)
#define TXIQCAL_STATUS_B1__TYPE                                        uint32_t
#define TXIQCAL_STATUS_B1__READ                                     0x00ffffffU

#endif /* __TXIQCAL_STATUS_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_txiqcal_status_b1 */
#define INST_BB_SM1_REG_MAP__BB_TXIQCAL_STATUS_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::rxiqcal_status_b1 */
#ifndef __RXIQCAL_STATUS_B1_MACRO__
#define __RXIQCAL_STATUS_B1_MACRO__

/* macros for field rxiqcal_failed_1 */
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__SHIFT                            0
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__WIDTH                            1
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__MASK                   0x00000001U
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RXIQCAL_STATUS_B1__RXIQCAL_FAILED_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field rxiqcal_calibrated_gains_1 */
#define RXIQCAL_STATUS_B1__RXIQCAL_CALIBRATED_GAINS_1__SHIFT                  1
#define RXIQCAL_STATUS_B1__RXIQCAL_CALIBRATED_GAINS_1__WIDTH                  5
#define RXIQCAL_STATUS_B1__RXIQCAL_CALIBRATED_GAINS_1__MASK         0x0000003eU
#define RXIQCAL_STATUS_B1__RXIQCAL_CALIBRATED_GAINS_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000003eU) >> 1)

/* macros for field rxiqcal_txgain_idx_used_1 */
#define RXIQCAL_STATUS_B1__RXIQCAL_TXGAIN_IDX_USED_1__SHIFT                   6
#define RXIQCAL_STATUS_B1__RXIQCAL_TXGAIN_IDX_USED_1__WIDTH                   5
#define RXIQCAL_STATUS_B1__RXIQCAL_TXGAIN_IDX_USED_1__MASK          0x000007c0U
#define RXIQCAL_STATUS_B1__RXIQCAL_TXGAIN_IDX_USED_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000007c0U) >> 6)

/* macros for field rxiqcal_last_meas_addr_1 */
#define RXIQCAL_STATUS_B1__RXIQCAL_LAST_MEAS_ADDR_1__SHIFT                   11
#define RXIQCAL_STATUS_B1__RXIQCAL_LAST_MEAS_ADDR_1__WIDTH                    6
#define RXIQCAL_STATUS_B1__RXIQCAL_LAST_MEAS_ADDR_1__MASK           0x0001f800U
#define RXIQCAL_STATUS_B1__RXIQCAL_LAST_MEAS_ADDR_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f800U) >> 11)
#define RXIQCAL_STATUS_B1__TYPE                                        uint32_t
#define RXIQCAL_STATUS_B1__READ                                     0x0001ffffU

#endif /* __RXIQCAL_STATUS_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_rxiqcal_status_b1 */
#define INST_BB_SM1_REG_MAP__BB_RXIQCAL_STATUS_B1__NUM                        1

/* macros for BlueprintGlobalNameSpace::tables_intf_addr_b1 */
#ifndef __TABLES_INTF_ADDR_B1_MACRO__
#define __TABLES_INTF_ADDR_B1_MACRO__

/* macros for field tables_addr_1 */
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__SHIFT                             2
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__WIDTH                            16
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__MASK                    0x0003fffcU
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fffcU) >> 2)
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0003fffcU)
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fffcU) | (((uint32_t)(src) <<\
                    2) & 0x0003fffcU)
#define TABLES_INTF_ADDR_B1__TABLES_ADDR_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0003fffcU)))

/* macros for field addr_auto_incr_1 */
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__SHIFT                         31
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__WIDTH                          1
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__MASK                 0x80000000U
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x80000000U) >> 31)
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 31) & 0x80000000U)
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | (((uint32_t)(src) <<\
                    31) & 0x80000000U)
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 31) & ~0x80000000U)))
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(1) << 31)
#define TABLES_INTF_ADDR_B1__ADDR_AUTO_INCR_1__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x80000000U) | ((uint32_t)(0) << 31)
#define TABLES_INTF_ADDR_B1__TYPE                                      uint32_t
#define TABLES_INTF_ADDR_B1__READ                                   0x8003fffcU
#define TABLES_INTF_ADDR_B1__WRITE                                  0x8003fffcU

#endif /* __TABLES_INTF_ADDR_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tables_intf_addr_b1 */
#define INST_BB_SM1_REG_MAP__BB_TABLES_INTF_ADDR_B1__NUM                      1

/* macros for BlueprintGlobalNameSpace::tables_intf_data_b1 */
#ifndef __TABLES_INTF_DATA_B1_MACRO__
#define __TABLES_INTF_DATA_B1_MACRO__

/* macros for field tables_data_1 */
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__SHIFT                             0
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__WIDTH                            32
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__MASK                    0xffffffffU
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__READ(src) \
                    (uint32_t)(src)\
                    & 0xffffffffU
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0xffffffffU)
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define TABLES_INTF_DATA_B1__TABLES_DATA_1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0xffffffffU)))
#define TABLES_INTF_DATA_B1__TYPE                                      uint32_t
#define TABLES_INTF_DATA_B1__READ                                   0xffffffffU
#define TABLES_INTF_DATA_B1__WRITE                                  0xffffffffU

#endif /* __TABLES_INTF_DATA_B1_MACRO__ */


/* macros for bb_sm1_reg_map.BB_tables_intf_data_b1 */
#define INST_BB_SM1_REG_MAP__BB_TABLES_INTF_DATA_B1__NUM                      1

/* macros for BlueprintGlobalNameSpace::dummy */
#ifndef __DUMMY_MACRO__
#define __DUMMY_MACRO__

/* macros for field dummy */
#define DUMMY__DUMMY__SHIFT                                                   0
#define DUMMY__DUMMY__WIDTH                                                   1
#define DUMMY__DUMMY__MASK                                          0x00000001U
#define DUMMY__DUMMY__READ(src)                   (uint32_t)(src) & 0x00000001U
#define DUMMY__DUMMY__SET(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(1)
#define DUMMY__DUMMY__CLR(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(0)
#define DUMMY__TYPE                                                    uint32_t
#define DUMMY__READ                                                 0x00000001U

#endif /* __DUMMY_MACRO__ */


/* macros for bb_chn3_reg_map.BB_dummy1 */
#define INST_BB_CHN3_REG_MAP__BB_DUMMY1__NUM                                256

/* macros for BlueprintGlobalNameSpace::dummy */
#ifndef __DUMMY_MACRO__
#define __DUMMY_MACRO__

/* macros for field dummy */
#define DUMMY__DUMMY__SHIFT                                                   0
#define DUMMY__DUMMY__WIDTH                                                   1
#define DUMMY__DUMMY__MASK                                          0x00000001U
#define DUMMY__DUMMY__READ(src)                   (uint32_t)(src) & 0x00000001U
#define DUMMY__DUMMY__SET(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(1)
#define DUMMY__DUMMY__CLR(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(0)
#define DUMMY__TYPE                                                    uint32_t
#define DUMMY__READ                                                 0x00000001U

#endif /* __DUMMY_MACRO__ */


/* macros for bb_agc3_reg_map.BB_dummy */
#define INST_BB_AGC3_REG_MAP__BB_DUMMY__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rssi_b3 */
#ifndef __RSSI_B3_MACRO__
#define __RSSI_B3_MACRO__

/* macros for field rssi_pri20_3 */
#define RSSI_B3__RSSI_PRI20_3__SHIFT                                          0
#define RSSI_B3__RSSI_PRI20_3__WIDTH                                          8
#define RSSI_B3__RSSI_PRI20_3__MASK                                 0x000000ffU
#define RSSI_B3__RSSI_PRI20_3__READ(src)          (uint32_t)(src) & 0x000000ffU

/* macros for field rssi_ext20_3 */
#define RSSI_B3__RSSI_EXT20_3__SHIFT                                          8
#define RSSI_B3__RSSI_EXT20_3__WIDTH                                          8
#define RSSI_B3__RSSI_EXT20_3__MASK                                 0x0000ff00U
#define RSSI_B3__RSSI_EXT20_3__READ(src) (((uint32_t)(src) & 0x0000ff00U) >> 8)

/* macros for field rssi_ext40_3 */
#define RSSI_B3__RSSI_EXT40_3__SHIFT                                         16
#define RSSI_B3__RSSI_EXT40_3__WIDTH                                          8
#define RSSI_B3__RSSI_EXT40_3__MASK                                 0x00ff0000U
#define RSSI_B3__RSSI_EXT40_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field rssi_ext80_3 */
#define RSSI_B3__RSSI_EXT80_3__SHIFT                                         24
#define RSSI_B3__RSSI_EXT80_3__WIDTH                                          8
#define RSSI_B3__RSSI_EXT80_3__MASK                                 0xff000000U
#define RSSI_B3__RSSI_EXT80_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RSSI_B3__TYPE                                                  uint32_t
#define RSSI_B3__READ                                               0xffffffffU

#endif /* __RSSI_B3_MACRO__ */


/* macros for bb_agc3_reg_map.BB_rssi_b3 */
#define INST_BB_AGC3_REG_MAP__BB_RSSI_B3__NUM                                 1

/* macros for BlueprintGlobalNameSpace::dummy */
#ifndef __DUMMY_MACRO__
#define __DUMMY_MACRO__

/* macros for field dummy */
#define DUMMY__DUMMY__SHIFT                                                   0
#define DUMMY__DUMMY__WIDTH                                                   1
#define DUMMY__DUMMY__MASK                                          0x00000001U
#define DUMMY__DUMMY__READ(src)                   (uint32_t)(src) & 0x00000001U
#define DUMMY__DUMMY__SET(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(1)
#define DUMMY__DUMMY__CLR(dst)   (dst) = ((dst) & ~0x00000001U) | (uint32_t)(0)
#define DUMMY__TYPE                                                    uint32_t
#define DUMMY__READ                                                 0x00000001U

#endif /* __DUMMY_MACRO__ */


/* macros for bb_sm3_reg_map.BB_dummy2 */
#define INST_BB_SM3_REG_MAP__BB_DUMMY2__NUM                                 384

/* macros for BlueprintGlobalNameSpace::TXBF_DBG */
#ifndef __TXBF_DBG_MACRO__
#define __TXBF_DBG_MACRO__

/* macros for field debug_mode */
#define TXBF_DBG__DEBUG_MODE__SHIFT                                           0
#define TXBF_DBG__DEBUG_MODE__WIDTH                                           2
#define TXBF_DBG__DEBUG_MODE__MASK                                  0x00000003U
#define TXBF_DBG__DEBUG_MODE__READ(src)           (uint32_t)(src) & 0x00000003U
#define TXBF_DBG__DEBUG_MODE__WRITE(src)        ((uint32_t)(src) & 0x00000003U)
#define TXBF_DBG__DEBUG_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define TXBF_DBG__DEBUG_MODE__VERIFY(src) (!(((uint32_t)(src) & ~0x00000003U)))

/* macros for field svd_clk_free_run */
#define TXBF_DBG__SVD_CLK_FREE_RUN__SHIFT                                     2
#define TXBF_DBG__SVD_CLK_FREE_RUN__WIDTH                                     1
#define TXBF_DBG__SVD_CLK_FREE_RUN__MASK                            0x00000004U
#define TXBF_DBG__SVD_CLK_FREE_RUN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define TXBF_DBG__SVD_CLK_FREE_RUN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define TXBF_DBG__SVD_CLK_FREE_RUN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define TXBF_DBG__SVD_CLK_FREE_RUN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define TXBF_DBG__SVD_CLK_FREE_RUN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define TXBF_DBG__SVD_CLK_FREE_RUN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field upload_H_tone_offset */
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__SHIFT                                 3
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__WIDTH                                 9
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__MASK                        0x00000ff8U
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000ff8U) >> 3)
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000ff8U)
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000ff8U) | (((uint32_t)(src) <<\
                    3) & 0x00000ff8U)
#define TXBF_DBG__UPLOAD_H_TONE_OFFSET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000ff8U)))

/* macros for field svd_upload_h */
#define TXBF_DBG__SVD_UPLOAD_H__SHIFT                                        12
#define TXBF_DBG__SVD_UPLOAD_H__WIDTH                                         1
#define TXBF_DBG__SVD_UPLOAD_H__MASK                                0x00001000U
#define TXBF_DBG__SVD_UPLOAD_H__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define TXBF_DBG__SVD_UPLOAD_H__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x00001000U)
#define TXBF_DBG__SVD_UPLOAD_H__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | (((uint32_t)(src) <<\
                    12) & 0x00001000U)
#define TXBF_DBG__SVD_UPLOAD_H__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x00001000U)))
#define TXBF_DBG__SVD_UPLOAD_H__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define TXBF_DBG__SVD_UPLOAD_H__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field svd_reg_reset */
#define TXBF_DBG__SVD_REG_RESET__SHIFT                                       13
#define TXBF_DBG__SVD_REG_RESET__WIDTH                                        1
#define TXBF_DBG__SVD_REG_RESET__MASK                               0x00002000U
#define TXBF_DBG__SVD_REG_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define TXBF_DBG__SVD_REG_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 13) & 0x00002000U)
#define TXBF_DBG__SVD_REG_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | (((uint32_t)(src) <<\
                    13) & 0x00002000U)
#define TXBF_DBG__SVD_REG_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 13) & ~0x00002000U)))
#define TXBF_DBG__SVD_REG_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define TXBF_DBG__SVD_REG_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)
#define TXBF_DBG__TYPE                                                 uint32_t
#define TXBF_DBG__READ                                              0x00003fffU
#define TXBF_DBG__WRITE                                             0x00003fffU

#endif /* __TXBF_DBG_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF_DBG */
#define INST_BB_SVD_REG_MAP__BB_TXBF_DBG__NUM                                 1

/* macros for BlueprintGlobalNameSpace::TXBF */
#ifndef __TXBF_MACRO__
#define __TXBF_MACRO__

/* macros for field cb_info_tx */
#define TXBF__CB_INFO_TX__SHIFT                                               0
#define TXBF__CB_INFO_TX__WIDTH                                               2
#define TXBF__CB_INFO_TX__MASK                                      0x00000003U
#define TXBF__CB_INFO_TX__READ(src)               (uint32_t)(src) & 0x00000003U
#define TXBF__CB_INFO_TX__WRITE(src)            ((uint32_t)(src) & 0x00000003U)
#define TXBF__CB_INFO_TX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define TXBF__CB_INFO_TX__VERIFY(src)     (!(((uint32_t)(src) & ~0x00000003U)))

/* macros for field ng_idx_rpt_tx */
#define TXBF__NG_IDX_RPT_TX__SHIFT                                            4
#define TXBF__NG_IDX_RPT_TX__WIDTH                                            2
#define TXBF__NG_IDX_RPT_TX__MASK                                   0x00000030U
#define TXBF__NG_IDX_RPT_TX__READ(src)   (((uint32_t)(src) & 0x00000030U) >> 4)
#define TXBF__NG_IDX_RPT_TX__WRITE(src)  (((uint32_t)(src) << 4) & 0x00000030U)
#define TXBF__NG_IDX_RPT_TX__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define TXBF__NG_IDX_RPT_TX__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field txcv_bfweight_method */
#define TXBF__TXCV_BFWEIGHT_METHOD__SHIFT                                     9
#define TXBF__TXCV_BFWEIGHT_METHOD__WIDTH                                     2
#define TXBF__TXCV_BFWEIGHT_METHOD__MASK                            0x00000600U
#define TXBF__TXCV_BFWEIGHT_METHOD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000600U) >> 9)
#define TXBF__TXCV_BFWEIGHT_METHOD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000600U)
#define TXBF__TXCV_BFWEIGHT_METHOD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000600U) | (((uint32_t)(src) <<\
                    9) & 0x00000600U)
#define TXBF__TXCV_BFWEIGHT_METHOD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000600U)))

/* macros for field disable_txbf_thr */
#define TXBF__DISABLE_TXBF_THR__SHIFT                                        12
#define TXBF__DISABLE_TXBF_THR__WIDTH                                         5
#define TXBF__DISABLE_TXBF_THR__MASK                                0x0001f000U
#define TXBF__DISABLE_TXBF_THR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0001f000U) >> 12)
#define TXBF__DISABLE_TXBF_THR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0001f000U)
#define TXBF__DISABLE_TXBF_THR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0001f000U) | (((uint32_t)(src) <<\
                    12) & 0x0001f000U)
#define TXBF__DISABLE_TXBF_THR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0001f000U)))

/* macros for field svd_half_rate_mode */
#define TXBF__SVD_HALF_RATE_MODE__SHIFT                                      17
#define TXBF__SVD_HALF_RATE_MODE__WIDTH                                       1
#define TXBF__SVD_HALF_RATE_MODE__MASK                              0x00020000U
#define TXBF__SVD_HALF_RATE_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00020000U) >> 17)
#define TXBF__SVD_HALF_RATE_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 17) & 0x00020000U)
#define TXBF__SVD_HALF_RATE_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | (((uint32_t)(src) <<\
                    17) & 0x00020000U)
#define TXBF__SVD_HALF_RATE_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 17) & ~0x00020000U)))
#define TXBF__SVD_HALF_RATE_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(1) << 17)
#define TXBF__SVD_HALF_RATE_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field svd_reset_timer */
#define TXBF__SVD_RESET_TIMER__SHIFT                                         18
#define TXBF__SVD_RESET_TIMER__WIDTH                                          7
#define TXBF__SVD_RESET_TIMER__MASK                                 0x01fc0000U
#define TXBF__SVD_RESET_TIMER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01fc0000U) >> 18)
#define TXBF__SVD_RESET_TIMER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x01fc0000U)
#define TXBF__SVD_RESET_TIMER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x01fc0000U)
#define TXBF__SVD_RESET_TIMER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x01fc0000U)))

/* macros for field allow_LDPC_NDP */
#define TXBF__ALLOW_LDPC_NDP__SHIFT                                          25
#define TXBF__ALLOW_LDPC_NDP__WIDTH                                           1
#define TXBF__ALLOW_LDPC_NDP__MASK                                  0x02000000U
#define TXBF__ALLOW_LDPC_NDP__READ(src) (((uint32_t)(src) & 0x02000000U) >> 25)
#define TXBF__ALLOW_LDPC_NDP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define TXBF__ALLOW_LDPC_NDP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define TXBF__ALLOW_LDPC_NDP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define TXBF__ALLOW_LDPC_NDP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define TXBF__ALLOW_LDPC_NDP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)
#define TXBF__TYPE                                                     uint32_t
#define TXBF__READ                                                  0x03fff633U
#define TXBF__WRITE                                                 0x03fff633U

#endif /* __TXBF_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF */
#define INST_BB_SVD_REG_MAP__BB_TXBF__NUM                                     1

/* macros for BlueprintGlobalNameSpace::txbf_premmse_ctrl */
#ifndef __TXBF_PREMMSE_CTRL_MACRO__
#define __TXBF_PREMMSE_CTRL_MACRO__

/* macros for field txbf_premmse */
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__SHIFT                                0
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__WIDTH                                3
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__MASK                       0x00000007U
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field txbf_premmse_nss */
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__SHIFT                            3
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__WIDTH                            2
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__MASK                   0x00000018U
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000018U) >> 3)
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000018U)
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000018U) | (((uint32_t)(src) <<\
                    3) & 0x00000018U)
#define TXBF_PREMMSE_CTRL__TXBF_PREMMSE_NSS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000018U)))

/* macros for field premmse_noise */
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__SHIFT                               5
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__WIDTH                               9
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__MASK                      0x00003fe0U
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00003fe0U) >> 5)
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00003fe0U)
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00003fe0U) | (((uint32_t)(src) <<\
                    5) & 0x00003fe0U)
#define TXBF_PREMMSE_CTRL__PREMMSE_NOISE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00003fe0U)))

/* macros for field txbf_V_smooth */
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__SHIFT                              14
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__WIDTH                               1
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__MASK                      0x00004000U
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define TXBF_PREMMSE_CTRL__TXBF_V_SMOOTH__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)
#define TXBF_PREMMSE_CTRL__TYPE                                        uint32_t
#define TXBF_PREMMSE_CTRL__READ                                     0x00007fffU
#define TXBF_PREMMSE_CTRL__WRITE                                    0x00007fffU

#endif /* __TXBF_PREMMSE_CTRL_MACRO__ */


/* macros for bb_svd_reg_map.BB_txbf_premmse_ctrl */
#define INST_BB_SVD_REG_MAP__BB_TXBF_PREMMSE_CTRL__NUM                        1

/* macros for BlueprintGlobalNameSpace::txbf_premmse_snr */
#ifndef __TXBF_PREMMSE_SNR_MACRO__
#define __TXBF_PREMMSE_SNR_MACRO__

/* macros for field premmse_snr_c0 */
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__SHIFT                               0
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__WIDTH                               9
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__MASK                      0x000001ffU
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000001ffU
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000001ffU)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000001ffU) | ((uint32_t)(src) &\
                    0x000001ffU)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000001ffU)))

/* macros for field premmse_snr_c1 */
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__SHIFT                               9
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__WIDTH                               9
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__MASK                      0x0003fe00U
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0003fe00U) >> 9)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x0003fe00U)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0003fe00U) | (((uint32_t)(src) <<\
                    9) & 0x0003fe00U)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x0003fe00U)))

/* macros for field premmse_snr_c2 */
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__SHIFT                              18
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__WIDTH                               9
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__MASK                      0x07fc0000U
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x07fc0000U) >> 18)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 18) & 0x07fc0000U)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x07fc0000U) | (((uint32_t)(src) <<\
                    18) & 0x07fc0000U)
#define TXBF_PREMMSE_SNR__PREMMSE_SNR_C2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 18) & ~0x07fc0000U)))
#define TXBF_PREMMSE_SNR__TYPE                                         uint32_t
#define TXBF_PREMMSE_SNR__READ                                      0x07ffffffU
#define TXBF_PREMMSE_SNR__WRITE                                     0x07ffffffU

#endif /* __TXBF_PREMMSE_SNR_MACRO__ */


/* macros for bb_svd_reg_map.BB_txbf_premmse_snr */
#define INST_BB_SVD_REG_MAP__BB_TXBF_PREMMSE_SNR__NUM                         1

/* macros for BlueprintGlobalNameSpace::txbf_bfee_rx_ctrl */
#ifndef __TXBF_BFEE_RX_CTRL_MACRO__
#define __TXBF_BFEE_RX_CTRL_MACRO__

/* macros for field enable_flt_svd */
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__SHIFT                              0
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__WIDTH                              1
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__MASK                     0x00000001U
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TXBF_BFEE_RX_CTRL__ENABLE_FLT_SVD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field enable_send_chan */
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__SHIFT                            1
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__WIDTH                            1
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__MASK                   0x00000002U
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define TXBF_BFEE_RX_CTRL__ENABLE_SEND_CHAN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field rx_sounding_enable_reg */
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__SHIFT                      2
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__WIDTH                      1
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__MASK             0x00000004U
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define TXBF_BFEE_RX_CTRL__RX_SOUNDING_ENABLE_REG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field rm_hcsd4svd */
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__SHIFT                                 3
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__WIDTH                                 1
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__MASK                        0x00000008U
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define TXBF_BFEE_RX_CTRL__RM_HCSD4SVD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)
#define TXBF_BFEE_RX_CTRL__TYPE                                        uint32_t
#define TXBF_BFEE_RX_CTRL__READ                                     0x0000000fU
#define TXBF_BFEE_RX_CTRL__WRITE                                    0x0000000fU

#endif /* __TXBF_BFEE_RX_CTRL_MACRO__ */


/* macros for bb_svd_reg_map.BB_txbf_bfee_rx_ctrl */
#define INST_BB_SVD_REG_MAP__BB_TXBF_BFEE_RX_CTRL__NUM                        1

/* macros for BlueprintGlobalNameSpace::TXBF_SM */
#ifndef __TXBF_SM_MACRO__
#define __TXBF_SM_MACRO__

/* macros for field txbf_sm_obs */
#define TXBF_SM__TXBF_SM_OBS__SHIFT                                           0
#define TXBF_SM__TXBF_SM_OBS__WIDTH                                          32
#define TXBF_SM__TXBF_SM_OBS__MASK                                  0xffffffffU
#define TXBF_SM__TXBF_SM_OBS__READ(src)           (uint32_t)(src) & 0xffffffffU
#define TXBF_SM__TYPE                                                  uint32_t
#define TXBF_SM__READ                                               0xffffffffU

#endif /* __TXBF_SM_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF_SM */
#define INST_BB_SVD_REG_MAP__BB_TXBF_SM__NUM                                  1

/* macros for BlueprintGlobalNameSpace::TXBF1_CNTL */
#ifndef __TXBF1_CNTL_MACRO__
#define __TXBF1_CNTL_MACRO__

/* macros for field txbf1_cntl_obs */
#define TXBF1_CNTL__TXBF1_CNTL_OBS__SHIFT                                     0
#define TXBF1_CNTL__TXBF1_CNTL_OBS__WIDTH                                    32
#define TXBF1_CNTL__TXBF1_CNTL_OBS__MASK                            0xffffffffU
#define TXBF1_CNTL__TXBF1_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF1_CNTL__TYPE                                               uint32_t
#define TXBF1_CNTL__READ                                            0xffffffffU

#endif /* __TXBF1_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF1_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF1_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF2_CNTL */
#ifndef __TXBF2_CNTL_MACRO__
#define __TXBF2_CNTL_MACRO__

/* macros for field txbf2_cntl_obs */
#define TXBF2_CNTL__TXBF2_CNTL_OBS__SHIFT                                     0
#define TXBF2_CNTL__TXBF2_CNTL_OBS__WIDTH                                    32
#define TXBF2_CNTL__TXBF2_CNTL_OBS__MASK                            0xffffffffU
#define TXBF2_CNTL__TXBF2_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF2_CNTL__TYPE                                               uint32_t
#define TXBF2_CNTL__READ                                            0xffffffffU

#endif /* __TXBF2_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF2_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF2_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF3_CNTL */
#ifndef __TXBF3_CNTL_MACRO__
#define __TXBF3_CNTL_MACRO__

/* macros for field txbf3_cntl_obs */
#define TXBF3_CNTL__TXBF3_CNTL_OBS__SHIFT                                     0
#define TXBF3_CNTL__TXBF3_CNTL_OBS__WIDTH                                    32
#define TXBF3_CNTL__TXBF3_CNTL_OBS__MASK                            0xffffffffU
#define TXBF3_CNTL__TXBF3_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF3_CNTL__TYPE                                               uint32_t
#define TXBF3_CNTL__READ                                            0xffffffffU

#endif /* __TXBF3_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF3_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF3_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF4_CNTL */
#ifndef __TXBF4_CNTL_MACRO__
#define __TXBF4_CNTL_MACRO__

/* macros for field txbf4_cntl_obs */
#define TXBF4_CNTL__TXBF4_CNTL_OBS__SHIFT                                     0
#define TXBF4_CNTL__TXBF4_CNTL_OBS__WIDTH                                    32
#define TXBF4_CNTL__TXBF4_CNTL_OBS__MASK                            0xffffffffU
#define TXBF4_CNTL__TXBF4_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF4_CNTL__TYPE                                               uint32_t
#define TXBF4_CNTL__READ                                            0xffffffffU

#endif /* __TXBF4_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF4_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF4_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF5_CNTL */
#ifndef __TXBF5_CNTL_MACRO__
#define __TXBF5_CNTL_MACRO__

/* macros for field txbf5_cntl_obs */
#define TXBF5_CNTL__TXBF5_CNTL_OBS__SHIFT                                     0
#define TXBF5_CNTL__TXBF5_CNTL_OBS__WIDTH                                    32
#define TXBF5_CNTL__TXBF5_CNTL_OBS__MASK                            0xffffffffU
#define TXBF5_CNTL__TXBF5_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF5_CNTL__TYPE                                               uint32_t
#define TXBF5_CNTL__READ                                            0xffffffffU

#endif /* __TXBF5_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF5_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF5_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF6_CNTL */
#ifndef __TXBF6_CNTL_MACRO__
#define __TXBF6_CNTL_MACRO__

/* macros for field txbf6_cntl_obs */
#define TXBF6_CNTL__TXBF6_CNTL_OBS__SHIFT                                     0
#define TXBF6_CNTL__TXBF6_CNTL_OBS__WIDTH                                    32
#define TXBF6_CNTL__TXBF6_CNTL_OBS__MASK                            0xffffffffU
#define TXBF6_CNTL__TXBF6_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF6_CNTL__TYPE                                               uint32_t
#define TXBF6_CNTL__READ                                            0xffffffffU

#endif /* __TXBF6_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF6_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF6_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF7_CNTL */
#ifndef __TXBF7_CNTL_MACRO__
#define __TXBF7_CNTL_MACRO__

/* macros for field txbf7_cntl_obs */
#define TXBF7_CNTL__TXBF7_CNTL_OBS__SHIFT                                     0
#define TXBF7_CNTL__TXBF7_CNTL_OBS__WIDTH                                    32
#define TXBF7_CNTL__TXBF7_CNTL_OBS__MASK                            0xffffffffU
#define TXBF7_CNTL__TXBF7_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF7_CNTL__TYPE                                               uint32_t
#define TXBF7_CNTL__READ                                            0xffffffffU

#endif /* __TXBF7_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF7_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF7_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::TXBF8_CNTL */
#ifndef __TXBF8_CNTL_MACRO__
#define __TXBF8_CNTL_MACRO__

/* macros for field txbf8_cntl_obs */
#define TXBF8_CNTL__TXBF8_CNTL_OBS__SHIFT                                     0
#define TXBF8_CNTL__TXBF8_CNTL_OBS__WIDTH                                    32
#define TXBF8_CNTL__TXBF8_CNTL_OBS__MASK                            0xffffffffU
#define TXBF8_CNTL__TXBF8_CNTL_OBS__READ(src)     (uint32_t)(src) & 0xffffffffU
#define TXBF8_CNTL__TYPE                                               uint32_t
#define TXBF8_CNTL__READ                                            0xffffffffU

#endif /* __TXBF8_CNTL_MACRO__ */


/* macros for bb_svd_reg_map.BB_TXBF8_CNTL */
#define INST_BB_SVD_REG_MAP__BB_TXBF8_CNTL__NUM                               1

/* macros for BlueprintGlobalNameSpace::SVD_MEM0 */
#ifndef __SVD_MEM0_MACRO__
#define __SVD_MEM0_MACRO__

/* macros for field SVD_MEM0 */
#define SVD_MEM0__SVD_MEM0__SHIFT                                             0
#define SVD_MEM0__SVD_MEM0__WIDTH                                            32
#define SVD_MEM0__SVD_MEM0__MASK                                    0xffffffffU
#define SVD_MEM0__SVD_MEM0__READ(src)             (uint32_t)(src) & 0xffffffffU
#define SVD_MEM0__TYPE                                                 uint32_t
#define SVD_MEM0__READ                                              0xffffffffU

#endif /* __SVD_MEM0_MACRO__ */


/* macros for bb_svd_reg_map.BB_SVD_MEM0 */
#define INST_BB_SVD_REG_MAP__BB_SVD_MEM0__NUM                               242

/* macros for BlueprintGlobalNameSpace::SVD_MEM1 */
#ifndef __SVD_MEM1_MACRO__
#define __SVD_MEM1_MACRO__

/* macros for field SVD_MEM1 */
#define SVD_MEM1__SVD_MEM1__SHIFT                                             0
#define SVD_MEM1__SVD_MEM1__WIDTH                                            32
#define SVD_MEM1__SVD_MEM1__MASK                                    0xffffffffU
#define SVD_MEM1__SVD_MEM1__READ(src)             (uint32_t)(src) & 0xffffffffU
#define SVD_MEM1__TYPE                                                 uint32_t
#define SVD_MEM1__READ                                              0xffffffffU

#endif /* __SVD_MEM1_MACRO__ */


/* macros for bb_svd_reg_map.BB_SVD_MEM1 */
#define INST_BB_SVD_REG_MAP__BB_SVD_MEM1__NUM                               242

/* macros for BlueprintGlobalNameSpace::SVD_MEM2 */
#ifndef __SVD_MEM2_MACRO__
#define __SVD_MEM2_MACRO__

/* macros for field SVD_MEM2 */
#define SVD_MEM2__SVD_MEM2__SHIFT                                             0
#define SVD_MEM2__SVD_MEM2__WIDTH                                            32
#define SVD_MEM2__SVD_MEM2__MASK                                    0xffffffffU
#define SVD_MEM2__SVD_MEM2__READ(src)             (uint32_t)(src) & 0xffffffffU
#define SVD_MEM2__TYPE                                                 uint32_t
#define SVD_MEM2__READ                                              0xffffffffU

#endif /* __SVD_MEM2_MACRO__ */


/* macros for bb_svd_reg_map.BB_SVD_MEM2 */
#define INST_BB_SVD_REG_MAP__BB_SVD_MEM2__NUM                               242

/* macros for BlueprintGlobalNameSpace::SVD_MEM3 */
#ifndef __SVD_MEM3_MACRO__
#define __SVD_MEM3_MACRO__

/* macros for field SVD_MEM3 */
#define SVD_MEM3__SVD_MEM3__SHIFT                                             0
#define SVD_MEM3__SVD_MEM3__WIDTH                                            32
#define SVD_MEM3__SVD_MEM3__MASK                                    0xffffffffU
#define SVD_MEM3__SVD_MEM3__READ(src)             (uint32_t)(src) & 0xffffffffU
#define SVD_MEM3__TYPE                                                 uint32_t
#define SVD_MEM3__READ                                              0xffffffffU

#endif /* __SVD_MEM3_MACRO__ */


/* macros for bb_svd_reg_map.BB_SVD_MEM3 */
#define INST_BB_SVD_REG_MAP__BB_SVD_MEM3__NUM                               242

/* macros for BlueprintGlobalNameSpace::SVD_MEM4 */
#ifndef __SVD_MEM4_MACRO__
#define __SVD_MEM4_MACRO__

/* macros for field SVD_MEM4 */
#define SVD_MEM4__SVD_MEM4__SHIFT                                             0
#define SVD_MEM4__SVD_MEM4__WIDTH                                            32
#define SVD_MEM4__SVD_MEM4__MASK                                    0xffffffffU
#define SVD_MEM4__SVD_MEM4__READ(src)             (uint32_t)(src) & 0xffffffffU
#define SVD_MEM4__TYPE                                                 uint32_t
#define SVD_MEM4__READ                                              0xffffffffU

#endif /* __SVD_MEM4_MACRO__ */


/* macros for bb_svd_reg_map.BB_SVD_MEM4 */
#define INST_BB_SVD_REG_MAP__BB_SVD_MEM4__NUM                               242
#define RFILE_INST_BB_CHN_REG_MAP__NUM                                        1
#define RFILE_INST_BB_MRC_REG_MAP__NUM                                        1
#define RFILE_INST_BB_BBB_REG_MAP__NUM                                        1
#define RFILE_INST_BB_AGC_REG_MAP__NUM                                        1
#define RFILE_INST_BB_SM_REG_MAP__NUM                                         1
#define RFILE_INST_BB_CHN1_REG_MAP__NUM                                       1
#define RFILE_INST_BB_AGC1_REG_MAP__NUM                                       1
#define RFILE_INST_BB_SM1_REG_MAP__NUM                                        1
#define RFILE_INST_BB_CHN3_REG_MAP__NUM                                       1
#define RFILE_INST_BB_AGC3_REG_MAP__NUM                                       1
#define RFILE_INST_BB_SM3_REG_MAP__NUM                                        1
#define RFILE_INST_BB_SVD_REG_MAP__NUM                                        1

#define BB_REG_MAP__VERSION \
                    "/cad/denali/blueprint/3.7.3/gen/ansic.pm\n\
                    /cad/denali/blueprint/3.7.3/gen/html.pm\n\
                    /cad/denali/blueprint/3.7.3/gen/html2docbook.pm\n\
                    /cad/denali/blueprint/3.7.3/gen/html2sgml.pm\n\
                    /cad/local/lib/perl/Pinfo.pm\n\
                    /trees/yflee/yflee-dev/ip/athr/wifi/dev/rtl/bb/blueprint/bb_reg_map.rdl\n\
                    /trees/yflee/yflee-dev/ip/athr/wifi/dev/shared/blueprint/sysconfig/bb_reg_map_sysconfig.rdl"
#endif /* __REG_BB_REG_MAP_MACRO_H__ */
