`timescale 1ns / 1ps
module All_gates_using_mux_tbh;
reg a,b;
wire y_not,y_and,y_or,y_nand,y_nor,y_xor,y_xnor;

All_gates_using_2_1_mux dut(.a(a),.b(b),.y_not(y_not),.y_and(y_and),.y_or(y_or),.y_nand(y_nand),.y_nor(y_nor),.y_xor(y_xor),.y_xnor(y_xnor));

initial begin
a=0;b=0;
#10 a=0;b=0;
#20 a=0;b=1;
#30 a=1;b=0;
#50 a=1;b=1;
end    
endmodule
