library ieee;
use teee.std_logic_1164.all;
use ieee. numeric_std.all;

entity ex_1 is
	generic (N: integer := 16); --Nr of bits of the counter
	port (KEYO: IN std_logic; --clock
			SW IN std_logic_vector (3 downto 0); --synchronous Enable CLEAR and Asynchronous Reset
			HEXO, HEX1, HEX2, HEX3: OUT std_logic_vector (6 downto 0) -- 7-segment displays
			);
end ex_1;

architecture arch of ex_1 is
-- defining the decoder component
component B4TOHEX is
port (in_d: in std_logic_vector (3 downto 0);
out_d: out std_logic_vector(6 downto 0));
end component;
-- defining the counter component
component counter_Nbit is
port (cnt_out: OUT std_logic_vector (N-1 downto 0); RST_n, EN, CLK, UDn, CLEAR: in std_logic);
end component;
-- signal for the counter output
signal count out: std_logic_vector (N-1 downto 0);
begin
CNT 16bit: counter_Nbit
port map (cnt_out => count_out, RST_n => SW (0), CLK => KEYO, EN => Sw(2), UDn => SW(3), CLEAR => Sw(1)); HEXO_t: B4TOHEX
port map(in_d => count_out (N-1 downto N-4), out_d => HEXO); --First 4 MSB shown in display 0
HEX1_t: B4tOHEX
port map (in_d => count_out (N-5 downto N-8), out_d => HEX1);
HEX2_t: B4tOHEX
port map(in_d => count_out (N-9 downto N-12), out_d => HEX2);
HEX3_t: B4tOHEX
port map(in_d => count_out (N-13 downto 0), out_d => HEX3); --The 4 LSB shown in the last display
and arch