// Seed: 1651265070
module module_0 ();
  assign id_1 = 1'h0;
  assign id_1 = 1;
  tri id_2;
  if (1) begin : LABEL_0
    id_3(
        .id_0(id_2), .id_1(1), .id_2(1)
    );
  end else assign id_1 = 1'b0;
  always begin : LABEL_0
    id_1 = id_2 - 1 & 1 & id_2 & 1'b0 & id_1;
  end
endmodule
module module_1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6 = id_4;
endmodule
