Warning: Can't read link_library file 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'. (UID-3)
Error: Could not read the following target libraries:
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db 
 (UIO-3)
Information: Checking out the license 'DesignWare'. (SEC-104)
Warning: Can't read link_library file 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'. (UID-3)
Error: Cannot read file 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'. (UID-58)
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -verbose
Design : mult2
Version: R-2020.09-SP5
Date   : Fri Mar  8 09:59:41 2024
****************************************


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busy (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busy_reg/clocked_on (**SEQGEN**)         0.00       0.00 r
  busy_reg/Q (**SEQGEN**)                  0.00       0.00 r
  busy (out)                               0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  output external delay                   -4.00       5.50
  data required time                                  5.50
  -----------------------------------------------------------
  data required time                                  5.50
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         5.50


  Startpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busy_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busy_reg/clocked_on (**SEQGEN**)         0.00       0.00 r
  busy_reg/Q (**SEQGEN**)                  0.00       0.00 r
  C109/Z (GTECH_AND2)                      0.00       0.00 r
  C100/Z_0 (*SELECT_OP_3.1_3.1_1)          0.00       0.00 r
  busy_reg/synch_enable (**SEQGEN**)       0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.20       0.20
  busy_reg/clocked_on (**SEQGEN**)         0.00       0.20 r
  library hold time                        0.00       0.20
  data required time                                  0.20
  -----------------------------------------------------------
  data required time                                  0.20
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.20


1
