/* Copyright 2023 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include <dt-bindings/gpio_defines.h>

/ {
	common-pwrseq {
		compatible = "intel,ap-pwrseq";
		s5-inactivity-timeout = <1>;
		all-sys-pwrgd-timeout = <50>;
	};

	en_pp3300: pwr-en-pp3300-s5 {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "PP3300_S5 enable output to LS";
		enum-name = "PWR_EN_PP3300_A";
		gpios = <&gpio0 11 0>;
		output;
	};
	ec_pch_rsmrst: pwr-ec-pch-rsmrst-odl {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "RSMRST output to PCH";
		enum-name = "PWR_EC_PCH_RSMRST";
		gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
		reset-val = <1>;
		output;
	};
	rsmrst: pwr-pg-ec-rsmrst-odl {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "RSMRST power good from regulator";
		enum-name = "PWR_RSMRST_PWRGD";
		gpios = <&gpio0 12 0>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	slp_s0: pwr-slp-s0-l {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SLP_S0_L input from PCH";
		enum-name = "PWR_SLP_S0";
		gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
		no-enable;
	};
	slp_s3: pwr-slp-s3-l {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SLP_S3_L input from PCH";
		enum-name = "PWR_SLP_S3";
		gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	pch_pwrok: pwr-pch-pwrok {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "PCH_PWROK output to PCH";
		enum-name = "PWR_PCH_PWROK";
		gpios = <&gpio0 20 0>;
		output;
	};
	pwr-ec-pch-sys-pwrok {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SYS_PWROK output to PCH";
		enum-name = "PWR_EC_PCH_SYS_PWROK";
		gpios = <&gpio0 21 0>;
		output;
	};
	pwr-sys-rst-l {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SYS_RESET# output to PCH";
		enum-name = "PWR_SYS_RST";
		gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
		output;
	};
	slp_s4: pwr-slp-s4 {
		compatible = "intel,ap-pwrseq-vw";
		dbg-label = "SLP_S4 virtual wire input from PCH";
		enum-name = "PWR_SLP_S4";
		virtual-wire = "ESPI_VWIRE_SIGNAL_SLP_S4";
		vw-invert;
	};
	slp_s5: pwr-slp-s5 {
		compatible = "intel,ap-pwrseq-vw";
		dbg-label = "SLP_S5 virtual wire input from PCH";
		enum-name = "PWR_SLP_S5";
		virtual-wire = "ESPI_VWIRE_SIGNAL_SLP_S5";
		vw-invert;
	};
	all_sys_pwrgd: pwr-all-sys-pwrgd {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "Combined all power good";
		enum-name = "PWR_ALL_SYS_PWRGD";
		gpios = <&gpio0 19 0>;
	};
	en_pp3300_emul: en-pp3300-emul {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&en_pp3300>;
		init-value = <0>;
		pp3300-rsmrst-emul {
			output-signal = <&rsmrst>;
			assert-delay-ms = <10>;
			init-value= <0>;
		};
	};

	ec_pch_rsmrst_emul: ec-pch-rsmrst-emul {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&ec_pch_rsmrst>;
		init-value = <1>;
		ec-pch-rsmrst-slp-s5-emul {
			output-signal = <&slp_s5>;
			deassert-delay-ms = <20>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s4-emul {
			output-signal = <&slp_s4>;
			deassert-delay-ms = <30>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s3-emul {
			output-signal = <&slp_s3>;
			deassert-delay-ms = <40>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s0-emul {
			output-signal = <&slp_s0>;
			deassert-delay-ms = <45>;
			init-value= <1>;
		};
		ec-pch-rsmrst-all-sys-pwrgd {
			output-signal = <&all_sys_pwrgd>;
			deassert-delay-ms = <50>;
			init-value= <0>;
			invert-value;
		};
	};

	tp-sys-g3-to-s0 {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&en_pp3300_emul &ec_pch_rsmrst_emul>;
	};

	pch_pwrok_power_fail_emul: pch-pwrok-power-fail-emul {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&pch_pwrok>;
		init-value = <0>;
		edge = "EDGE_ACTIVE_ON_ASSERT";
		pch-pwrok-rsmrst-emul {
			output-signal = <&rsmrst>;
			assert-delay-ms = <60>;
			invert-value;
		};
	};

	tp-sys-s0-power-fail {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&pch_pwrok_power_fail_emul>;
	};

	pch_pwrok_power_down_emul: pch-pwrok-power-down-emul {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&pch_pwrok>;
		init-value = <0>;
		edge = "EDGE_ACTIVE_ON_ASSERT";
		pch_pwrok-rsmrst-emul {
			output-signal = <&rsmrst>;
			assert-delay-ms = <90>;
		};

		pch-pwrok-slp-s5-emul {
			output-signal = <&slp_s5>;
			assert-delay-ms = <60>;
		};

		pch-pwrok-slp-s4-emul {
			output-signal = <&slp_s4>;
			assert-delay-ms = <40>;
		};

		pch-pwrok-slp-s3-emul {
			output-signal = <&slp_s3>;
			assert-delay-ms = <20>;
		};

		pch-pwrok-slp-s0-emul {
			output-signal = <&slp_s0>;
			assert-delay-ms = <15>;
		};
	};

	tp-sys-g3-to-s0-power-down {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&en_pp3300_emul &ec_pch_rsmrst_emul
			      &pch_pwrok_power_down_emul>;
	};

	ec_pch_rsmrst_s3_rsmrst_deassert_emul:
		ec-pch-rsmrst-s3-rsmrst-deassert-emul {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&ec_pch_rsmrst>;
		init-value = <1>;
		edge = "EDGE_ACTIVE_ON_DEASSERT";
		ec-pch-rsmrst-slp-s5-emul {
			output-signal = <&slp_s5>;
			deassert-delay-ms = <20>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s4-emul {
			output-signal = <&slp_s4>;
			deassert-delay-ms = <30>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s3-emul {
			output-signal = <&slp_s3>;
			deassert-delay-ms = <40>;
			init-value= <1>;
		};
		ec-pch-rsmrst-slp-s3-deassert-emul {
			output-signal = <&slp_s3>;
			deassert-delay-ms = <60>;
			invert-value;
		};
		pch_pch-rsmrst-rsmrst-deassert-emul {
			output-signal = <&rsmrst>;
			deassert-delay-ms = <100>;
		};
	};

	tp-sys-s3-rsmrst-fail {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&en_pp3300_emul
				&ec_pch_rsmrst_s3_rsmrst_deassert_emul>;
	};

	pch_sleep: pch-sleep {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&pch_pwrok>;

		slp-s0-suspend-emul {
			output-signal = <&slp_s0>;
			init-value=<1>;
		};
	};

	tp-sys-sleep {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&pch_sleep>;
	};

	pch_wake: pch-wake {
		compatible = "intel,ap-pwr-signal-emul";
		input-signal = <&pch_pwrok>;

		slp-s0-resume-emul {
			output-signal = <&slp_s0>;
			init-value=<0>;
		};
	};

	tp-sys-wake {
		compatible = "intel,ap-pwr-test-platform";
		nodes = <&pch_wake>;
	};
};
