# system info vga on 2024.09.22.16:50:18
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1726987815
#
#
# Files generated for vga on 2024.09.22.16:50:18
files:
filepath,kind,attributes,module,is_top
simulation/vga.v,VERILOG,,vga,true
simulation/submodules/vga_face.sv,SYSTEM_VERILOG,,vga_face,false
simulation/submodules/vga_video_pll_0.v,VERILOG,,vga_video_pll_0,false
simulation/submodules/vga_video_rgb_resampler_0.v,VERILOG,,vga_video_rgb_resampler_0,false
simulation/submodules/vga_video_rgb_resampler_1.v,VERILOG,,vga_video_rgb_resampler_1,false
simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,vga_video_vga_controller_0,false
simulation/submodules/vga_video_vga_controller_0.v,VERILOG,,vga_video_vga_controller_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
vga.vga_face_0,vga_face
vga.video_pll_0,vga_video_pll_0
vga.video_pll_0.video_pll,altera_up_altpll
vga.video_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
vga.video_rgb_resampler_0,vga_video_rgb_resampler_0
vga.video_rgb_resampler_1,vga_video_rgb_resampler_1
vga.video_vga_controller_0,vga_video_vga_controller_0
vga.rst_controller,altera_reset_controller
vga.rst_controller_001,altera_reset_controller
