<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>I/O Register Combining Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)</text>
<text>Date: Thu Apr 13 16:24:25 2023
</text>
<section><name>I/O Register Combining Summary</name></section>
<table>
<header>
 <cell>Port Name</cell>
 <cell>Register Type</cell>
 <cell>Register Name</cell>
</header>
<row>
 <cell>BUNCH_RES</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/BUNCH_RES</cell>
</row>
<row>
 <cell>DTACKB</cell>
 <cell>Input</cell>
 <cell>vme_int_instance/DTACKS1</cell>
</row>
<row>
 <cell>EVENT_RES</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/EVENT_RES</cell>
</row>
<row>
 <cell>PXL_A[0]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[0]</cell>
</row>
<row>
 <cell>PXL_A[1]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[1]</cell>
</row>
<row>
 <cell>PXL_A[2]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[2]</cell>
</row>
<row>
 <cell>PXL_A[3]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[3]</cell>
</row>
<row>
 <cell>PXL_A[4]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[4]</cell>
</row>
<row>
 <cell>PXL_A[5]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[5]</cell>
</row>
<row>
 <cell>PXL_A[6]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[6]</cell>
</row>
<row>
 <cell>PXL_A[7]</cell>
 <cell>Input</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/addr[7]</cell>
</row>
<row>
 <cell>RAM_D[0]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[0]</cell>
</row>
<row>
 <cell>RAM_D[0]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[0]</cell>
</row>
<row>
 <cell>RAM_D[1]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[1]</cell>
</row>
<row>
 <cell>RAM_D[1]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[1]</cell>
</row>
<row>
 <cell>RAM_D[2]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[2]</cell>
</row>
<row>
 <cell>RAM_D[2]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[2]</cell>
</row>
<row>
 <cell>RAM_D[3]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[3]</cell>
</row>
<row>
 <cell>RAM_D[3]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[3]</cell>
</row>
<row>
 <cell>RAM_D[4]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[4]</cell>
</row>
<row>
 <cell>RAM_D[4]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[4]</cell>
</row>
<row>
 <cell>RAM_D[5]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[5]</cell>
</row>
<row>
 <cell>RAM_D[5]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[5]</cell>
</row>
<row>
 <cell>RAM_D[6]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[6]</cell>
</row>
<row>
 <cell>RAM_D[6]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[6]</cell>
</row>
<row>
 <cell>RAM_D[7]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[7]</cell>
</row>
<row>
 <cell>RAM_D[7]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[7]</cell>
</row>
<row>
 <cell>RAM_D[8]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[8]</cell>
</row>
<row>
 <cell>RAM_D[8]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[8]</cell>
</row>
<row>
 <cell>RAM_D[9]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[9]</cell>
</row>
<row>
 <cell>RAM_D[9]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[9]</cell>
</row>
<row>
 <cell>RAM_D[10]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[10]</cell>
</row>
<row>
 <cell>RAM_D[10]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[10]</cell>
</row>
<row>
 <cell>RAM_D[11]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[11]</cell>
</row>
<row>
 <cell>RAM_D[11]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[11]</cell>
</row>
<row>
 <cell>RAM_D[12]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[12]</cell>
</row>
<row>
 <cell>RAM_D[12]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[12]</cell>
</row>
<row>
 <cell>RAM_D[13]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[13]</cell>
</row>
<row>
 <cell>RAM_D[13]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[13]</cell>
</row>
<row>
 <cell>RAM_D[14]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[14]</cell>
</row>
<row>
 <cell>RAM_D[14]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[14]</cell>
</row>
<row>
 <cell>RAM_D[15]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[15]</cell>
</row>
<row>
 <cell>RAM_D[15]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[15]</cell>
</row>
<row>
 <cell>RAM_D[16]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[16]</cell>
</row>
<row>
 <cell>RAM_D[16]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[16]</cell>
</row>
<row>
 <cell>RAM_D[17]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[17]</cell>
</row>
<row>
 <cell>RAM_D[17]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[17]</cell>
</row>
<row>
 <cell>RAM_D[18]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[18]</cell>
</row>
<row>
 <cell>RAM_D[18]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[18]</cell>
</row>
<row>
 <cell>RAM_D[19]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[19]</cell>
</row>
<row>
 <cell>RAM_D[19]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[19]</cell>
</row>
<row>
 <cell>RAM_D[20]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[20]</cell>
</row>
<row>
 <cell>RAM_D[20]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[20]</cell>
</row>
<row>
 <cell>RAM_D[21]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[21]</cell>
</row>
<row>
 <cell>RAM_D[21]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[21]</cell>
</row>
<row>
 <cell>RAM_D[22]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[22]</cell>
</row>
<row>
 <cell>RAM_D[22]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[22]</cell>
</row>
<row>
 <cell>RAM_D[23]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[23]</cell>
</row>
<row>
 <cell>RAM_D[23]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[23]</cell>
</row>
<row>
 <cell>RAM_D[24]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[24]</cell>
</row>
<row>
 <cell>RAM_D[24]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[24]</cell>
</row>
<row>
 <cell>RAM_D[25]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[25]</cell>
</row>
<row>
 <cell>RAM_D[25]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[25]</cell>
</row>
<row>
 <cell>RAM_D[26]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[26]</cell>
</row>
<row>
 <cell>RAM_D[26]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[26]</cell>
</row>
<row>
 <cell>RAM_D[27]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[27]</cell>
</row>
<row>
 <cell>RAM_D[27]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[27]</cell>
</row>
<row>
 <cell>RAM_D[28]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[28]</cell>
</row>
<row>
 <cell>RAM_D[28]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[28]</cell>
</row>
<row>
 <cell>RAM_D[29]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[29]</cell>
</row>
<row>
 <cell>RAM_D[29]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[29]</cell>
</row>
<row>
 <cell>RAM_D[30]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[30]</cell>
</row>
<row>
 <cell>RAM_D[30]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[30]</cell>
</row>
<row>
 <cell>RAM_D[31]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[31]</cell>
</row>
<row>
 <cell>RAM_D[31]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[31]</cell>
</row>
<row>
 <cell>RAM_D[32]</cell>
 <cell>Input</cell>
 <cell>rod_sniffer_instance/ssram_Ds[32]</cell>
</row>
<row>
 <cell>RAM_D[32]</cell>
 <cell>Output</cell>
 <cell>rod_sniffer_instance/ssram_D2[32]</cell>
</row>
<row>
 <cell>VDB[0]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[0]</cell>
</row>
<row>
 <cell>VDB[1]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[1]</cell>
</row>
<row>
 <cell>VDB[2]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[2]</cell>
</row>
<row>
 <cell>VDB[3]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[3]</cell>
</row>
<row>
 <cell>VDB[4]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[4]</cell>
</row>
<row>
 <cell>VDB[5]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[5]</cell>
</row>
<row>
 <cell>VDB[6]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[6]</cell>
</row>
<row>
 <cell>VDB[7]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[7]</cell>
</row>
<row>
 <cell>VDB[8]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[8]</cell>
</row>
<row>
 <cell>VDB[9]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[9]</cell>
</row>
<row>
 <cell>VDB[10]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[10]</cell>
</row>
<row>
 <cell>VDB[11]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[11]</cell>
</row>
<row>
 <cell>VDB[12]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[12]</cell>
</row>
<row>
 <cell>VDB[13]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[13]</cell>
</row>
<row>
 <cell>VDB[14]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[14]</cell>
</row>
<row>
 <cell>VDB[15]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[15]</cell>
</row>
<row>
 <cell>VDB[16]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[16]</cell>
</row>
<row>
 <cell>VDB[17]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[17]</cell>
</row>
<row>
 <cell>VDB[18]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[18]</cell>
</row>
<row>
 <cell>VDB[19]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[19]</cell>
</row>
<row>
 <cell>VDB[20]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[20]</cell>
</row>
<row>
 <cell>VDB[21]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[21]</cell>
</row>
<row>
 <cell>VDB[22]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[22]</cell>
</row>
<row>
 <cell>VDB[23]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[23]</cell>
</row>
<row>
 <cell>VDB[24]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[24]</cell>
</row>
<row>
 <cell>VDB[25]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[25]</cell>
</row>
<row>
 <cell>VDB[26]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[26]</cell>
</row>
<row>
 <cell>VDB[27]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[27]</cell>
</row>
<row>
 <cell>VDB[28]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[28]</cell>
</row>
<row>
 <cell>VDB[29]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[29]</cell>
</row>
<row>
 <cell>VDB[30]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[30]</cell>
</row>
<row>
 <cell>VDB[31]</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/INTDT[31]</cell>
</row>
<row>
 <cell>lvL0</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/L0</cell>
</row>
<row>
 <cell>lvL1A</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/L1A</cell>
</row>
<row>
 <cell>lvL2A</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/L2A</cell>
</row>
<row>
 <cell>lvL2R</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/L2R</cell>
</row>
<row>
 <cell>lvSPD0</cell>
 <cell>Output</cell>
 <cell>vme_int_instance/SPDO</cell>
</row>
</table>
<section><name>I/O DDR Register Combining Summary</name></section>
<table>
<header>
 <cell>Port Name</cell>
 <cell>DDR Register Type</cell>
 <cell>DDR Register Name</cell>
</header>
<row>
 <cell>DI_P[0]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.0.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[1]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.1.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[2]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.2.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[3]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.3.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[4]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.4.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[5]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.5.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[6]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.6.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[7]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.7.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[8]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.8.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[9]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.9.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[10]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.10.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[11]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.11.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[12]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.12.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[13]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.13.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[14]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.14.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[15]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.15.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[16]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.16.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[17]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.17.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[18]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.18.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[19]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.19.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[20]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.20.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[21]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.21.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[22]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.22.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[23]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.23.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[24]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.24.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[25]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.25.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[26]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.26.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[27]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.27.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[28]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.28.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[29]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.29.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[30]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.30.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[31]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.31.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[32]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.32.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[33]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.33.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[34]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.34.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[35]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.35.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[36]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.36.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[37]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.37.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[38]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.38.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DI_P[39]</cell>
 <cell>Output</cell>
 <cell>din_outbuf_instance.39.DDR_OUT_inst</cell>
</row>
<row>
 <cell>DO_P[0]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.0.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[1]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.1.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[2]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.2.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[3]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.3.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[4]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.4.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[5]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.5.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[6]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.6.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[7]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.7.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[8]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.8.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[9]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.9.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[10]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.10.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[11]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.11.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[12]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.12.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[13]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.13.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[14]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.14.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[15]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.15.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[16]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.16.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[17]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.17.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[18]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.18.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[19]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.19.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[20]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.20.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[21]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.21.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[22]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.22.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[23]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.23.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[24]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.24.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[25]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.25.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[26]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.26.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[27]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.27.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[28]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.28.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[29]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.29.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[30]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.30.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[31]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.31.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[32]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.32.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[33]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.33.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[34]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.34.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[35]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.35.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[36]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.36.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[37]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.37.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[38]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.38.DDR_IN_inst</cell>
</row>
<row>
 <cell>DO_P[39]</cell>
 <cell>Input</cell>
 <cell>dout_inbuf_instance.39.DDR_IN_inst</cell>
</row>
</table>
</doc>
