// Seed: 1795099480
module module_0;
  assign id_1 = (-1);
  assign module_1.type_0 = 0;
  always id_2 = 1;
  wire id_3;
  wire id_4, id_5 = id_1, id_6, id_7;
  assign id_5 = -1'b0;
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  wand  id_2,
    input  logic id_3,
    input  logic id_4,
    output logic id_5
);
  always id_5 <= id_1;
  always @(negedge -1 or id_4) id_5 <= id_3;
  assign id_5 = id_4;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
