Item(by='usefulcat', descendants=None, kids=None, score=None, time=1611081875, title=None, item_type='comment', url=None, parent=25836172, text='Maybe it wasn&#x27;t clear, but the article I linked is saying that compared to M1, x86 architectures are decode-limited, because parallel decoding with variable-length instructions is tricky. Intel and AMD (again according to the linked article) have at most 4 decoders, while M1 has 8.<p>So yes the ROB is after decoding, but surely there&#x27;s little point in having the ROB be larger than can be kept relatively full by the decoders.')