// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the GR-Peach board
 *
 * Copyright (C) 2017 Jacopo Mondi <jacopo+renesas@jmondi.org>
 * Copyright (C) 2016 Renesas Electronics
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include "r9a07g054l.dtsi"
#include "r9a07g054l-u-boot.dtsi"
#include <dt-bindings/pinctrl/rzv2l-pinctrl.h>

/ {
	model = "ly-rzv2l";
	compatible = "renesas,r9a07g054l", "renesas,rzv2l";

	aliases {
		serial0 = &scif0;
		spi0 = &spibsc;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0 0x48000000 0 0x78000000>;
	};

};

&pinctrl {
	eth0_pins: eth0 {
		pinmux = <RZV2L_PINMUX(20, 0, 1)>,
				<RZV2L_PINMUX(20, 1, 1)>,
				<RZV2L_PINMUX(20, 2, 1)>,
				<RZV2L_PINMUX(21, 0, 1)>,
				<RZV2L_PINMUX(21, 1, 1)>,
				<RZV2L_PINMUX(22, 0, 1)>,
				<RZV2L_PINMUX(22, 1, 1)>,
				<RZV2L_PINMUX(23, 0, 1)>,
				<RZV2L_PINMUX(23, 1, 1)>,
				<RZV2L_PINMUX(24, 0, 1)>,
				<RZV2L_PINMUX(24, 1, 1)>,
				<RZV2L_PINMUX(25, 0, 1)>,
				<RZV2L_PINMUX(25, 1, 1)>,
				<RZV2L_PINMUX(26, 0, 1)>,
				<RZV2L_PINMUX(26, 1, 1)>,
				<RZV2L_PINMUX(27, 0, 1)>,
				<RZV2L_PINMUX(27, 1, 1)>,
				<RZV2L_PINMUX(28, 0, 1)>,
				<RZV2L_PINMUX(28, 1, 1)>;
	};

	eth1_pins: eth1 {
		pinmux = <RZV2L_PINMUX(37, 0, 1)>, /* ET1_MDC */
				<RZV2L_PINMUX(37, 1, 1)>, /* ET1_MDIO */
				<RZV2L_PINMUX(29, 0, 1)>, /* ET1_TXC */
				<RZV2L_PINMUX(29, 1, 1)>, /* ET1_TX_CTL */
				<RZV2L_PINMUX(30, 0, 1)>, /* ET1_TXD0 */
				<RZV2L_PINMUX(30, 1, 1)>, /* ET1_TXD1 */
				<RZV2L_PINMUX(31, 0, 1)>, /* ET1_TXD2 */
				<RZV2L_PINMUX(31, 1, 1)>, /* ET1_TXD3 */
				<RZV2L_PINMUX(32, 0, 1)>, /* ETH1_TX_ERR */
				<RZV2L_PINMUX(32, 1, 1)>, /* ETH1_TX_COL */
				<RZV2L_PINMUX(33, 0, 1)>, /* ETH1_TX_CRS */
				<RZV2L_PINMUX(33, 1, 1)>, /* ET1_RXC */
				<RZV2L_PINMUX(34, 0, 1)>, /* ET1_RX_CTL */
				<RZV2L_PINMUX(34, 1, 1)>, /* ET1_RXD0 */
				<RZV2L_PINMUX(35, 0, 1)>, /* ET1_RXD1 */
				<RZV2L_PINMUX(35, 1, 1)>, /* ET1_RXD2 */
				<RZV2L_PINMUX(36, 0, 1)>, /* ET1_RXD3 */
				<RZV2L_PINMUX(36, 1, 1)>; /* ETH1_RX_ERR */
	};
};

&xinclk {
        clock-frequency = <24000000>;
};

&scif0 {
	status = "okay";
	clock = <100000000>;
};

&sdhi0 {
	/* pinctrl placeholder
	 * If this channel is used for interfacing with a SD card, a power enable
	 * pin (SD0_PWR_EN) must be defined.
	 * The SD0_PWR_EN pin is associated with P4_1.
	 * A HIGH signal on SD0_PWR_EN will enable supply voltage for SD card.
	*/
	bus-width = <8>;
	status = "okay";
	/* This is used for interface that support both eMMC and SD in board */
	mutual-channel;
};

&sdhi1 {
	/* pinctrl placeholder
	 * A power enable pin (SD1_PWR_EN) must be defined to interface with a
	 * SD card.
	 * The SD1_PWR_EN pin is associated with P39_2.
	 * A HIGH signal on SD1_PWR_EN will enable supply voltage for SD card.
	*/
	bus-width = <4>;
	status = "okay";
};

&eth0 {
	pinctrl-names = "default";
	pinctrl-0 = <&eth0_pins>;
	phy-handle = <&phy0>;
	phy-mode = "mii";
	status = "okay";

	phy0: ethernet-phy@3 {
		reg = <3>;
	};
};

&eth1 {
	pinctrl-names = "default";
	pinctrl-0 = <&eth1_pins>;
	phy-handle = <&phy1>;
	phy-mode = "mii";
	status = "okay";

	phy1: ethernet-phy@3 {
		reg = <3>;
	};
};

&i2c1 {
	pinctrl-names = "default";
	status = "disabled";

	adv7535: hdmi@3d {
		compatible = "adi,adv7535";
		reg = <0x3d>;
	};
};

&spibsc {
        num-cs = <1>;
        status = "disabled";
        spi-max-frequency = <40000000>;
        #address-cells = <1>;
        #size-cells = <0>;
        flash0: spi-flash@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "spi-flash", "jedec,spi-nor";
                spi-max-frequency = <40000000>;
                spi-tx-bus-width = <1>;
                spi-rx-bus-width = <1>;
                reg = <0>;
                status = "okay";
        };
};

&ehci0 {
	status = "okay";
};

&ehci1 {
	status = "okay";
};

&hsusb {
	dr_mode = "otg";
	status = "okay";
};

&wdt0 {
	status = "okay";
	timeout-sec = <60>;
};
