<stg><name>aes256_encrypt_ecb_Pipeline_addkey</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:2 %ctx_ret_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_ret

]]></Node>
<StgValue><ssdm name="ctx_ret_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 15, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i80:0 %i_7 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="4">
<![CDATA[
while.body.i80:1 %i_9_cast49 = zext i4 %i_7

]]></Node>
<StgValue><ssdm name="i_9_cast49"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i80:8 %buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 %i_9_cast49

]]></Node>
<StgValue><ssdm name="buf_r_addr_15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
while.body.i80:9 %buf_r_load = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i80:12 %add_ln66 = add i4 %i_7, i4 15

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i80:13 %icmp_ln66 = icmp_eq  i4 %i_7, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i80:15 %br_ln66 = br i1 %icmp_ln66, void %while.body.i80.while.body.i80_crit_edge, void %aes_addRoundKey.exit81.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i80.while.body.i80_crit_edge:0 %store_ln66 = store i4 %add_ln66, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
while.body.i80.while.body.i80_crit_edge:1 %br_ln66 = br void %while.body.i80

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i80:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i80:3 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
while.body.i80:4 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="768" op_0_bw="7">
<![CDATA[
while.body.i80:5 %zext_ln66 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i80:6 %lshr_ln66 = lshr i768 %ctx_ret_read, i768 %zext_ln66

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="768">
<![CDATA[
while.body.i80:7 %trunc_ln66 = trunc i768 %lshr_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
while.body.i80:9 %buf_r_load = load i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i80:10 %xor_ln66 = xor i8 %buf_r_load, i8 %trunc_ln66

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i80:11 %store_ln66 = store i8 %xor_ln66, i4 %buf_r_addr_15

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i80:14 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
aes_addRoundKey.exit81.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="ctx_ret" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ctx_ret"/></StgValue>
</port>
<port id="39" name="buf_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="buf_r" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="46" from="empty_1" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i768" to="ctx_ret_read" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="ctx_ret" to="ctx_ret_read" fromId="38" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="72" from="i" to="i_7" fromId="5" toId="10">
</dataflow>
<dataflow id="73" from="i_7" to="i_9_cast49" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="buf_r" to="buf_r_addr_15" fromId="39" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="buf_r_addr_15" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="i_9_cast49" to="buf_r_addr_15" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="buf_r_addr_15" to="buf_r_load" fromId="12" toId="13">
</dataflow>
<dataflow id="79" from="i_7" to="add_ln66" fromId="10" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_69" to="add_ln66" fromId="69" toId="14">
</dataflow>
<dataflow id="81" from="i_7" to="icmp_ln66" fromId="10" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln66" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="icmp_ln66" to="br_ln66" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="add_ln66" to="store_ln66" fromId="14" toId="17">
</dataflow>
<dataflow id="86" from="i" to="store_ln66" fromId="5" toId="17">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="19">
</dataflow>
<dataflow id="94" from="p_str" to="specpipeline_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="95" toId="20">
</dataflow>
<dataflow id="98" from="empty_3" to="specloopname_ln66" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln2" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="i_7" to="shl_ln2" fromId="10" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_102" to="shl_ln2" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="shl_ln2" to="zext_ln66" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="ctx_ret_read" to="lshr_ln66" fromId="7" toId="23">
</dataflow>
<dataflow id="106" from="zext_ln66" to="lshr_ln66" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="lshr_ln66" to="trunc_ln66" fromId="23" toId="24">
</dataflow>
<dataflow id="108" from="buf_r_addr_15" to="buf_r_load" fromId="12" toId="25">
</dataflow>
<dataflow id="109" from="buf_r_load" to="xor_ln66" fromId="25" toId="26">
</dataflow>
<dataflow id="110" from="trunc_ln66" to="xor_ln66" fromId="24" toId="26">
</dataflow>
<dataflow id="111" from="xor_ln66" to="store_ln66" fromId="26" toId="27">
</dataflow>
<dataflow id="112" from="buf_r_addr_15" to="store_ln66" fromId="12" toId="27">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="113" toId="28">
</dataflow>
<dataflow id="116" from="StgValue_115" to="empty" fromId="115" toId="28">
</dataflow>
<dataflow id="117" from="StgValue_115" to="empty" fromId="115" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_115" to="empty" fromId="115" toId="28">
</dataflow>
<dataflow id="119" from="icmp_ln66" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln66" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
