// Seed: 3986460020
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  tri0 id_5, id_6;
  assign module_1.type_2 = 0;
  assign id_5 = 1;
  assign module_2.id_8 = 0;
  assign id_6 = 1 & 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4
);
  wand id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
  wire id_7;
  assign id_7 = 1;
endmodule
module module_2 (
    input wor id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    input wor id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13
);
  assign id_8 = id_10 == id_12;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9
  );
endmodule
