--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab5.twx top_level_lab5.ncd -o
top_level_lab5.twr top_level_lab5.pcf -ucf top_level_ucf.ucf

Design file:              top_level_lab5.ncd
Physical constraint file: top_level_lab5.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
W<0>        |    0.368(R)|      FAST  |    1.691(R)|      SLOW  |clk_BUFGP         |   0.000|
W<1>        |    0.163(R)|      FAST  |    1.923(R)|      SLOW  |clk_BUFGP         |   0.000|
W<2>        |    0.224(R)|      FAST  |    1.813(R)|      SLOW  |clk_BUFGP         |   0.000|
W<3>        |   -0.086(R)|      FAST  |    2.116(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Adr<0>    |    0.352(R)|      FAST  |    1.485(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Adr<1>    |    0.428(R)|      FAST  |    1.462(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Adr<2>    |    0.605(R)|      FAST  |    1.369(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.503(R)|      FAST  |    1.988(R)|      SLOW  |clk_BUFGP         |   0.000|
we          |   -0.410(R)|      FAST  |    2.300(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        13.017(R)|      SLOW  |         4.335(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        13.032(R)|      SLOW  |         4.203(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        12.973(R)|      SLOW  |         4.220(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        13.089(R)|      SLOW  |         4.363(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        12.372(R)|      SLOW  |         3.923(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        12.725(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        12.850(R)|      SLOW  |         4.147(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.334|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
R_Adr<0>       |a              |   11.160|
R_Adr<0>       |b              |   10.870|
R_Adr<0>       |c              |   11.121|
R_Adr<0>       |d              |   11.232|
R_Adr<0>       |e              |   10.727|
R_Adr<0>       |f              |   10.871|
R_Adr<0>       |g              |   11.205|
R_Adr<1>       |a              |   11.359|
R_Adr<1>       |b              |   11.392|
R_Adr<1>       |c              |   11.442|
R_Adr<1>       |d              |   11.431|
R_Adr<1>       |e              |   10.926|
R_Adr<1>       |f              |   11.180|
R_Adr<1>       |g              |   11.404|
R_Adr<2>       |a              |   11.426|
R_Adr<2>       |b              |   11.668|
R_Adr<2>       |c              |   11.718|
R_Adr<2>       |d              |   11.494|
R_Adr<2>       |e              |   11.007|
R_Adr<2>       |f              |   11.456|
R_Adr<2>       |g              |   11.487|
S_Adr<0>       |a              |   10.753|
S_Adr<0>       |b              |   10.769|
S_Adr<0>       |c              |   10.710|
S_Adr<0>       |d              |   10.825|
S_Adr<0>       |e              |    9.815|
S_Adr<0>       |f              |   10.462|
S_Adr<0>       |g              |   10.307|
S_Adr<1>       |a              |   11.065|
S_Adr<1>       |b              |   10.956|
S_Adr<1>       |c              |   10.897|
S_Adr<1>       |d              |   11.137|
S_Adr<1>       |e              |   10.296|
S_Adr<1>       |f              |   10.649|
S_Adr<1>       |g              |   10.774|
S_Adr<2>       |a              |   12.102|
S_Adr<2>       |b              |   12.018|
S_Adr<2>       |c              |   12.068|
S_Adr<2>       |d              |   12.174|
S_Adr<2>       |e              |   11.390|
S_Adr<2>       |f              |   11.806|
S_Adr<2>       |g              |   11.868|
---------------+---------------+---------+


Analysis completed Fri Oct 20 18:08:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



