Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGA_TB_isim_beh.exe -prj C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGA_TB_beh.prj work.VGA_TB work.glbl 
ISim M.63c (signature 0xb869381d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/greenkt/Desktop/Flash Drive contents/VGA/ipcore_dir/ScreenMem.v\" into library work
Analyzing Verilog file \"C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGAcontroller.v\" into library work
Analyzing Verilog file \"C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGA.v\" into library work
Analyzing Verilog file \"C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGA_TB.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95248 KB
Fuse CPU Usage: 327 ms
Compiling module VGAcontroller
Compiling module BLK_MEM_GEN_V4_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_2_softecc_output_...
Compiling module BLK_MEM_GEN_V4_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V4_2(C_FAMILY="spart...
Compiling module ScreenMem
Compiling module VGA
Compiling module VGA_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/greenkt/Desktop/Flash Drive contents/VGA/VGA_TB_isim_beh.exe
Fuse Memory Usage: 101564 KB
Fuse CPU Usage: 499 ms
