#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Apr 03 18:44:08 2015
# Process ID: 5888
# Log file: G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/system_wrapper.vdi
# Journal file: G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from E:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
INFO: [Timing 38-2] Deriving generated clocks [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 932.301 ; gain = 414.770
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:90]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:91]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:91]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-from [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc:91]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc]
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [g:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 932.617 ; gain = 746.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 936.973 ; gain = 3.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 738216c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.792 . Memory (MB): peak = 936.973 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 574 cells.
Phase 2 Constant Propagation | Checksum: 1a7f060ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 936.973 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1492 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1349 unconnected cells.
Phase 3 Sweep | Checksum: f1a7ac1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f1a7ac1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 936.973 ; gain = 0.000
Implement Debug Cores | Checksum: f629f312
Logic Optimization | Checksum: f629f312

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 6 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: f1a7ac1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1023.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: f1a7ac1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.730 ; gain = 86.758
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.730 ; gain = 91.113
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1023.730 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ba95aa4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 362ec6a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 362ec6a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 362ec6a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 65ffbc79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 65ffbc79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 362ec6a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 362ec6a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 362ec6a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 93bdce8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c38ec462

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 15778e532

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 17019aa34

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 18a7b1ca4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: cf30c3c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: cf30c3c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: f92a7526

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1456ed0c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1456ed0c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1456ed0c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2382c8f31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2382c8f31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 167e35d8b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1bf885616

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 13310c23a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1c70d3194

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1c24194b2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1c24194b2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1c24194b2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 189fd21b8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.730 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.530. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 242d2030e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2e8e7810d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2e8e7810d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000
Ending Placer Task | Checksum: 1eb90e4f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1023.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1023.730 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1023.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: abb49858

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1079.543 ; gain = 55.813

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: abb49858

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1079.543 ; gain = 55.813
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: f0dbe771

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.549  | TNS=0      | WHS=-1.46  | THS=-320   |

Phase 2 Router Initialization | Checksum: f0dbe771

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10961e508

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1345
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: aa98c221

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.342  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b444dd4c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 147e9a91d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.342  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147e9a91d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902
Phase 4 Rip-up And Reroute | Checksum: 147e9a91d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 147e9a91d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 147e9a91d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 147e9a91d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 147e9a91d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0      | WHS=-0.113 | THS=-0.313 |

Phase 7 Post Hold Fix | Checksum: 1950396a3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.23339 %
  Global Horizontal Routing Utilization  = 8.25391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1950396a3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1950396a3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bb1a0813

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.633 ; gain = 82.902

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1bb1a0813

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0      | WHS=0.05   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1bb1a0813

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1bb1a0813

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.633 ; gain = 82.902

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.633 ; gain = 82.902
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1106.633 ; gain = 82.902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.633 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/Zybo/FreeRTOS_2/zybo_base_system/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1500.836 ; gain = 339.449
INFO: [Common 17-206] Exiting Vivado at Fri Apr 03 18:46:42 2015...
