<stg><name>RNI</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="18" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:0 %in_pkts_last_0_0113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_0113"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %in_pkts_keep_0_0107 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_0107"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %in_pkts_keep_3_0108 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_0108"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %in_pkts_strb_0_0109 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_0109"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32">
<![CDATA[
entry:4 %in_pkts_strb_3_0110 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_0110"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32">
<![CDATA[
entry:5 %in_pkts_user_0_0111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_0111"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32">
<![CDATA[
entry:6 %in_pkts_user_3_0112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_0112"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
entry:7 %in_pkts_id_0_0115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_0115"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
entry:8 %in_pkts_id_3_0116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_0116"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32">
<![CDATA[
entry:9 %in_pkts_dest_0_0117 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_0117"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
entry:10 %in_pkts_dest_3_0118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_0118"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %in_pkts_data_0_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_0_05"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %in_pkts_data_1_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_1_06"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %in_pkts_data_2_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_2_07"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %in_pkts_data_3_08 = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_08"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64">
<![CDATA[
entry:15 %in_pkts_keep_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_1_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="64">
<![CDATA[
entry:16 %in_pkts_keep_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_1_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="64">
<![CDATA[
entry:17 %in_pkts_strb_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_1_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64">
<![CDATA[
entry:18 %in_pkts_strb_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_1_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="64">
<![CDATA[
entry:19 %in_pkts_user_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_1_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="64">
<![CDATA[
entry:20 %in_pkts_user_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_1_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
entry:21 %in_pkts_last_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_1_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %in_pkts_last_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_1_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64">
<![CDATA[
entry:23 %in_pkts_id_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_1_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="64">
<![CDATA[
entry:24 %in_pkts_id_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_1_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="64">
<![CDATA[
entry:25 %in_pkts_dest_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_1_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="64">
<![CDATA[
entry:26 %in_pkts_dest_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_1_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %in_pkts_data_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_0_1_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %in_pkts_data_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_1_1_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %in_pkts_data_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_2_1_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %in_pkts_data_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_1_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:31 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="64">
<![CDATA[
entry:49 %out_pkts_keep = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_keep"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="64">
<![CDATA[
entry:50 %out_pkts_strb = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_strb"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="64">
<![CDATA[
entry:51 %out_pkts_user = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_user"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64">
<![CDATA[
entry:52 %out_pkts_last = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_last"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64">
<![CDATA[
entry:53 %out_pkts_id = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_id"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="64">
<![CDATA[
entry:54 %out_pkts_dest = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_pkts_dest"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:55 %specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_13

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln30"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:56 %specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln30"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
entry:57 %br_ln30 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1">
<![CDATA[
while.body:0 %in_pkts_last_0_0113_load = load i1 %in_pkts_last_0_0113

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_0113_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4">
<![CDATA[
while.body:1 %in_pkts_keep_0_0107_load = load i4 %in_pkts_keep_0_0107

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_0107_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4">
<![CDATA[
while.body:2 %in_pkts_keep_3_0108_load = load i4 %in_pkts_keep_3_0108

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_0108_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4">
<![CDATA[
while.body:3 %in_pkts_strb_0_0109_load = load i4 %in_pkts_strb_0_0109

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_0109_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4">
<![CDATA[
while.body:4 %in_pkts_strb_3_0110_load = load i4 %in_pkts_strb_3_0110

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_0110_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2">
<![CDATA[
while.body:5 %in_pkts_user_0_0111_load = load i2 %in_pkts_user_0_0111

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_0111_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2">
<![CDATA[
while.body:6 %in_pkts_user_3_0112_load = load i2 %in_pkts_user_3_0112

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_0112_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5">
<![CDATA[
while.body:7 %in_pkts_id_0_0115_load = load i5 %in_pkts_id_0_0115

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_0115_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5">
<![CDATA[
while.body:8 %in_pkts_id_3_0116_load = load i5 %in_pkts_id_3_0116

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_0116_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6">
<![CDATA[
while.body:9 %in_pkts_dest_0_0117_load = load i6 %in_pkts_dest_0_0117

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_0117_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6">
<![CDATA[
while.body:10 %in_pkts_dest_3_0118_load = load i6 %in_pkts_dest_3_0118

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_0118_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
while.body:11 %in_pkts_data_0_05_load = load i32 %in_pkts_data_0_05

]]></Node>
<StgValue><ssdm name="in_pkts_data_0_05_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
while.body:12 %in_pkts_data_1_06_load = load i32 %in_pkts_data_1_06

]]></Node>
<StgValue><ssdm name="in_pkts_data_1_06_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
while.body:13 %in_pkts_data_2_07_load = load i32 %in_pkts_data_2_07

]]></Node>
<StgValue><ssdm name="in_pkts_data_2_07_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
while.body:14 %in_pkts_data_3_08_load = load i32 %in_pkts_data_3_08

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_08_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
while.body:16 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="6" op_7_bw="5" op_8_bw="5" op_9_bw="1" op_10_bw="2" op_11_bw="2" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="4" op_19_bw="2" op_20_bw="1" op_21_bw="5" op_22_bw="6" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="6" op_28_bw="6" op_29_bw="5" op_30_bw="5" op_31_bw="1" op_32_bw="1" op_33_bw="2" op_34_bw="2" op_35_bw="4" op_36_bw="4" op_37_bw="4" op_38_bw="4" op_39_bw="0">
<![CDATA[
while.body:17 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_54_1, i32 %in_pkts_data_3_08_load, i32 %in_pkts_data_2_07_load, i32 %in_pkts_data_1_06_load, i32 %in_pkts_data_0_05_load, i6 %in_pkts_dest_3_0118_load, i6 %in_pkts_dest_0_0117_load, i5 %in_pkts_id_3_0116_load, i5 %in_pkts_id_0_0115_load, i1 %in_pkts_last_0_0113_load, i2 %in_pkts_user_3_0112_load, i2 %in_pkts_user_0_0111_load, i4 %in_pkts_strb_3_0110_load, i4 %in_pkts_strb_0_0109_load, i4 %in_pkts_keep_3_0108_load, i4 %in_pkts_keep_0_0107_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %in_pkts_dest_3_1_loc, i6 %in_pkts_dest_0_1_loc, i5 %in_pkts_id_3_1_loc, i5 %in_pkts_id_0_1_loc, i1 %in_pkts_last_3_1_loc, i1 %in_pkts_last_0_1_loc, i2 %in_pkts_user_3_1_loc, i2 %in_pkts_user_0_1_loc, i4 %in_pkts_strb_3_1_loc, i4 %in_pkts_strb_0_1_loc, i4 %in_pkts_keep_3_1_loc, i4 %in_pkts_keep_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="6" op_7_bw="5" op_8_bw="5" op_9_bw="1" op_10_bw="2" op_11_bw="2" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="4" op_19_bw="2" op_20_bw="1" op_21_bw="5" op_22_bw="6" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="6" op_28_bw="6" op_29_bw="5" op_30_bw="5" op_31_bw="1" op_32_bw="1" op_33_bw="2" op_34_bw="2" op_35_bw="4" op_36_bw="4" op_37_bw="4" op_38_bw="4" op_39_bw="0">
<![CDATA[
while.body:17 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_54_1, i32 %in_pkts_data_3_08_load, i32 %in_pkts_data_2_07_load, i32 %in_pkts_data_1_06_load, i32 %in_pkts_data_0_05_load, i6 %in_pkts_dest_3_0118_load, i6 %in_pkts_dest_0_0117_load, i5 %in_pkts_id_3_0116_load, i5 %in_pkts_id_0_0115_load, i1 %in_pkts_last_0_0113_load, i2 %in_pkts_user_3_0112_load, i2 %in_pkts_user_0_0111_load, i4 %in_pkts_strb_3_0110_load, i4 %in_pkts_strb_0_0109_load, i4 %in_pkts_keep_3_0108_load, i4 %in_pkts_keep_0_0107_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %in_pkts_dest_3_1_loc, i6 %in_pkts_dest_0_1_loc, i5 %in_pkts_id_3_1_loc, i5 %in_pkts_id_0_1_loc, i1 %in_pkts_last_3_1_loc, i1 %in_pkts_last_0_1_loc, i2 %in_pkts_user_3_1_loc, i2 %in_pkts_user_0_1_loc, i4 %in_pkts_strb_3_1_loc, i4 %in_pkts_strb_0_1_loc, i4 %in_pkts_keep_3_1_loc, i4 %in_pkts_keep_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:18 %in_pkts_data_3_1_loc_load = load i32 %in_pkts_data_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_data_3_1_loc_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:19 %in_pkts_data_2_1_loc_load = load i32 %in_pkts_data_2_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_data_2_1_loc_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:20 %in_pkts_data_1_1_loc_load = load i32 %in_pkts_data_1_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_data_1_1_loc_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:21 %in_pkts_data_0_1_loc_load = load i32 %in_pkts_data_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_data_0_1_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:34 %empty_49 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="8" op_7_bw="14" op_8_bw="8" op_9_bw="1" op_10_bw="0">
<![CDATA[
while.body:35 %call_ln34 = call void @input_layer, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="16" op_6_bw="8" op_7_bw="14" op_8_bw="8" op_9_bw="1" op_10_bw="0">
<![CDATA[
while.body:35 %call_ln34 = call void @input_layer, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:36 %call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:36 %call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:37 %call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:37 %call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:38 %call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:15 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.body:22 %in_pkts_dest_3_1_loc_load = load i6 %in_pkts_dest_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_1_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.body:23 %in_pkts_dest_0_1_loc_load = load i6 %in_pkts_dest_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_1_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body:24 %in_pkts_id_3_1_loc_load = load i5 %in_pkts_id_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_1_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body:25 %in_pkts_id_0_1_loc_load = load i5 %in_pkts_id_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_1_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.body:26 %in_pkts_last_3_1_loc_load = load i1 %in_pkts_last_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_1_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.body:27 %in_pkts_last_0_1_loc_load = load i1 %in_pkts_last_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_1_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
while.body:28 %in_pkts_user_3_1_loc_load = load i2 %in_pkts_user_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_1_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
while.body:29 %in_pkts_user_0_1_loc_load = load i2 %in_pkts_user_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_1_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body:30 %in_pkts_strb_3_1_loc_load = load i4 %in_pkts_strb_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_1_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body:31 %in_pkts_strb_0_1_loc_load = load i4 %in_pkts_strb_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_1_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body:32 %in_pkts_keep_3_1_loc_load = load i4 %in_pkts_keep_3_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_1_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body:33 %in_pkts_keep_0_1_loc_load = load i4 %in_pkts_keep_0_1_loc

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_1_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="8" op_4_bw="14" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body:38 %call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %BIASES, i14 %WEIGHTS_INDEX, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
while.body:39 %store_ln151 = store i1 %in_pkts_last_0_1_loc_load, i1 %in_pkts_last_0_0113

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
while.body:40 %br_ln151 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body.i:0 %neuron_index = phi i5 %add_i_i132_i, void %for.body.i.split, i5 16, void %while.body

]]></Node>
<StgValue><ssdm name="neuron_index"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:1 %icmp_ln151 = icmp_eq  i5 %neuron_index, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:2 %br_ln151 = br i1 %icmp_ln151, void %for.body.i.split, void %for.inc.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
for.body.i.split:0 %sext_ln151 = sext i5 %neuron_index

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.body.i.split:1 %zext_ln151 = zext i8 %sext_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:4 %BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="BIASES_addr"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
for.body.i.split:5 %BIASES_load = load i8 %BIASES_addr

]]></Node>
<StgValue><ssdm name="BIASES_load"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
for.body.i.split:5 %BIASES_load = load i8 %BIASES_addr

]]></Node>
<StgValue><ssdm name="BIASES_load"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
for.body.i.split:6 %sext_ln153 = sext i8 %BIASES_load

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:7 %NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.body.i.split:8 %store_ln153 = store i16 %sext_ln153, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:9 %WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="8">
<![CDATA[
for.body.i.split:10 %weight_index = load i8 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i.split:11 %add_i_i132_i = add i5 %neuron_index, i5 1

]]></Node>
<StgValue><ssdm name="add_i_i132_i"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="5">
<![CDATA[
for.body.i.split:12 %conv_i109_i_cast_cast = sext i5 %add_i_i132_i

]]></Node>
<StgValue><ssdm name="conv_i109_i_cast_cast"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
for.body.i.split:13 %conv_i109_i_cast_cast_cast = zext i8 %conv_i109_i_cast_cast

]]></Node>
<StgValue><ssdm name="conv_i109_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:14 %WEIGHTS_INDEX_addr_5 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i109_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="8">
<![CDATA[
for.body.i.split:15 %WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_5

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="8">
<![CDATA[
for.body.i.split:10 %weight_index = load i8 %WEIGHTS_INDEX_addr

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="8">
<![CDATA[
for.body.i.split:15 %WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_5

]]></Node>
<StgValue><ssdm name="WEIGHTS_INDEX_load"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="14">
<![CDATA[
for.body.i.split:16 %trunc_ln155 = trunc i14 %weight_index

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="5" op_3_bw="14" op_4_bw="8" op_5_bw="1" op_6_bw="16" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body.i.split:17 %call_ln155 = call void @RNI_Pipeline_WEIGHTS_LOOP_4, i14 %weight_index, i5 %neuron_index, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln155, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln151"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="5" op_3_bw="14" op_4_bw="8" op_5_bw="1" op_6_bw="16" op_7_bw="8" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body.i.split:17 %call_ln155 = call void @RNI_Pipeline_WEIGHTS_LOOP_4, i14 %weight_index, i5 %neuron_index, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln155, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split:18 %br_ln151 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i.i.preheader:0 %call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.preheader:1 %empty_50 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="4" op_9_bw="4" op_10_bw="2" op_11_bw="1" op_12_bw="5" op_13_bw="6" op_14_bw="4" op_15_bw="4" op_16_bw="2" op_17_bw="1" op_18_bw="5" op_19_bw="6" op_20_bw="4" op_21_bw="4" op_22_bw="2" op_23_bw="1" op_24_bw="5" op_25_bw="6" op_26_bw="16" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.inc.i.i.preheader:2 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_197_1, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_1_loc_load, i4 %in_pkts_strb_0_1_loc_load, i2 %in_pkts_user_0_1_loc_load, i1 %in_pkts_last_0_1_loc_load, i5 %in_pkts_id_0_1_loc_load, i6 %in_pkts_dest_0_1_loc_load, i4 %in_pkts_keep_3_1_loc_load, i4 %in_pkts_strb_3_1_loc_load, i2 %in_pkts_user_3_1_loc_load, i1 %in_pkts_last_3_1_loc_load, i5 %in_pkts_id_3_1_loc_load, i6 %in_pkts_dest_3_1_loc_load, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="4" op_9_bw="4" op_10_bw="2" op_11_bw="1" op_12_bw="5" op_13_bw="6" op_14_bw="4" op_15_bw="4" op_16_bw="2" op_17_bw="1" op_18_bw="5" op_19_bw="6" op_20_bw="4" op_21_bw="4" op_22_bw="2" op_23_bw="1" op_24_bw="5" op_25_bw="6" op_26_bw="16" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
for.inc.i.i.preheader:2 %call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_197_1, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_1_loc_load, i4 %in_pkts_strb_0_1_loc_load, i2 %in_pkts_user_0_1_loc_load, i1 %in_pkts_last_0_1_loc_load, i5 %in_pkts_id_0_1_loc_load, i6 %in_pkts_dest_0_1_loc_load, i4 %in_pkts_keep_3_1_loc_load, i4 %in_pkts_strb_3_1_loc_load, i2 %in_pkts_user_3_1_loc_load, i1 %in_pkts_last_3_1_loc_load, i5 %in_pkts_id_3_1_loc_load, i6 %in_pkts_dest_3_1_loc_load, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.preheader:3 %br_ln44 = br i1 %in_pkts_last_3_1_loc_load, void %if.end, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:0 %store_ln30 = store i32 %in_pkts_data_3_1_loc_load, i32 %in_pkts_data_3_08

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:1 %store_ln30 = store i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_2_07

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:2 %store_ln30 = store i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_1_06

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:3 %store_ln30 = store i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_0_05

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.end:4 %store_ln30 = store i6 %in_pkts_dest_3_1_loc_load, i6 %in_pkts_dest_3_0118

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.end:5 %store_ln30 = store i6 %in_pkts_dest_0_1_loc_load, i6 %in_pkts_dest_0_0117

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end:6 %store_ln30 = store i5 %in_pkts_id_3_1_loc_load, i5 %in_pkts_id_3_0116

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end:7 %store_ln30 = store i5 %in_pkts_id_0_1_loc_load, i5 %in_pkts_id_0_0115

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.end:8 %store_ln30 = store i2 %in_pkts_user_3_1_loc_load, i2 %in_pkts_user_3_0112

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.end:9 %store_ln30 = store i2 %in_pkts_user_0_1_loc_load, i2 %in_pkts_user_0_0111

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:10 %store_ln30 = store i4 %in_pkts_strb_3_1_loc_load, i4 %in_pkts_strb_3_0110

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:11 %store_ln30 = store i4 %in_pkts_strb_0_1_loc_load, i4 %in_pkts_strb_0_0109

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:12 %store_ln30 = store i4 %in_pkts_keep_3_1_loc_load, i4 %in_pkts_keep_3_0108

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:13 %store_ln30 = store i4 %in_pkts_keep_0_1_loc_load, i4 %in_pkts_keep_0_0107

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_pkts_last_3_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.end:14 %br_ln30 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
while.end:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
