Cycle 1:
Inst		Issue	Execute	Write
LD R0 10	1			
LD R1 11				
IADD R2 R1 R0				
IMUL R3 R1 R0				
IADD R4 R2 R3				
ST 12 R2				
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=R0 Vj=None Vk=None Qj=None Qk=None Rem=2]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		Load1	Waiting
R1		0	Ready
R2		0	Ready
R3		0	Ready
R4		0	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 2:
Inst		Issue	Execute	Write
LD R0 10	1			
LD R1 11	2			
IADD R2 R1 R0				
IMUL R3 R1 R0				
IADD R4 R2 R3				
ST 12 R2				
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=R0 Vj=None Vk=None Qj=None Qk=None Rem=1]
[Load2: LD dest=R1 Vj=None Vk=None Qj=None Qk=None Rem=2]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		Load1	Waiting
R1		Load2	Waiting
R2		0	Ready
R3		0	Ready
R4		0	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 3:
Inst		Issue	Execute	Write
LD R0 10	1	3		
LD R1 11	2			
IADD R2 R1 R0	3			
IMUL R3 R1 R0				
IADD R4 R2 R3				
ST 12 R2				
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=R0 Vj=None Vk=None Qj=None Qk=None Rem=0]
[Load2: LD dest=R1 Vj=None Vk=None Qj=None Qk=None Rem=1]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: IADD dest=None Vj=None Vk=None Qj=Load2 Qk=Load1 Rem=7]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		Load1	Waiting
R1		Load2	Waiting
R2		IAdd1	Waiting
R3		0	Ready
R4		0	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 4:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3				
ST 12 R2				
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: LD dest=R1 Vj=None Vk=None Qj=None Qk=None Rem=0]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: IADD dest=None Vj=None Vk=10 Qj=Load2 Qk=None Rem=7]
[IAdd2: Free]
[IMul1: IMUL dest=None Vj=None Vk=10 Qj=Load2 Qk=None Rem=13]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		Load2	Waiting
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		0	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 5:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2				
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=6]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=12]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 6:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3				
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: Free]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=5]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=11]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 7:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=4]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=10]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 8:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=3]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=9]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 9:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=2]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=8]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 10:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3			
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=1]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=7]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 11:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=None Vk=None Qj=IAdd1 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: IADD dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=0]
[IAdd2: IADD dest=None Vj=None Vk=None Qj=IAdd1 Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=6]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		IAdd1	Waiting
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 12:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6			
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=21 Vk=None Qj=None Qk=None Rem=1]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=5]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 13:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6	13		
ST 13 R3	7			
ST 14 R4				
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R2 Vj=21 Vk=None Qj=None Qk=None Rem=0]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=4]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 14:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7			
ST 14 R4	14			
LD F0 100				
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=3]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		0	Ready
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 15:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7			
ST 14 R4	14			
LD F0 100	15			
LD F1 101				
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=F0 Vj=None Vk=None Qj=None Qk=None Rem=2]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=2]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		Load1	Waiting (Load1)
F1		0	Ready
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 16:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4			
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7			
ST 14 R4	14			
LD F0 100	15			
LD F1 101	16			
FADD F2 F0 F1				
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=F0 Vj=None Vk=None Qj=None Qk=None Rem=1]
[Load2: LD dest=F1 Vj=None Vk=None Qj=None Qk=None Rem=2]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=1]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		Load1	Waiting (Load1)
F1		Load2	Waiting (Load2)
F2		0	Ready
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 17:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7			
ST 14 R4	14			
LD F0 100	15	17		
LD F1 101	16			
FADD F2 F0 F1	17			
FMUL F3 F2 F0				
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=F0 Vj=None Vk=None Qj=None Qk=None Rem=0]
[Load2: LD dest=F1 Vj=None Vk=None Qj=None Qk=None Rem=1]
[FAdd1: FADD dest=None Vj=None Vk=None Qj=Load1 Qk=Load2 Rem=19]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=None Vk=None Qj=IMul1 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=None Qj=None Qk=IMul1 Rem=7]
[IMul1: IMUL dest=None Vj=11 Vk=10 Qj=None Qk=None Rem=0]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		Load1	Waiting (Load1)
F1		Load2	Waiting (Load2)
F2		FAdd1	Waiting (FAdd1)
F3		0	Ready
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		IMul1	Waiting
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 18:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7			
ST 14 R4	14			
LD F0 100	15	17		18
LD F1 101	16	18		
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3				
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: LD dest=F0 Vj=None Vk=None Qj=None Qk=None Rem=0]
[Load2: LD dest=F1 Vj=None Vk=None Qj=None Qk=None Rem=0]
[FAdd1: FADD dest=None Vj=None Vk=None Qj=Load1 Qk=Load2 Rem=19]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=Load1 Rem=31]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=110 Vk=None Qj=None Qk=None Rem=1]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=6]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		Load1	Waiting (Load1)
F1		Load2	Waiting (Load2)
F2		FAdd1	Waiting (FAdd1)
F3		FMul1	Waiting (FMul1)
F4		0	Ready
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 19:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7	19		
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		19
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4				
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: LD dest=F1 Vj=None Vk=None Qj=None Qk=None Rem=0]
[FAdd1: FADD dest=None Vj=1.0 Vk=None Qj=None Qk=Load2 Rem=19]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=R3 Vj=110 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=5]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		Load2	Waiting (Load2)
F2		FAdd1	Waiting (FAdd1)
F3		FMul1	Waiting (FMul1)
F4		FAdd2	Waiting (FAdd2)
F5		0	Ready
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 20:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		19
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4				
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: LD dest=F1 Vj=None Vk=None Qj=None Qk=None Rem=0]
[FAdd1: FADD dest=None Vj=1.0 Vk=None Qj=None Qk=Load2 Rem=19]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: Free]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=4]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		Load2	Waiting (Load2)
F2		FAdd1	Waiting (FAdd1)
F3		FMul1	Waiting (FMul1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 21:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5				
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=18]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: Free]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=3]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FMul1	Waiting (FMul1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 22:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5				
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=17]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: Free]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: Free]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=2]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		0	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 23:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5			
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2				
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=16]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: Free]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=1]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 24:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=15]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=R4 Vj=None Vk=None Qj=IAdd2 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: IADD dest=None Vj=21 Vk=110 Qj=None Qk=None Rem=0]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		IAdd2	Waiting
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 25:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14			
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=14]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=R4 Vj=131 Vk=None Qj=None Qk=None Rem=1]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 26:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3				
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=13]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=R4 Vj=131 Vk=None Qj=None Qk=None Rem=0]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 27:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=12]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 28:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=11]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 29:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=10]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 30:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=9]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 31:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=8]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 32:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=7]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 33:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=6]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 34:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=5]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 35:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=4]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 36:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=3]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 37:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=2]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 38:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17			
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=1]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 39:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: FADD dest=None Vj=1.0 Vk=2.0 Qj=None Qk=None Rem=0]
[FAdd2: FADD dest=None Vj=None Vk=None Qj=FAdd1 Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=None Vk=1.0 Qj=FAdd1 Qk=None Rem=31]
[FMul2: FMUL dest=None Vj=None Vk=None Qj=FAdd1 Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 40:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=30]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 41:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=29]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 42:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=28]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 43:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=27]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 44:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=26]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 45:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=25]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 46:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=24]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 47:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=23]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 48:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=22]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 49:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=21]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 50:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=20]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 51:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=19]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 52:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=18]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 53:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=17]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 54:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=16]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 55:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=15]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 56:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=14]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 57:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=13]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 58:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=12]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 59:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=11]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 60:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=10]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 61:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=9]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 62:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=8]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 63:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=7]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 64:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=6]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 65:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=5]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 66:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=4]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 67:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=3]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 68:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=2]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 69:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18			
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=1]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 70:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=None Qj=None Qk=FMul1 Rem=19]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: FMUL dest=None Vj=3.0 Vk=1.0 Qj=None Qk=None Rem=0]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 71:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=18]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 72:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=17]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 73:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=16]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 74:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=15]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 75:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=14]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 76:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=13]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 77:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=12]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 78:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=11]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 79:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=10]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 80:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=9]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 81:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=8]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 82:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=7]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 83:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=6]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 84:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=5]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 85:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=4]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 86:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=3]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 87:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=2]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 88:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19			
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=1]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 89:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: FADD dest=None Vj=3.0 Vk=3.0 Qj=None Qk=None Rem=0]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=None Qj=None Qk=FAdd2 Rem=31]
[FMul3: FMUL dest=None Vj=None Vk=None Qj=FMul2 Qk=FAdd2 Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		FAdd2	Waiting (FAdd2)
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 90:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=30]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 91:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=29]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 92:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=28]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 93:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=27]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 94:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=26]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 95:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=25]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 96:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=24]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 97:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=23]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 98:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=22]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 99:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=21]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 100:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=20]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 101:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=19]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 102:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=18]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 103:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=17]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 104:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=16]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 105:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=15]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 106:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=14]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 107:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=13]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 108:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=12]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 109:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=11]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 110:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=10]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 111:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=9]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 112:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=8]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 113:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=7]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 114:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=6]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 115:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=5]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 116:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=4]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 117:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=3]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 118:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=2]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 119:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20			
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=1]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 120:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: FMUL dest=None Vj=3.0 Vk=6.0 Qj=None Qk=None Rem=0]
[FMul3: FMUL dest=None Vj=None Vk=6.0 Qj=FMul2 Qk=None Rem=31]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=None Qj=FMul3 Qk=FMul2 Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		FMul2	Waiting (FMul2)
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 121:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=30]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 122:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=29]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 123:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=28]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 124:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=27]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 125:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=26]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 126:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=25]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 127:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=24]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 128:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=23]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 129:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=22]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 130:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=21]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 131:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=20]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 132:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=19]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 133:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=18]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 134:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=17]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 135:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=16]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 136:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=15]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 137:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=14]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 138:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=13]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 139:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=12]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 140:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=11]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 141:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=10]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 142:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=9]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 143:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=8]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 144:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=7]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 145:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=6]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 146:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=5]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 147:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=4]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 148:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=3]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 149:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=2]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 150:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21			
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=1]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 151:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: FMUL dest=None Vj=18.0 Vk=6.0 Qj=None Qk=None Rem=0]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[FLogic2: FOR dest=None Vj=None Vk=18.0 Qj=FMul3 Qk=None Rem=2]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=None Vk=None Qj=FMul3 Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		FMul3	Waiting (FMul3)
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 152:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22			
FOR F6 F2 F5	23			
ST 102 F2	24			
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=108.0 Vk=18.0 Qj=None Qk=None Rem=1]
[FLogic2: FOR dest=None Vj=108.0 Vk=18.0 Qj=None Qk=None Rem=1]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=108.0 Vk=None Qj=None Qk=None Rem=1]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 153:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		
FOR F6 F2 F5	23	153		
ST 102 F2	24	153		
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: FAND dest=None Vj=108.0 Vk=18.0 Qj=None Qk=None Rem=0]
[FLogic2: FOR dest=None Vj=108.0 Vk=18.0 Qj=None Qk=None Rem=0]
[Store1: ST dest=F3 Vj=None Vk=None Qj=FLogic1 Qk=None Rem=2]
[Store2: ST dest=F2 Vj=108.0 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		FLogic1	Waiting (FLogic1)
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 154:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		154
ST 102 F2	24	153		154
ST 103 F3	27			
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: FOR dest=None Vj=108.0 Vk=18.0 Qj=None Qk=None Rem=0]
[Store1: ST dest=F3 Vj=0 Vk=None Qj=None Qk=None Rem=1]
[Store2: ST dest=F2 Vj=108.0 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		FLogic2	Waiting (FLogic2)
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 155:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		154
ST 103 F3	27	155		
ST 104 F4				
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=F3 Vj=0 Vk=None Qj=None Qk=None Rem=0]
[Store2: ST dest=F2 Vj=108.0 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 156:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		156
ST 104 F4	156			
ST 105 F5				
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=F3 Vj=0 Vk=None Qj=None Qk=None Rem=0]
[Store2: ST dest=F4 Vj=6.0 Vk=None Qj=None Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 157:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156			
ST 105 F5	157			
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=F5 Vj=18.0 Vk=None Qj=None Qk=None Rem=2]
[Store2: ST dest=F4 Vj=6.0 Vk=None Qj=None Qk=None Rem=1]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 158:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156	158		
ST 105 F5	157			
ST 106 F6				

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=F5 Vj=18.0 Vk=None Qj=None Qk=None Rem=1]
[Store2: ST dest=F4 Vj=6.0 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 159:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156	158		159
ST 105 F5	157	159		
ST 106 F6	159			

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: ST dest=F5 Vj=18.0 Vk=None Qj=None Qk=None Rem=0]
[Store2: ST dest=F6 Vj=126 Vk=None Qj=None Qk=None Rem=2]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 160:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156	158		159
ST 105 F5	157	159		160
ST 106 F6	159			

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: ST dest=F6 Vj=126 Vk=None Qj=None Qk=None Rem=1]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 161:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156	158		159
ST 105 F5	157	159		160
ST 106 F6	159	161		

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: ST dest=F6 Vj=126 Vk=None Qj=None Qk=None Rem=0]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
Cycle 162:
Inst		Issue	Execute	Write
LD R0 10	1	3		4
LD R1 11	2	4		5
IADD R2 R1 R0	3	11		12
IMUL R3 R1 R0	4	17		18
IADD R4 R2 R3	5	24		25
ST 12 R2	6	13		14
ST 13 R3	7	19		20
ST 14 R4	14	26		27
LD F0 100	15	17		19
LD F1 101	16	18		21
FADD F2 F0 F1	17	39		40
FMUL F3 F2 F0	18	70		71
FADD F4 F2 F3	19	89		90
FMUL F5 F2 F4	20	120		121
FMUL F2 F5 F4	21	151		152
FAND F3 F2 F5	22	153		154
FOR F6 F2 F5	23	153		155
ST 102 F2	24	153		156
ST 103 F3	27	155		157
ST 104 F4	156	158		159
ST 105 F5	157	159		160
ST 106 F6	159	161		162

Reservation Stations and Buffers:
[Load1: Free]
[Load2: Free]
[FAdd1: Free]
[FAdd2: Free]
[FAdd3: Free]
[FAdd4: Free]
[FMul1: Free]
[FMul2: Free]
[FMul3: Free]
[FMul4: Free]
[FLogic1: Free]
[FLogic2: Free]
[Store1: Free]
[Store2: Free]
[IAdd1: Free]
[IAdd2: Free]
[IMul1: Free]
[IMul2: Free]
[ILogic1: Free]
[ILogic2: Free]
FP Register Status:
Register	Value	Status
F0		1.0	Ready
F1		2.0	Ready
F2		108.0	Ready
F3		0	Ready
F4		6.0	Ready
F5		18.0	Ready
F6		126	Ready
F7		0	Ready
F8		0	Ready
F9		0	Ready
F10		0	Ready
F11		0	Ready
F12		0	Ready
F13		0	Ready
F14		0	Ready
F15		0	Ready

Integer Register Status:
Register	Value	Status
R0		10	Ready
R1		11	Ready
R2		21	Ready
R3		110	Ready
R4		131	Ready
R5		0	Ready
R6		0	Ready
R7		0	Ready
R8		0	Ready
R9		0	Ready
R10		0	Ready
R11		0	Ready
R12		0	Ready
R13		0	Ready
R14		0	Ready
R15		0	Ready


Memory Snapshot (first 10 locations):
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
--------------------------------------------------
