Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Feb 28 08:53:35 2017
| Host             : gregbox running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file full_system_wrapper_power_routed.rpt -pb full_system_wrapper_power_summary_routed.pb -rpx full_system_wrapper_power_routed.rpx
| Design           : full_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.765 |
| Dynamic (W)              | 1.606 |
| Device Static (W)        | 0.158 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.6  |
| Junction Temperature (C) | 45.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        3 |       --- |             --- |
| Slice Logic              |     0.022 |    20936 |       --- |             --- |
|   LUT as Logic           |     0.019 |     8693 |     53200 |           16.34 |
|   CARRY4                 |     0.003 |     1246 |     13300 |            9.37 |
|   Register               |    <0.001 |     8453 |    106400 |            7.94 |
|   LUT as Distributed RAM |    <0.001 |      160 |     17400 |            0.92 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   F7/F8 Muxes            |    <0.001 |        1 |     53200 |           <0.01 |
|   Others                 |     0.000 |      327 |       --- |             --- |
| Signals                  |     0.026 |    14907 |       --- |             --- |
| I/O                      |     0.005 |       25 |       200 |           12.50 |
| PS7                      |     1.527 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.765 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.074 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.723 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                         | Constraint (ns) |
+------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0 | full_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| full_system_wrapper                                                         |     1.606 |
|   full_system_i                                                             |     1.602 |
|     Decision_0                                                              |     0.014 |
|       inst                                                                  |     0.014 |
|         Decision_AXILiteS_s_axi_U                                           |     0.001 |
|         recentABools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentVBools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentdatapoints_data_U                                             |    <0.001 |
|           Decision_recentdatapoints_data_ram_U                              |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__15                                            |    <0.001 |
|             ram_reg_0_15_0_0__16                                            |    <0.001 |
|             ram_reg_0_15_0_0__17                                            |    <0.001 |
|             ram_reg_0_15_0_0__18                                            |    <0.001 |
|             ram_reg_0_15_0_0__19                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__20                                            |    <0.001 |
|             ram_reg_0_15_0_0__21                                            |    <0.001 |
|             ram_reg_0_15_0_0__22                                            |    <0.001 |
|             ram_reg_0_15_0_0__23                                            |    <0.001 |
|             ram_reg_0_15_0_0__24                                            |    <0.001 |
|             ram_reg_0_15_0_0__25                                            |    <0.001 |
|             ram_reg_0_15_0_0__26                                            |    <0.001 |
|             ram_reg_0_15_0_0__27                                            |    <0.001 |
|             ram_reg_0_15_0_0__28                                            |    <0.001 |
|             ram_reg_0_15_0_0__29                                            |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__30                                            |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|     Decision_1                                                              |     0.014 |
|       inst                                                                  |     0.014 |
|         Decision_AXILiteS_s_axi_U                                           |     0.001 |
|         recentABools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentVBools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentdatapoints_data_U                                             |    <0.001 |
|           Decision_recentdatapoints_data_ram_U                              |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__15                                            |    <0.001 |
|             ram_reg_0_15_0_0__16                                            |    <0.001 |
|             ram_reg_0_15_0_0__17                                            |    <0.001 |
|             ram_reg_0_15_0_0__18                                            |    <0.001 |
|             ram_reg_0_15_0_0__19                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__20                                            |    <0.001 |
|             ram_reg_0_15_0_0__21                                            |    <0.001 |
|             ram_reg_0_15_0_0__22                                            |    <0.001 |
|             ram_reg_0_15_0_0__23                                            |    <0.001 |
|             ram_reg_0_15_0_0__24                                            |    <0.001 |
|             ram_reg_0_15_0_0__25                                            |    <0.001 |
|             ram_reg_0_15_0_0__26                                            |    <0.001 |
|             ram_reg_0_15_0_0__27                                            |    <0.001 |
|             ram_reg_0_15_0_0__28                                            |    <0.001 |
|             ram_reg_0_15_0_0__29                                            |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__30                                            |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|     Decision_2                                                              |     0.014 |
|       inst                                                                  |     0.014 |
|         Decision_AXILiteS_s_axi_U                                           |     0.001 |
|         recentABools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentVBools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentdatapoints_data_U                                             |    <0.001 |
|           Decision_recentdatapoints_data_ram_U                              |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__15                                            |    <0.001 |
|             ram_reg_0_15_0_0__16                                            |    <0.001 |
|             ram_reg_0_15_0_0__17                                            |    <0.001 |
|             ram_reg_0_15_0_0__18                                            |    <0.001 |
|             ram_reg_0_15_0_0__19                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__20                                            |    <0.001 |
|             ram_reg_0_15_0_0__21                                            |    <0.001 |
|             ram_reg_0_15_0_0__22                                            |    <0.001 |
|             ram_reg_0_15_0_0__23                                            |    <0.001 |
|             ram_reg_0_15_0_0__24                                            |    <0.001 |
|             ram_reg_0_15_0_0__25                                            |    <0.001 |
|             ram_reg_0_15_0_0__26                                            |    <0.001 |
|             ram_reg_0_15_0_0__27                                            |    <0.001 |
|             ram_reg_0_15_0_0__28                                            |    <0.001 |
|             ram_reg_0_15_0_0__29                                            |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__30                                            |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|     Decision_3                                                              |     0.014 |
|       inst                                                                  |     0.014 |
|         Decision_AXILiteS_s_axi_U                                           |     0.001 |
|         recentABools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentVBools_data_U                                                 |    <0.001 |
|           Decision_recentVBools_data_ram_U                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|         recentdatapoints_data_U                                             |    <0.001 |
|           Decision_recentdatapoints_data_ram_U                              |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__15                                            |    <0.001 |
|             ram_reg_0_15_0_0__16                                            |    <0.001 |
|             ram_reg_0_15_0_0__17                                            |    <0.001 |
|             ram_reg_0_15_0_0__18                                            |    <0.001 |
|             ram_reg_0_15_0_0__19                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__20                                            |    <0.001 |
|             ram_reg_0_15_0_0__21                                            |    <0.001 |
|             ram_reg_0_15_0_0__22                                            |    <0.001 |
|             ram_reg_0_15_0_0__23                                            |    <0.001 |
|             ram_reg_0_15_0_0__24                                            |    <0.001 |
|             ram_reg_0_15_0_0__25                                            |    <0.001 |
|             ram_reg_0_15_0_0__26                                            |    <0.001 |
|             ram_reg_0_15_0_0__27                                            |    <0.001 |
|             ram_reg_0_15_0_0__28                                            |    <0.001 |
|             ram_reg_0_15_0_0__29                                            |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__30                                            |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|     axi_btns                                                                |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                  |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                       |    <0.001 |
|     axi_max11100_0                                                          |     0.002 |
|       U0                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         USER_LOGIC_I                                                        |     0.001 |
|     axi_max11100_1                                                          |     0.002 |
|       U0                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         USER_LOGIC_I                                                        |     0.001 |
|     axi_max11100_2                                                          |     0.002 |
|       U0                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         USER_LOGIC_I                                                        |     0.001 |
|     axi_max11100_3                                                          |     0.002 |
|       U0                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         USER_LOGIC_I                                                        |     0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|         TC_CORE_I                                                           |     0.003 |
|           COUNTER_0_I                                                       |    <0.001 |
|             COUNTER_I                                                       |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.002 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |     0.000 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     processing_system7_0                                                    |     1.530 |
|       inst                                                                  |     1.530 |
|     processing_system7_0_axi_periph                                         |     0.006 |
|       s00_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |     0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |     0.002 |
|         inst                                                                |     0.002 |
|           gen_sasd.crossbar_sasd_0                                          |     0.002 |
|             addr_arbiter_inst                                               |     0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_processing_system7_0_100M                                           |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|     stim                                                                    |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|     xlconcat_0                                                              |     0.000 |
+-----------------------------------------------------------------------------+-----------+


