###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        63071   # Number of WRITE/WRITEP commands
num_reads_done                 =       491853   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       384831   # Number of read row buffer hits
num_read_cmds                  =       491857   # Number of READ/READP commands
num_writes_done                =        63083   # Number of read requests issued
num_write_row_hits             =        42755   # Number of write row buffer hits
num_act_cmds                   =       127791   # Number of ACT commands
num_pre_cmds                   =       127760   # Number of PRE commands
num_ondemand_pres              =       106893   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9266745   # Cyles of rank active rank.0
rank_active_cycles.1           =      8964797   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       733255   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1035203   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       512339   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6285   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3358   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6176   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4847   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          519   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          282   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          463   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          833   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          962   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18879   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           75   # Write cmd latency (cycles)
write_latency[40-59]           =          108   # Write cmd latency (cycles)
write_latency[60-79]           =          254   # Write cmd latency (cycles)
write_latency[80-99]           =          483   # Write cmd latency (cycles)
write_latency[100-119]         =          791   # Write cmd latency (cycles)
write_latency[120-139]         =         1475   # Write cmd latency (cycles)
write_latency[140-159]         =         2047   # Write cmd latency (cycles)
write_latency[160-179]         =         2610   # Write cmd latency (cycles)
write_latency[180-199]         =         2870   # Write cmd latency (cycles)
write_latency[200-]            =        52357   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       220994   # Read request latency (cycles)
read_latency[40-59]            =        64357   # Read request latency (cycles)
read_latency[60-79]            =        69191   # Read request latency (cycles)
read_latency[80-99]            =        26296   # Read request latency (cycles)
read_latency[100-119]          =        20011   # Read request latency (cycles)
read_latency[120-139]          =        15335   # Read request latency (cycles)
read_latency[140-159]          =         9346   # Read request latency (cycles)
read_latency[160-179]          =         7202   # Read request latency (cycles)
read_latency[180-199]          =         5677   # Read request latency (cycles)
read_latency[200-]             =        53444   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.1485e+08   # Write energy
read_energy                    =  1.98317e+09   # Read energy
act_energy                     =  3.49636e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.51962e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.96897e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78245e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59403e+09   # Active standby energy rank.1
average_read_latency           =      98.9802   # Average read request latency (cycles)
average_interarrival           =      18.0198   # Average request interarrival latency (cycles)
total_energy                   =  1.55776e+10   # Total energy (pJ)
average_power                  =      1557.76   # Average power (mW)
average_bandwidth              =      4.73545   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        75918   # Number of WRITE/WRITEP commands
num_reads_done                 =       564486   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       442107   # Number of read row buffer hits
num_read_cmds                  =       564488   # Number of READ/READP commands
num_writes_done                =        75934   # Number of read requests issued
num_write_row_hits             =        46953   # Number of write row buffer hits
num_act_cmds                   =       151956   # Number of ACT commands
num_pre_cmds                   =       151927   # Number of PRE commands
num_ondemand_pres              =       128587   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9069592   # Cyles of rank active rank.0
rank_active_cycles.1           =      9086156   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       930408   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       913844   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       599170   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5014   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3389   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6631   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4263   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          448   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          293   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          481   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          887   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          942   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18906   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           64   # Write cmd latency (cycles)
write_latency[40-59]           =           69   # Write cmd latency (cycles)
write_latency[60-79]           =          169   # Write cmd latency (cycles)
write_latency[80-99]           =          389   # Write cmd latency (cycles)
write_latency[100-119]         =          689   # Write cmd latency (cycles)
write_latency[120-139]         =         1347   # Write cmd latency (cycles)
write_latency[140-159]         =         1882   # Write cmd latency (cycles)
write_latency[160-179]         =         2606   # Write cmd latency (cycles)
write_latency[180-199]         =         3003   # Write cmd latency (cycles)
write_latency[200-]            =        65699   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       227990   # Read request latency (cycles)
read_latency[40-59]            =        76697   # Read request latency (cycles)
read_latency[60-79]            =        78130   # Read request latency (cycles)
read_latency[80-99]            =        33410   # Read request latency (cycles)
read_latency[100-119]          =        24610   # Read request latency (cycles)
read_latency[120-139]          =        19714   # Read request latency (cycles)
read_latency[140-159]          =        12392   # Read request latency (cycles)
read_latency[160-179]          =         9580   # Read request latency (cycles)
read_latency[180-199]          =         7681   # Read request latency (cycles)
read_latency[200-]             =        74282   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.78983e+08   # Write energy
read_energy                    =  2.27602e+09   # Read energy
act_energy                     =  4.15752e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.46596e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.38645e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65943e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66976e+09   # Active standby energy rank.1
average_read_latency           =      113.638   # Average read request latency (cycles)
average_interarrival           =      15.6146   # Average request interarrival latency (cycles)
total_energy                   =  1.59898e+10   # Total energy (pJ)
average_power                  =      1598.98   # Average power (mW)
average_bandwidth              =      5.46492   # Average bandwidth
