{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761709177808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 22:39:37 2025 " "Processing started: Tue Oct 28 22:39:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761709177810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761709177810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761709177810 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761709179587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761709180704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761709180704 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761709180737 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761709180737 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761709185453 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761709186800 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761709186847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761709206014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761709206014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.135 " "Worst-case setup slack is -21.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.135         -381453.097 iCLK  " "  -21.135         -381453.097 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709206019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.154 " "Worst-case hold slack is 1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 iCLK  " "    1.154               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709206558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709206576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709206593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709206645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709206645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.135 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210414 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709210414 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -21.135 (VIOLATED) " "Path #1: Setup slack is -21.135 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      3.060  R        clock network delay " "     3.060      3.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.232     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "     3.292      0.232     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q " "     3.292      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.346 FF    IC  s_IMemAddr\[4\]~7\|datad " "     3.638      0.346 FF    IC  s_IMemAddr\[4\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.763      0.125 FF  CELL  s_IMemAddr\[4\]~7\|combout " "     3.763      0.125 FF  CELL  s_IMemAddr\[4\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.729      1.966 FF    IC  IMem\|ram~40878\|dataa " "     5.729      1.966 FF    IC  IMem\|ram~40878\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.153      0.424 FF  CELL  IMem\|ram~40878\|combout " "     6.153      0.424 FF  CELL  IMem\|ram~40878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.422      0.269 FF    IC  IMem\|ram~40879\|datab " "     6.422      0.269 FF    IC  IMem\|ram~40879\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.811      0.389 FR  CELL  IMem\|ram~40879\|combout " "     6.811      0.389 FR  CELL  IMem\|ram~40879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.185      0.374 RR    IC  IMem\|ram~40882\|datac " "     7.185      0.374 RR    IC  IMem\|ram~40882\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.287 RR  CELL  IMem\|ram~40882\|combout " "     7.472      0.287 RR  CELL  IMem\|ram~40882\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.202      2.730 RR    IC  IMem\|ram~40885\|datad " "    10.202      2.730 RR    IC  IMem\|ram~40885\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      0.139 RF  CELL  IMem\|ram~40885\|combout " "    10.341      0.139 RF  CELL  IMem\|ram~40885\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.569      0.228 FF    IC  IMem\|ram~40896\|datad " "    10.569      0.228 FF    IC  IMem\|ram~40896\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.694      0.125 FF  CELL  IMem\|ram~40896\|combout " "    10.694      0.125 FF  CELL  IMem\|ram~40896\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.925      0.231 FF    IC  IMem\|ram~40907\|datac " "    10.925      0.231 FF    IC  IMem\|ram~40907\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.206      0.281 FF  CELL  IMem\|ram~40907\|combout " "    11.206      0.281 FF  CELL  IMem\|ram~40907\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.013      1.807 FF    IC  IMem\|ram~40950\|datad " "    13.013      1.807 FF    IC  IMem\|ram~40950\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.138      0.125 FF  CELL  IMem\|ram~40950\|combout " "    13.138      0.125 FF  CELL  IMem\|ram~40950\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.366      0.228 FF    IC  IMem\|ram~40993\|datad " "    13.366      0.228 FF    IC  IMem\|ram~40993\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.491      0.125 FF  CELL  IMem\|ram~40993\|combout " "    13.491      0.125 FF  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.767      0.276 FF    IC  IMem\|ram~40994\|dataa " "    13.767      0.276 FF    IC  IMem\|ram~40994\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.167      0.400 FF  CELL  IMem\|ram~40994\|combout " "    14.167      0.400 FF  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.038      0.871 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac " "    15.038      0.871 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.319      0.281 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout " "    15.319      0.281 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.547      0.228 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad " "    15.547      0.228 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.697      0.150 FR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout " "    15.697      0.150 FR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.471      3.774 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad " "    19.471      3.774 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.626      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout " "    19.626      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.831      0.205 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad " "    19.831      0.205 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.986      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout " "    19.986      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.012      1.026 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad " "    21.012      1.026 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.167      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout " "    21.167      0.155 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.371      0.204 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad " "    21.371      0.204 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.510      0.139 RF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout " "    21.510      0.139 RF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.765      0.255 FF    IC  u_processor\|s_ALUIn1\[21\]~0\|datac " "    21.765      0.255 FF    IC  u_processor\|s_ALUIn1\[21\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.045      0.280 FF  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout " "    22.045      0.280 FF  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.368      0.323 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa " "    22.368      0.323 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.792      0.424 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout " "    22.792      0.424 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.555      0.763 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa " "    23.555      0.763 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.979      0.424 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout " "    23.979      0.424 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.280      0.301 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa " "    24.280      0.301 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.686      0.406 FR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout " "    24.686      0.406 FR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.889      0.203 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad " "    24.889      0.203 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.044      0.155 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout " "    25.044      0.155 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.279      0.235 RR    IC  u_processor\|u_alu\|Mux29~2\|datad " "    25.279      0.235 RR    IC  u_processor\|u_alu\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.418      0.139 RF  CELL  u_processor\|u_alu\|Mux29~2\|combout " "    25.418      0.139 RF  CELL  u_processor\|u_alu\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.650      0.232 FF    IC  u_processor\|u_alu\|Mux29~3\|datac " "    25.650      0.232 FF    IC  u_processor\|u_alu\|Mux29~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.931      0.281 FF  CELL  u_processor\|u_alu\|Mux29~3\|combout " "    25.931      0.281 FF  CELL  u_processor\|u_alu\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.296      0.365 FF    IC  u_processor\|u_alu\|Mux29~4\|datad " "    26.296      0.365 FF    IC  u_processor\|u_alu\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.421      0.125 FF  CELL  u_processor\|u_alu\|Mux29~4\|combout " "    26.421      0.125 FF  CELL  u_processor\|u_alu\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.648      0.227 FF    IC  u_processor\|u_alu\|Mux29~5\|datad " "    26.648      0.227 FF    IC  u_processor\|u_alu\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.798      0.150 FR  CELL  u_processor\|u_alu\|Mux29~5\|combout " "    26.798      0.150 FR  CELL  u_processor\|u_alu\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.004      0.206 RR    IC  u_processor\|u_alu\|Mux29~6\|datad " "    27.004      0.206 RR    IC  u_processor\|u_alu\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.159      0.155 RR  CELL  u_processor\|u_alu\|Mux29~6\|combout " "    27.159      0.155 RR  CELL  u_processor\|u_alu\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.366      0.207 RR    IC  u_processor\|u_alu\|Mux29~7\|datad " "    27.366      0.207 RR    IC  u_processor\|u_alu\|Mux29~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.521      0.155 RR  CELL  u_processor\|u_alu\|Mux29~7\|combout " "    27.521      0.155 RR  CELL  u_processor\|u_alu\|Mux29~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.536      2.015 RR    IC  DMem\|ram~33565\|datad " "    29.536      2.015 RR    IC  DMem\|ram~33565\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.691      0.155 RR  CELL  DMem\|ram~33565\|combout " "    29.691      0.155 RR  CELL  DMem\|ram~33565\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.893      0.202 RR    IC  DMem\|ram~33566\|datac " "    29.893      0.202 RR    IC  DMem\|ram~33566\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.180      0.287 RR  CELL  DMem\|ram~33566\|combout " "    30.180      0.287 RR  CELL  DMem\|ram~33566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.972      5.792 RR    IC  DMem\|ram~33569\|datab " "    35.972      5.792 RR    IC  DMem\|ram~33569\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.374      0.402 RR  CELL  DMem\|ram~33569\|combout " "    36.374      0.402 RR  CELL  DMem\|ram~33569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.575      0.201 RR    IC  DMem\|ram~33572\|datac " "    36.575      0.201 RR    IC  DMem\|ram~33572\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.842      0.267 RF  CELL  DMem\|ram~33572\|combout " "    36.842      0.267 RF  CELL  DMem\|ram~33572\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.069      0.227 FF    IC  DMem\|ram~33573\|datad " "    37.069      0.227 FF    IC  DMem\|ram~33573\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.194      0.125 FF  CELL  DMem\|ram~33573\|combout " "    37.194      0.125 FF  CELL  DMem\|ram~33573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.425      0.231 FF    IC  DMem\|ram~33584\|datac " "    37.425      0.231 FF    IC  DMem\|ram~33584\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.706      0.281 FF  CELL  DMem\|ram~33584\|combout " "    37.706      0.281 FF  CELL  DMem\|ram~33584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.975      0.269 FF    IC  DMem\|ram~33627\|datab " "    37.975      0.269 FF    IC  DMem\|ram~33627\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.400      0.425 FF  CELL  DMem\|ram~33627\|combout " "    38.400      0.425 FF  CELL  DMem\|ram~33627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.627      0.227 FF    IC  DMem\|ram~33670\|datad " "    38.627      0.227 FF    IC  DMem\|ram~33670\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.777      0.150 FR  CELL  DMem\|ram~33670\|combout " "    38.777      0.150 FR  CELL  DMem\|ram~33670\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.514      0.737 RR    IC  DMem\|ram~34182\|datac " "    39.514      0.737 RR    IC  DMem\|ram~34182\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.801      0.287 RR  CELL  DMem\|ram~34182\|combout " "    39.801      0.287 RR  CELL  DMem\|ram~34182\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.033      0.232 RR    IC  u_processor\|Mux23~1\|datac " "    40.033      0.232 RR    IC  u_processor\|Mux23~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.320      0.287 RR  CELL  u_processor\|Mux23~1\|combout " "    40.320      0.287 RR  CELL  u_processor\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.270      0.950 RR    IC  u_processor\|s_WriteData\[10\]~49\|datad " "    41.270      0.950 RR    IC  u_processor\|s_WriteData\[10\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.425      0.155 RR  CELL  u_processor\|s_WriteData\[10\]~49\|combout " "    41.425      0.155 RR  CELL  u_processor\|s_WriteData\[10\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.824      0.399 RR    IC  u_processor\|s_WriteData\[10\]~50\|datad " "    41.824      0.399 RR    IC  u_processor\|s_WriteData\[10\]~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.979      0.155 RR  CELL  u_processor\|s_WriteData\[10\]~50\|combout " "    41.979      0.155 RR  CELL  u_processor\|s_WriteData\[10\]~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.207      2.228 RR    IC  u_processor\|u_regfile\|\\gen_regs:26:RX\|\\gen_bits:10:u_ff\|s_Q\|asdata " "    44.207      2.228 RR    IC  u_processor\|u_regfile\|\\gen_regs:26:RX\|\\gen_bits:10:u_ff\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.613      0.406 RR  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "    44.613      0.406 RR  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.472      3.472  R        clock network delay " "    23.472      3.472  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.480      0.008           clock pessimism removed " "    23.480      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.460     -0.020           clock uncertainty " "    23.460     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.478      0.018     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "    23.478      0.018     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.613 " "Data Arrival Time  :    44.613" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.478 " "Data Required Time :    23.478" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -21.135 (VIOLATED) " "Slack              :   -21.135 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210417 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709210417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.154 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.154" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709210868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.154  " "Path #1: Hold slack is 1.154 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      3.391  R        clock network delay " "     3.391      3.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.232     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "     3.623      0.232     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.000 FF  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q " "     3.623      0.000 FF  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.000 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac " "     3.623      0.000 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.984      0.361 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout " "     3.984      0.361 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.201      0.217 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad " "     4.201      0.217 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.321      0.120 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout " "     4.321      0.120 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.321      0.000 FF    IC  DMem\|ram~32796\|d " "     4.321      0.000 FF    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.397      0.076 FF  CELL  mem:DMem\|ram~32796 " "     4.397      0.076 FF  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      3.089  R        clock network delay " "     3.089      3.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057     -0.032           clock pessimism removed " "     3.057     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.000           clock uncertainty " "     3.057      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.243      0.186      uTh  mem:DMem\|ram~32796 " "     3.243      0.186      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.397 " "Data Arrival Time  :     4.397" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.243 " "Data Required Time :     3.243" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.154  " "Slack              :     1.154 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709210868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709210868 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761709210870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761709211013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761709217497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761709221082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761709221082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.983 " "Worst-case setup slack is -17.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.983         -296669.754 iCLK  " "  -17.983         -296669.754 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709221087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.035 " "Worst-case hold slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 iCLK  " "    1.035               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709221492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709221500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709221507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709221558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709221558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.983 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225533 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709225533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.983 (VIOLATED) " "Path #1: Setup slack is -17.983 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      2.775  R        clock network delay " "     2.775      2.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.988      0.213     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "     2.988      0.213     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.988      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q " "     2.988      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.313 FF    IC  s_IMemAddr\[4\]~7\|datad " "     3.301      0.313 FF    IC  s_IMemAddr\[4\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.110 FF  CELL  s_IMemAddr\[4\]~7\|combout " "     3.411      0.110 FF  CELL  s_IMemAddr\[4\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.173      1.762 FF    IC  IMem\|ram~40878\|dataa " "     5.173      1.762 FF    IC  IMem\|ram~40878\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.550      0.377 FF  CELL  IMem\|ram~40878\|combout " "     5.550      0.377 FF  CELL  IMem\|ram~40878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.793      0.243 FF    IC  IMem\|ram~40879\|datab " "     5.793      0.243 FF    IC  IMem\|ram~40879\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.136      0.343 FR  CELL  IMem\|ram~40879\|combout " "     6.136      0.343 FR  CELL  IMem\|ram~40879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.490      0.354 RR    IC  IMem\|ram~40882\|datac " "     6.490      0.354 RR    IC  IMem\|ram~40882\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.755      0.265 RR  CELL  IMem\|ram~40882\|combout " "     6.755      0.265 RR  CELL  IMem\|ram~40882\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.335      2.580 RR    IC  IMem\|ram~40885\|datad " "     9.335      2.580 RR    IC  IMem\|ram~40885\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.479      0.144 RR  CELL  IMem\|ram~40885\|combout " "     9.479      0.144 RR  CELL  IMem\|ram~40885\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.668      0.189 RR    IC  IMem\|ram~40896\|datad " "     9.668      0.189 RR    IC  IMem\|ram~40896\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.812      0.144 RR  CELL  IMem\|ram~40896\|combout " "     9.812      0.144 RR  CELL  IMem\|ram~40896\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.995      0.183 RR    IC  IMem\|ram~40907\|datac " "     9.995      0.183 RR    IC  IMem\|ram~40907\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.260      0.265 RR  CELL  IMem\|ram~40907\|combout " "    10.260      0.265 RR  CELL  IMem\|ram~40907\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.900      1.640 RR    IC  IMem\|ram~40950\|datad " "    11.900      1.640 RR    IC  IMem\|ram~40950\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.044      0.144 RR  CELL  IMem\|ram~40950\|combout " "    12.044      0.144 RR  CELL  IMem\|ram~40950\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.233      0.189 RR    IC  IMem\|ram~40993\|datad " "    12.233      0.189 RR    IC  IMem\|ram~40993\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.358      0.125 RF  CELL  IMem\|ram~40993\|combout " "    12.358      0.125 RF  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.607      0.249 FF    IC  IMem\|ram~40994\|dataa " "    12.607      0.249 FF    IC  IMem\|ram~40994\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.964      0.357 FF  CELL  IMem\|ram~40994\|combout " "    12.964      0.357 FF  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.744      0.780 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac " "    13.744      0.780 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.996      0.252 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout " "    13.996      0.252 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.203      0.207 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad " "    14.203      0.207 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.337      0.134 FR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout " "    14.337      0.134 FR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.879      3.542 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad " "    17.879      3.542 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.023      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout " "    18.023      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.212      0.189 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad " "    18.212      0.189 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.356      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout " "    18.356      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.312      0.956 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad " "    19.312      0.956 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.456      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout " "    19.456      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.644      0.188 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad " "    19.644      0.188 RR    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.788      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout " "    19.788      0.144 RR  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.994      0.206 RR    IC  u_processor\|s_ALUIn1\[21\]~0\|datac " "    19.994      0.206 RR    IC  u_processor\|s_ALUIn1\[21\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.259      0.265 RR  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout " "    20.259      0.265 RR  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.519      0.260 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa " "    20.519      0.260 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.899      0.380 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout " "    20.899      0.380 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.621      0.722 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa " "    21.621      0.722 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.979      0.358 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout " "    21.979      0.358 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.221      0.242 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa " "    22.221      0.242 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.613      0.392 RF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout " "    22.613      0.392 RF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.819      0.206 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad " "    22.819      0.206 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.929      0.110 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout " "    22.929      0.110 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.167      0.238 FF    IC  u_processor\|u_alu\|Mux29~2\|datad " "    23.167      0.238 FF    IC  u_processor\|u_alu\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.301      0.134 FR  CELL  u_processor\|u_alu\|Mux29~2\|combout " "    23.301      0.134 FR  CELL  u_processor\|u_alu\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.485      0.184 RR    IC  u_processor\|u_alu\|Mux29~3\|datac " "    23.485      0.184 RR    IC  u_processor\|u_alu\|Mux29~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.750      0.265 RR  CELL  u_processor\|u_alu\|Mux29~3\|combout " "    23.750      0.265 RR  CELL  u_processor\|u_alu\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.104      0.354 RR    IC  u_processor\|u_alu\|Mux29~4\|datad " "    24.104      0.354 RR    IC  u_processor\|u_alu\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.248      0.144 RR  CELL  u_processor\|u_alu\|Mux29~4\|combout " "    24.248      0.144 RR  CELL  u_processor\|u_alu\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.436      0.188 RR    IC  u_processor\|u_alu\|Mux29~5\|datad " "    24.436      0.188 RR    IC  u_processor\|u_alu\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.580      0.144 RR  CELL  u_processor\|u_alu\|Mux29~5\|combout " "    24.580      0.144 RR  CELL  u_processor\|u_alu\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.770      0.190 RR    IC  u_processor\|u_alu\|Mux29~6\|datad " "    24.770      0.190 RR    IC  u_processor\|u_alu\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.914      0.144 RR  CELL  u_processor\|u_alu\|Mux29~6\|combout " "    24.914      0.144 RR  CELL  u_processor\|u_alu\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.105      0.191 RR    IC  u_processor\|u_alu\|Mux29~7\|datad " "    25.105      0.191 RR    IC  u_processor\|u_alu\|Mux29~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.249      0.144 RR  CELL  u_processor\|u_alu\|Mux29~7\|combout " "    25.249      0.144 RR  CELL  u_processor\|u_alu\|Mux29~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.141      1.892 RR    IC  DMem\|ram~33565\|datad " "    27.141      1.892 RR    IC  DMem\|ram~33565\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.285      0.144 RR  CELL  DMem\|ram~33565\|combout " "    27.285      0.144 RR  CELL  DMem\|ram~33565\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.470      0.185 RR    IC  DMem\|ram~33566\|datac " "    27.470      0.185 RR    IC  DMem\|ram~33566\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.735      0.265 RR  CELL  DMem\|ram~33566\|combout " "    27.735      0.265 RR  CELL  DMem\|ram~33566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.168      5.433 RR    IC  DMem\|ram~33569\|datab " "    33.168      5.433 RR    IC  DMem\|ram~33569\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.537      0.369 RR  CELL  DMem\|ram~33569\|combout " "    33.537      0.369 RR  CELL  DMem\|ram~33569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.721      0.184 RR    IC  DMem\|ram~33572\|datac " "    33.721      0.184 RR    IC  DMem\|ram~33572\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.986      0.265 RR  CELL  DMem\|ram~33572\|combout " "    33.986      0.265 RR  CELL  DMem\|ram~33572\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.174      0.188 RR    IC  DMem\|ram~33573\|datad " "    34.174      0.188 RR    IC  DMem\|ram~33573\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.318      0.144 RR  CELL  DMem\|ram~33573\|combout " "    34.318      0.144 RR  CELL  DMem\|ram~33573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.501      0.183 RR    IC  DMem\|ram~33584\|datac " "    34.501      0.183 RR    IC  DMem\|ram~33584\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.746      0.245 RF  CELL  DMem\|ram~33584\|combout " "    34.746      0.245 RF  CELL  DMem\|ram~33584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.990      0.244 FF    IC  DMem\|ram~33627\|datab " "    34.990      0.244 FF    IC  DMem\|ram~33627\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.368      0.378 FF  CELL  DMem\|ram~33627\|combout " "    35.368      0.378 FF  CELL  DMem\|ram~33627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.575      0.207 FF    IC  DMem\|ram~33670\|datad " "    35.575      0.207 FF    IC  DMem\|ram~33670\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.709      0.134 FR  CELL  DMem\|ram~33670\|combout " "    35.709      0.134 FR  CELL  DMem\|ram~33670\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.400      0.691 RR    IC  DMem\|ram~34182\|datac " "    36.400      0.691 RR    IC  DMem\|ram~34182\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.665      0.265 RR  CELL  DMem\|ram~34182\|combout " "    36.665      0.265 RR  CELL  DMem\|ram~34182\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.878      0.213 RR    IC  u_processor\|Mux23~1\|datac " "    36.878      0.213 RR    IC  u_processor\|Mux23~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.143      0.265 RR  CELL  u_processor\|Mux23~1\|combout " "    37.143      0.265 RR  CELL  u_processor\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.045      0.902 RR    IC  u_processor\|s_WriteData\[10\]~49\|datad " "    38.045      0.902 RR    IC  u_processor\|s_WriteData\[10\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.189      0.144 RR  CELL  u_processor\|s_WriteData\[10\]~49\|combout " "    38.189      0.144 RR  CELL  u_processor\|s_WriteData\[10\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.569      0.380 RR    IC  u_processor\|s_WriteData\[10\]~50\|datad " "    38.569      0.380 RR    IC  u_processor\|s_WriteData\[10\]~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.713      0.144 RR  CELL  u_processor\|s_WriteData\[10\]~50\|combout " "    38.713      0.144 RR  CELL  u_processor\|s_WriteData\[10\]~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.775      2.062 RR    IC  u_processor\|u_regfile\|\\gen_regs:26:RX\|\\gen_bits:10:u_ff\|s_Q\|asdata " "    40.775      2.062 RR    IC  u_processor\|u_regfile\|\\gen_regs:26:RX\|\\gen_bits:10:u_ff\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.145      0.370 RR  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "    41.145      0.370 RR  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.156      3.156  R        clock network delay " "    23.156      3.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.163      0.007           clock pessimism removed " "    23.163      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.143     -0.020           clock uncertainty " "    23.143     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.162      0.019     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q " "    23.162      0.019     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:26:RX\|dffg:\\gen_bits:10:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    41.145 " "Data Arrival Time  :    41.145" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.162 " "Data Required Time :    23.162" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.983 (VIOLATED) " "Slack              :   -17.983 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709225535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709225535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.035 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226026 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709226026 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.035  " "Path #1: Hold slack is 1.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.213     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "     3.297      0.213     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.000 FF  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q " "     3.297      0.000 FF  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.000 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac " "     3.297      0.000 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.616      0.319 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout " "     3.616      0.319 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.814      0.198 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad " "     3.814      0.198 FF    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.105 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout " "     3.919      0.105 FF  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.000 FF    IC  DMem\|ram~32796\|d " "     3.919      0.000 FF    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.984      0.065 FF  CELL  mem:DMem\|ram~32796 " "     3.984      0.065 FF  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.806      2.806  R        clock network delay " "     2.806      2.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.778     -0.028           clock pessimism removed " "     2.778     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.778      0.000           clock uncertainty " "     2.778      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.171      uTh  mem:DMem\|ram~32796 " "     2.949      0.171      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.984 " "Data Arrival Time  :     3.984" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.949 " "Data Required Time :     2.949" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.035  " "Slack              :     1.035 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709226027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709226027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761709226028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761709228465 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761709228465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.244 " "Worst-case setup slack is -1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244            -498.062 iCLK  " "   -1.244            -498.062 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709228472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 iCLK  " "    0.527               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709228996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709228996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709229004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761709229011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709229066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709229066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761709229066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761709229066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.244 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.244" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709232878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.244 (VIOLATED) " "Path #1: Setup slack is -1.244 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "From Node    : processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q " "To Node      : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      1.623  R        clock network delay " "     1.623      1.623  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.105     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q " "     1.728      0.105     uTco  processor:u_processor\|fetch:u_fetch\|reg_n:u_pc_reg\|dffg:\\gen_bits:4:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q " "     1.728      0.000 FF  CELL  u_processor\|u_fetch\|u_pc_reg\|\\gen_bits:4:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.164 FF    IC  s_IMemAddr\[4\]~7\|datad " "     1.892      0.164 FF    IC  s_IMemAddr\[4\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.063 FF  CELL  s_IMemAddr\[4\]~7\|combout " "     1.955      0.063 FF  CELL  s_IMemAddr\[4\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      1.101 FF    IC  IMem\|ram~40878\|dataa " "     3.056      1.101 FF    IC  IMem\|ram~40878\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.204 FF  CELL  IMem\|ram~40878\|combout " "     3.260      0.204 FF  CELL  IMem\|ram~40878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      0.131 FF    IC  IMem\|ram~40879\|datab " "     3.391      0.131 FF    IC  IMem\|ram~40879\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.207 FF  CELL  IMem\|ram~40879\|combout " "     3.598      0.207 FF  CELL  IMem\|ram~40879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.788      0.190 FF    IC  IMem\|ram~40882\|datac " "     3.788      0.190 FF    IC  IMem\|ram~40882\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.921      0.133 FF  CELL  IMem\|ram~40882\|combout " "     3.921      0.133 FF  CELL  IMem\|ram~40882\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.409      1.488 FF    IC  IMem\|ram~40885\|datad " "     5.409      1.488 FF    IC  IMem\|ram~40885\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.472      0.063 FF  CELL  IMem\|ram~40885\|combout " "     5.472      0.063 FF  CELL  IMem\|ram~40885\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.580      0.108 FF    IC  IMem\|ram~40896\|datad " "     5.580      0.108 FF    IC  IMem\|ram~40896\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.643      0.063 FF  CELL  IMem\|ram~40896\|combout " "     5.643      0.063 FF  CELL  IMem\|ram~40896\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.752      0.109 FF    IC  IMem\|ram~40907\|datac " "     5.752      0.109 FF    IC  IMem\|ram~40907\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.885      0.133 FF  CELL  IMem\|ram~40907\|combout " "     5.885      0.133 FF  CELL  IMem\|ram~40907\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.877      0.992 FF    IC  IMem\|ram~40950\|datad " "     6.877      0.992 FF    IC  IMem\|ram~40950\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.940      0.063 FF  CELL  IMem\|ram~40950\|combout " "     6.940      0.063 FF  CELL  IMem\|ram~40950\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.048      0.108 FF    IC  IMem\|ram~40993\|datad " "     7.048      0.108 FF    IC  IMem\|ram~40993\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.111      0.063 FF  CELL  IMem\|ram~40993\|combout " "     7.111      0.063 FF  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.134 FF    IC  IMem\|ram~40994\|dataa " "     7.245      0.134 FF    IC  IMem\|ram~40994\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.438      0.193 FF  CELL  IMem\|ram~40994\|combout " "     7.438      0.193 FF  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      0.466 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac " "     7.904      0.466 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.037      0.133 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout " "     8.037      0.133 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.145      0.108 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad " "     8.145      0.108 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout " "     8.208      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.282      2.074 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad " "    10.282      2.074 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.345      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout " "    10.345      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.454      0.109 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad " "    10.454      0.109 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.517      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout " "    10.517      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.052      0.535 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad " "    11.052      0.535 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.115      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout " "    11.115      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.223      0.108 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad " "    11.223      0.108 FF    IC  u_processor\|u_regfile\|MUXA\|Mux10~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.286      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout " "    11.286      0.063 FF  CELL  u_processor\|u_regfile\|MUXA\|Mux10~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.407      0.121 FF    IC  u_processor\|s_ALUIn1\[21\]~0\|datac " "    11.407      0.121 FF    IC  u_processor\|s_ALUIn1\[21\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.540      0.133 FF  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout " "    11.540      0.133 FF  CELL  u_processor\|s_ALUIn1\[21\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.699      0.159 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa " "    11.699      0.159 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.903      0.204 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout " "    11.903      0.204 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.312      0.409 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa " "    12.312      0.409 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.516      0.204 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout " "    12.516      0.204 FF  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.665      0.149 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa " "    12.665      0.149 FF    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.863      0.198 FR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout " "    12.863      0.198 FR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.953      0.090 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad " "    12.953      0.090 RR    IC  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.021      0.068 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout " "    13.021      0.068 RR  CELL  u_processor\|u_alu\|u_shifter\|ShiftRight1~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.106 RR    IC  u_processor\|u_alu\|Mux29~2\|datad " "    13.127      0.106 RR    IC  u_processor\|u_alu\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.193      0.066 RF  CELL  u_processor\|u_alu\|Mux29~2\|combout " "    13.193      0.066 RF  CELL  u_processor\|u_alu\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.304      0.111 FF    IC  u_processor\|u_alu\|Mux29~3\|datac " "    13.304      0.111 FF    IC  u_processor\|u_alu\|Mux29~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.437      0.133 FF  CELL  u_processor\|u_alu\|Mux29~3\|combout " "    13.437      0.133 FF  CELL  u_processor\|u_alu\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.620      0.183 FF    IC  u_processor\|u_alu\|Mux29~4\|datad " "    13.620      0.183 FF    IC  u_processor\|u_alu\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.683      0.063 FF  CELL  u_processor\|u_alu\|Mux29~4\|combout " "    13.683      0.063 FF  CELL  u_processor\|u_alu\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.791      0.108 FF    IC  u_processor\|u_alu\|Mux29~5\|datad " "    13.791      0.108 FF    IC  u_processor\|u_alu\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.854      0.063 FF  CELL  u_processor\|u_alu\|Mux29~5\|combout " "    13.854      0.063 FF  CELL  u_processor\|u_alu\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.964      0.110 FF    IC  u_processor\|u_alu\|Mux29~6\|datad " "    13.964      0.110 FF    IC  u_processor\|u_alu\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.027      0.063 FF  CELL  u_processor\|u_alu\|Mux29~6\|combout " "    14.027      0.063 FF  CELL  u_processor\|u_alu\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.138      0.111 FF    IC  u_processor\|u_alu\|Mux29~7\|datad " "    14.138      0.111 FF    IC  u_processor\|u_alu\|Mux29~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.201      0.063 FF  CELL  u_processor\|u_alu\|Mux29~7\|combout " "    14.201      0.063 FF  CELL  u_processor\|u_alu\|Mux29~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.342      1.141 FF    IC  DMem\|ram~33565\|datad " "    15.342      1.141 FF    IC  DMem\|ram~33565\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.405      0.063 FF  CELL  DMem\|ram~33565\|combout " "    15.405      0.063 FF  CELL  DMem\|ram~33565\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.516      0.111 FF    IC  DMem\|ram~33566\|datac " "    15.516      0.111 FF    IC  DMem\|ram~33566\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.649      0.133 FF  CELL  DMem\|ram~33566\|combout " "    15.649      0.133 FF  CELL  DMem\|ram~33566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.747      3.098 FF    IC  DMem\|ram~33569\|datab " "    18.747      3.098 FF    IC  DMem\|ram~33569\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.924      0.177 FF  CELL  DMem\|ram~33569\|combout " "    18.924      0.177 FF  CELL  DMem\|ram~33569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.034      0.110 FF    IC  DMem\|ram~33572\|datac " "    19.034      0.110 FF    IC  DMem\|ram~33572\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.167      0.133 FF  CELL  DMem\|ram~33572\|combout " "    19.167      0.133 FF  CELL  DMem\|ram~33572\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.274      0.107 FF    IC  DMem\|ram~33573\|datad " "    19.274      0.107 FF    IC  DMem\|ram~33573\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.337      0.063 FF  CELL  DMem\|ram~33573\|combout " "    19.337      0.063 FF  CELL  DMem\|ram~33573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.446      0.109 FF    IC  DMem\|ram~33584\|datac " "    19.446      0.109 FF    IC  DMem\|ram~33584\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.579      0.133 FF  CELL  DMem\|ram~33584\|combout " "    19.579      0.133 FF  CELL  DMem\|ram~33584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.712      0.133 FF    IC  DMem\|ram~33627\|datab " "    19.712      0.133 FF    IC  DMem\|ram~33627\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.919      0.207 FF  CELL  DMem\|ram~33627\|combout " "    19.919      0.207 FF  CELL  DMem\|ram~33627\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.027      0.108 FF    IC  DMem\|ram~33670\|datad " "    20.027      0.108 FF    IC  DMem\|ram~33670\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.090      0.063 FF  CELL  DMem\|ram~33670\|combout " "    20.090      0.063 FF  CELL  DMem\|ram~33670\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.497      0.407 FF    IC  DMem\|ram~34182\|datac " "    20.497      0.407 FF    IC  DMem\|ram~34182\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.630      0.133 FF  CELL  DMem\|ram~34182\|combout " "    20.630      0.133 FF  CELL  DMem\|ram~34182\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.757      0.127 FF    IC  u_processor\|Mux23~0\|datac " "    20.757      0.127 FF    IC  u_processor\|Mux23~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.890      0.133 FF  CELL  u_processor\|Mux23~0\|combout " "    20.890      0.133 FF  CELL  u_processor\|Mux23~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.723      0.833 FF    IC  u_processor\|s_WriteData\[27\]~14\|datad " "    21.723      0.833 FF    IC  u_processor\|s_WriteData\[27\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.786      0.063 FF  CELL  u_processor\|s_WriteData\[27\]~14\|combout " "    21.786      0.063 FF  CELL  u_processor\|s_WriteData\[27\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.893      0.107 FF    IC  u_processor\|s_WriteData\[27\]~15\|datad " "    21.893      0.107 FF    IC  u_processor\|s_WriteData\[27\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.956      0.063 FF  CELL  u_processor\|s_WriteData\[27\]~15\|combout " "    21.956      0.063 FF  CELL  u_processor\|s_WriteData\[27\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.062      0.106 FF    IC  u_processor\|Add1~24\|datad " "    22.062      0.106 FF    IC  u_processor\|Add1~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.125      0.063 FF  CELL  u_processor\|Add1~24\|combout " "    22.125      0.063 FF  CELL  u_processor\|Add1~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.935      0.810 FF    IC  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q~feeder\|datad " "    22.935      0.810 FF    IC  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.063 FF  CELL  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q~feeder\|combout " "    22.998      0.063 FF  CELL  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.000 FF    IC  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q\|d " "    22.998      0.000 FF    IC  u_processor\|u_regfile\|\\gen_regs:25:RX\|\\gen_bits:27:u_ff\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.048      0.050 FF  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q " "    23.048      0.050 FF  CELL  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.812      1.812  R        clock network delay " "    21.812      1.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.817      0.005           clock pessimism removed " "    21.817      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.797     -0.020           clock uncertainty " "    21.797     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.804      0.007     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q " "    21.804      0.007     uTsu  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:25:RX\|dffg:\\gen_bits:27:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.048 " "Data Arrival Time  :    23.048" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.804 " "Data Required Time :    21.804" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.244 (VIOLATED) " "Slack              :    -1.244 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709232881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709232881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.527 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.527" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709233366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.527  " "Path #1: Hold slack is 0.527 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "From Node    : processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      1.785  R        clock network delay " "     1.785      1.785  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.105     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q " "     1.890      0.105     uTco  processor:u_processor\|regfile:u_regfile\|reg_n:\\gen_regs:14:RX\|dffg:\\gen_bits:17:u_ff\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.000 RR  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q " "     1.890      0.000 RR  CELL  u_processor\|u_regfile\|\\gen_regs:14:RX\|\\gen_bits:17:u_ff\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.000 RR    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac " "     1.890      0.000 RR    IC  u_processor\|u_regfile\|MUXB\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.171 RR  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout " "     2.061      0.171 RR  CELL  u_processor\|u_regfile\|MUXB\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.147      0.086 RR    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad " "     2.147      0.086 RR    IC  u_processor\|u_regfile\|MUXB\|Mux14~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.212      0.065 RR  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout " "     2.212      0.065 RR  CELL  u_processor\|u_regfile\|MUXB\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.212      0.000 RR    IC  DMem\|ram~32796\|d " "     2.212      0.000 RR    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.243      0.031 RR  CELL  mem:DMem\|ram~32796 " "     2.243      0.031 RR  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      1.652  R        clock network delay " "     1.652      1.652  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632     -0.020           clock pessimism removed " "     1.632     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000           clock uncertainty " "     1.632      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.084      uTh  mem:DMem\|ram~32796 " "     1.716      0.084      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.243 " "Data Arrival Time  :     2.243" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.716 " "Data Required Time :     1.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.527  " "Slack              :     0.527 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761709233367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761709233367 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761709271589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761709310143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2657 " "Peak virtual memory: 2657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761709312940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 22:41:52 2025 " "Processing ended: Tue Oct 28 22:41:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761709312940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761709312940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761709312940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761709312940 ""}
