OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 699200 697200
[INFO GPL-0006] NumInstances: 31551
[INFO GPL-0007] NumPlaceInstances: 30808
[INFO GPL-0008] NumFixedInstances: 743
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30948
[INFO GPL-0011] NumPins: 102000
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 703540 703540
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 699200 697200
[INFO GPL-0016] CoreArea: 480675832000
[INFO GPL-0017] NonPlaceInstsArea: 790552000
[INFO GPL-0018] PlaceInstsArea: 181035344000
[INFO GPL-0019] Util(%): 37.72
[INFO GPL-0020] StdInstsArea: 181035344000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00371570 HPWL: 491826046
[InitialPlace]  Iter: 2 CG residual: 0.00171689 HPWL: 197708893
[InitialPlace]  Iter: 3 CG residual: 0.00211373 HPWL: 197258759
[InitialPlace]  Iter: 4 CG residual: 0.00057192 HPWL: 197022499
[InitialPlace]  Iter: 5 CG residual: 0.00014279 HPWL: 196309770
[InitialPlace]  Iter: 6 CG residual: 0.00019264 HPWL: 195684490
[InitialPlace]  Iter: 7 CG residual: 0.00016118 HPWL: 194978172
[InitialPlace]  Iter: 8 CG residual: 0.00014287 HPWL: 194334621
[InitialPlace]  Iter: 9 CG residual: 0.00013991 HPWL: 193912597
[InitialPlace]  Iter: 10 CG residual: 0.00014776 HPWL: 193370019
[InitialPlace]  Iter: 11 CG residual: 0.00012488 HPWL: 192988762
[InitialPlace]  Iter: 12 CG residual: 0.00011229 HPWL: 192528980
[InitialPlace]  Iter: 13 CG residual: 0.00007291 HPWL: 192227274
[InitialPlace]  Iter: 14 CG residual: 0.00005498 HPWL: 191849514
[InitialPlace]  Iter: 15 CG residual: 0.00003352 HPWL: 191666190
[InitialPlace]  Iter: 16 CG residual: 0.00004157 HPWL: 191459381
[InitialPlace]  Iter: 17 CG residual: 0.00002673 HPWL: 191426144
[InitialPlace]  Iter: 18 CG residual: 0.00014246 HPWL: 191329402
[InitialPlace]  Iter: 19 CG residual: 0.00002786 HPWL: 191613760
[InitialPlace]  Iter: 20 CG residual: 0.00002893 HPWL: 191514561
[INFO GPL-0031] FillerInit: NumGCells: 49403
[INFO GPL-0032] FillerInit: NumGNets: 30948
[INFO GPL-0033] FillerInit: NumGPins: 102000
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5876244
[INFO GPL-0025] IdealBinArea: 9793740
[INFO GPL-0026] IdealBinCnt: 49079
[INFO GPL-0027] TotalBinArea: 480675832000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5430 5404
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.994669 HPWL: 65286302
[NesterovSolve] Iter: 10 overflow: 0.988623 HPWL: 45085166
[NesterovSolve] Iter: 20 overflow: 0.98636 HPWL: 48834311
[NesterovSolve] Iter: 30 overflow: 0.985326 HPWL: 49463862
[NesterovSolve] Iter: 40 overflow: 0.984976 HPWL: 48040977
[NesterovSolve] Iter: 50 overflow: 0.984515 HPWL: 47713340
[NesterovSolve] Iter: 60 overflow: 0.984425 HPWL: 48000662
[NesterovSolve] Iter: 70 overflow: 0.984542 HPWL: 48075409
[NesterovSolve] Iter: 80 overflow: 0.984321 HPWL: 47860521
[NesterovSolve] Iter: 90 overflow: 0.984751 HPWL: 47745882
[NesterovSolve] Iter: 100 overflow: 0.984839 HPWL: 48059207
[NesterovSolve] Iter: 110 overflow: 0.984343 HPWL: 49041958
[NesterovSolve] Iter: 120 overflow: 0.983667 HPWL: 51400490
[NesterovSolve] Iter: 130 overflow: 0.98283 HPWL: 54583205
[NesterovSolve] Iter: 140 overflow: 0.981021 HPWL: 56821495
[NesterovSolve] Iter: 150 overflow: 0.978839 HPWL: 59704938
[NesterovSolve] Iter: 160 overflow: 0.974956 HPWL: 64873984
[NesterovSolve] Iter: 170 overflow: 0.967955 HPWL: 72261419
[NesterovSolve] Iter: 180 overflow: 0.959857 HPWL: 81360093
[NesterovSolve] Iter: 190 overflow: 0.949643 HPWL: 93253077
[NesterovSolve] Iter: 200 overflow: 0.938808 HPWL: 109960422
[NesterovSolve] Iter: 210 overflow: 0.922224 HPWL: 130642357
[NesterovSolve] Iter: 220 overflow: 0.905685 HPWL: 153219199
[NesterovSolve] Iter: 230 overflow: 0.887995 HPWL: 176249641
[NesterovSolve] Iter: 240 overflow: 0.866626 HPWL: 199273918
[NesterovSolve] Iter: 250 overflow: 0.838392 HPWL: 227778748
[NesterovSolve] Iter: 260 overflow: 0.811434 HPWL: 261773198
[NesterovSolve] Iter: 270 overflow: 0.784293 HPWL: 273540652
[INFO GPL-0100] worst slack -3.9e-09
[INFO GPL-0103] Weighted 3018 nets.
[NesterovSolve] Iter: 280 overflow: 0.756591 HPWL: 290893306
[NesterovSolve] Iter: 290 overflow: 0.724295 HPWL: 311824931
[NesterovSolve] Iter: 300 overflow: 0.68709 HPWL: 328895776
[NesterovSolve] Iter: 310 overflow: 0.639902 HPWL: 345137394
[INFO GPL-0100] worst slack -3.15e-09
[INFO GPL-0103] Weighted 3019 nets.
[NesterovSolve] Snapshot saved at iter = 317
[NesterovSolve] Iter: 320 overflow: 0.588329 HPWL: 355768919
[NesterovSolve] Iter: 330 overflow: 0.529881 HPWL: 358976910
[INFO GPL-0100] worst slack -3.06e-09
[INFO GPL-0103] Weighted 3019 nets.
[NesterovSolve] Iter: 340 overflow: 0.474723 HPWL: 362088829
[NesterovSolve] Iter: 350 overflow: 0.421031 HPWL: 362766252
[NesterovSolve] Iter: 360 overflow: 0.360802 HPWL: 357266769
[NesterovSolve] Iter: 370 overflow: 0.311786 HPWL: 347375548
[INFO GPL-0100] worst slack -2.82e-09
[INFO GPL-0103] Weighted 3018 nets.
[NesterovSolve] Iter: 380 overflow: 0.274035 HPWL: 340982811
[NesterovSolve] Iter: 390 overflow: 0.238858 HPWL: 337052845
[NesterovSolve] Iter: 400 overflow: 0.2122 HPWL: 333977533
[INFO GPL-0100] worst slack -3.11e-09
[INFO GPL-0103] Weighted 3019 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 167 167
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27889
[INFO GPL-0063] TotalRouteOverflowH2: 1.8476192951202393
[INFO GPL-0064] TotalRouteOverflowV2: 0.2857142686843872
[INFO GPL-0065] OverflowTileCnt2: 8
[INFO GPL-0066] 0.5%RC: 1.0034215172131857
[INFO GPL-0067] 1.0%RC: 1.0017107586065928
[INFO GPL-0068] 2.0%RC: 1.0008557754956555
[INFO GPL-0069] 5.0%RC: 1.00034227849113
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 1.0025661
[NesterovSolve] Iter: 410 overflow: 0.184075 HPWL: 332304700
[NesterovSolve] Iter: 420 overflow: 0.159281 HPWL: 330508229
[INFO GPL-0100] worst slack -3.48e-09
[INFO GPL-0103] Weighted 3019 nets.
[NesterovSolve] Iter: 430 overflow: 0.137613 HPWL: 328596564
[NesterovSolve] Iter: 440 overflow: 0.118747 HPWL: 327631759
[NesterovSolve] Iter: 450 overflow: 0.102485 HPWL: 326587479
[NesterovSolve] Finished with Overflow: 0.099707

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5051.63

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -4.51

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -4.51

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[15].sub_unit_i/_2435_/G ^
   0.30
_477_/CK ^
   0.00      0.00       0.30


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _492_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  222.41                           rst_ni (net)
                  0.04    0.03    0.33 ^ _492_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _492_/CK (DFFR_X1)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2921_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2425_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[12].sub_unit_i/_2921_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2921_/Q (DLL_X1)
     1    0.98                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[27].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2425_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[12].sub_unit_i/_2425_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _449_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _449_/CK (DFFR_X1)
                  0.01    0.08    0.08 v _449_/Q (DFFR_X1)
     2    1.89                           result_o[4] (net)
                  0.01    0.00    0.08 v _346_/A3 (NAND3_X1)
                  0.01    0.02    0.10 ^ _346_/ZN (NAND3_X1)
     1    1.70                           _083_ (net)
                  0.01    0.00    0.10 ^ _349_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _349_/ZN (NAND2_X1)
     1    1.09                           _004_ (net)
                  0.01    0.00    0.12 v _449_/D (DFFR_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _449_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _492_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  222.41                           rst_ni (net)
                  0.04    0.03    0.33 ^ _492_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _492_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2930_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[15].sub_unit_i/_2930_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[15].sub_unit_i/_2930_/Q (DLL_X1)
     1    1.57                           lut/gen_sub_units_scm[15].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[15].sub_unit_i/_2398_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2398_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 v input external delay
                  0.00    0.00    0.30 v c_addr_i[0] (in)
  3921 7260.97                           c_addr_i[0] (net)
                  4.52    3.69    3.99 v lut/gen_sub_units_scm[15].sub_unit_i/_1274_/A (INV_X4)
                  0.21    3.09    7.08 ^ lut/gen_sub_units_scm[15].sub_unit_i/_1274_/ZN (INV_X4)
   178  335.41                           lut/gen_sub_units_scm[15].sub_unit_i/_0915_ (net)
                  0.21    0.03    7.11 ^ lut/gen_sub_units_scm[15].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.05    0.03    7.15 v lut/gen_sub_units_scm[15].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   32.27                           lut/gen_sub_units_scm[15].sub_unit_i/_0991_ (net)
                  0.05    0.00    7.15 v lut/gen_sub_units_scm[15].sub_unit_i/_2114_/A1 (NAND2_X1)
                  0.02    0.03    7.18 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2114_/ZN (NAND2_X1)
     1    1.85                           lut/gen_sub_units_scm[15].sub_unit_i/_0567_ (net)
                  0.02    0.00    7.18 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2116_/A1 (NAND2_X1)
                  0.07    0.01    7.19 v lut/gen_sub_units_scm[15].sub_unit_i/_2116_/ZN (NAND2_X1)
     1    1.52                           lut/gen_sub_units_scm[15].sub_unit_i/_0569_ (net)
                  0.07    0.00    7.19 v lut/gen_sub_units_scm[15].sub_unit_i/_2120_/A1 (NOR2_X1)
                  0.03    0.05    7.24 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2120_/ZN (NOR2_X1)
     1    1.82                           lut/gen_sub_units_scm[15].sub_unit_i/_0573_ (net)
                  0.03    0.00    7.24 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2128_/A1 (NAND2_X1)
                  0.01    0.02    7.25 v lut/gen_sub_units_scm[15].sub_unit_i/_2128_/ZN (NAND2_X1)
     1    1.58                           lut/gen_sub_units_scm[15].sub_unit_i/_0581_ (net)
                  0.01    0.00    7.25 v lut/gen_sub_units_scm[15].sub_unit_i/_2143_/A1 (NOR2_X1)
                  0.02    0.02    7.28 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2143_/ZN (NOR2_X1)
     1    1.79                           lut/gen_sub_units_scm[15].sub_unit_i/_0596_ (net)
                  0.02    0.00    7.28 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2145_/A2 (NAND3_X1)
                  0.02    0.03    7.31 v lut/gen_sub_units_scm[15].sub_unit_i/_2145_/ZN (NAND3_X1)
     1    3.86                           lut/read_outputs_subunits[11] (net)
                  0.02    0.00    7.31 v lut/read/_0993_/A2 (NAND2_X1)
                  0.02    0.02    7.33 ^ lut/read/_0993_/ZN (NAND2_X1)
     1    1.71                           lut/read/_0406_ (net)
                  0.02    0.00    7.33 ^ lut/read/_0995_/A1 (NAND2_X1)
                  0.01    0.02    7.35 v lut/read/_0995_/ZN (NAND2_X1)
     1    3.21                           lut/read/_0408_ (net)
                  0.01    0.00    7.35 v lut/read/_0999_/A1 (NOR2_X1)
                  0.04    0.05    7.39 ^ lut/read/_0999_/ZN (NOR2_X1)
     1    6.53                           lut/read/_0412_ (net)
                  0.04    0.00    7.40 ^ lut/read/_1007_/A1 (AND2_X1)
                  0.01    0.04    7.43 ^ lut/read/_1007_/ZN (AND2_X1)
     1    1.78                           lut/read/_0420_ (net)
                  0.01    0.00    7.43 ^ lut/read/_1027_/A1 (NAND2_X1)
                  0.01    0.01    7.45 v lut/read/_1027_/ZN (NAND2_X1)
     1    2.06                           rdata_o[11] (net)
                  0.01    0.00    7.45 v _320_/A2 (NAND2_X1)
                  0.01    0.02    7.47 ^ _320_/ZN (NAND2_X1)
     1    1.98                           _066_ (net)
                  0.01    0.00    7.47 ^ _321_/A (INV_X1)
                  0.00    0.01    7.48 v _321_/ZN (INV_X1)
     1    1.21                           rdata_o_n[11] (net)
                  0.00    0.00    7.48 v _488_/D (DFFR_X1)
                                  7.48   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _488_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.51   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _492_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  222.41                           rst_ni (net)
                  0.04    0.03    0.33 ^ _492_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _492_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2930_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[15].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[15].sub_unit_i/_2930_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[15].sub_unit_i/_2930_/Q (DLL_X1)
     1    1.57                           lut/gen_sub_units_scm[15].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[15].sub_unit_i/_2398_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2398_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 v input external delay
                  0.00    0.00    0.30 v c_addr_i[0] (in)
  3921 7260.97                           c_addr_i[0] (net)
                  4.52    3.69    3.99 v lut/gen_sub_units_scm[15].sub_unit_i/_1274_/A (INV_X4)
                  0.21    3.09    7.08 ^ lut/gen_sub_units_scm[15].sub_unit_i/_1274_/ZN (INV_X4)
   178  335.41                           lut/gen_sub_units_scm[15].sub_unit_i/_0915_ (net)
                  0.21    0.03    7.11 ^ lut/gen_sub_units_scm[15].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.05    0.03    7.15 v lut/gen_sub_units_scm[15].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   32.27                           lut/gen_sub_units_scm[15].sub_unit_i/_0991_ (net)
                  0.05    0.00    7.15 v lut/gen_sub_units_scm[15].sub_unit_i/_2114_/A1 (NAND2_X1)
                  0.02    0.03    7.18 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2114_/ZN (NAND2_X1)
     1    1.85                           lut/gen_sub_units_scm[15].sub_unit_i/_0567_ (net)
                  0.02    0.00    7.18 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2116_/A1 (NAND2_X1)
                  0.07    0.01    7.19 v lut/gen_sub_units_scm[15].sub_unit_i/_2116_/ZN (NAND2_X1)
     1    1.52                           lut/gen_sub_units_scm[15].sub_unit_i/_0569_ (net)
                  0.07    0.00    7.19 v lut/gen_sub_units_scm[15].sub_unit_i/_2120_/A1 (NOR2_X1)
                  0.03    0.05    7.24 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2120_/ZN (NOR2_X1)
     1    1.82                           lut/gen_sub_units_scm[15].sub_unit_i/_0573_ (net)
                  0.03    0.00    7.24 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2128_/A1 (NAND2_X1)
                  0.01    0.02    7.25 v lut/gen_sub_units_scm[15].sub_unit_i/_2128_/ZN (NAND2_X1)
     1    1.58                           lut/gen_sub_units_scm[15].sub_unit_i/_0581_ (net)
                  0.01    0.00    7.25 v lut/gen_sub_units_scm[15].sub_unit_i/_2143_/A1 (NOR2_X1)
                  0.02    0.02    7.28 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2143_/ZN (NOR2_X1)
     1    1.79                           lut/gen_sub_units_scm[15].sub_unit_i/_0596_ (net)
                  0.02    0.00    7.28 ^ lut/gen_sub_units_scm[15].sub_unit_i/_2145_/A2 (NAND3_X1)
                  0.02    0.03    7.31 v lut/gen_sub_units_scm[15].sub_unit_i/_2145_/ZN (NAND3_X1)
     1    3.86                           lut/read_outputs_subunits[11] (net)
                  0.02    0.00    7.31 v lut/read/_0993_/A2 (NAND2_X1)
                  0.02    0.02    7.33 ^ lut/read/_0993_/ZN (NAND2_X1)
     1    1.71                           lut/read/_0406_ (net)
                  0.02    0.00    7.33 ^ lut/read/_0995_/A1 (NAND2_X1)
                  0.01    0.02    7.35 v lut/read/_0995_/ZN (NAND2_X1)
     1    3.21                           lut/read/_0408_ (net)
                  0.01    0.00    7.35 v lut/read/_0999_/A1 (NOR2_X1)
                  0.04    0.05    7.39 ^ lut/read/_0999_/ZN (NOR2_X1)
     1    6.53                           lut/read/_0412_ (net)
                  0.04    0.00    7.40 ^ lut/read/_1007_/A1 (AND2_X1)
                  0.01    0.04    7.43 ^ lut/read/_1007_/ZN (AND2_X1)
     1    1.78                           lut/read/_0420_ (net)
                  0.01    0.00    7.43 ^ lut/read/_1027_/A1 (NAND2_X1)
                  0.01    0.01    7.45 v lut/read/_1027_/ZN (NAND2_X1)
     1    2.06                           rdata_o[11] (net)
                  0.01    0.00    7.45 v _320_/A2 (NAND2_X1)
                  0.01    0.02    7.47 ^ _320_/ZN (NAND2_X1)
     1    1.98                           _066_ (net)
                  0.01    0.00    7.47 ^ _321_/A (INV_X1)
                  0.00    0.01    7.48 v _321_/ZN (INV_X1)
     1    1.21                           rdata_o_n[11] (net)
                  0.00    0.00    7.48 v _488_/D (DFFR_X1)
                                  7.48   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _488_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.51   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.88e-03   9.49e-04   3.65e-04   5.19e-03  25.9%
Combinational          6.89e-03   7.52e-03   4.55e-04   1.49e-02  74.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-02   8.47e-03   8.20e-04   2.01e-02 100.0%
                          53.7%      42.2%       4.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 45456 u^2 38% utilization.

Elapsed time: 1:33.52[h:]min:sec. CPU time: user 93.21 sys 0.27 (99%). Peak memory: 410540KB.
