Loading plugins phase: Elapsed time ==> 1s.517ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.150ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.091ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 WISH_VIBES_Socket.v -verilog
======================================================================

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 WISH_VIBES_Socket.v -verilog
======================================================================

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 03 17:20:06 2024


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   vpp
Options  :    -yv2 -q10 WISH_VIBES_Socket.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 03 17:20:06 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WISH_VIBES_Socket.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
WISH_VIBES_Socket.v (line 2071, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
WISH_VIBES_Socket.v (line 3002, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 03 17:20:07 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 03 17:20:08 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_11772
	Net_11773
	Net_11775
	Net_11776
	Net_11777
	Net_11778
	\ADC_N_CHANNELS_USED:control_bus_7\
	\ADC_N_CHANNELS_USED:control_bus_6\
	\ADC_N_CHANNELS_USED:control_bus_5\
	\ADC_N_CHANNELS_USED:control_bus_4\
	\ADC_N_CHANNELS_USED:control_bus_3\
	\ADC_N_CHANNELS_USED:control_bus_2\
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_333
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_331
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	Net_3874
	\SD:SPI0:BSPIM:mosi_after_ld\
	\SD:SPI0:BSPIM:so_send\
	\SD:SPI0:BSPIM:mosi_cpha_1\
	\SD:SPI0:BSPIM:pre_mosi\
	\SD:SPI0:BSPIM:dpcounter_zero\
	\SD:SPI0:BSPIM:control_7\
	\SD:SPI0:BSPIM:control_6\
	\SD:SPI0:BSPIM:control_5\
	\SD:SPI0:BSPIM:control_4\
	\SD:SPI0:BSPIM:control_3\
	\SD:SPI0:BSPIM:control_2\
	\SD:SPI0:BSPIM:control_1\
	\SD:SPI0:BSPIM:control_0\
	\SD:SPI0:Net_253\
	\SD:Net_2\
	\BasicCounter:MODULE_4:b_31\
	\BasicCounter:MODULE_4:b_30\
	\BasicCounter:MODULE_4:b_29\
	\BasicCounter:MODULE_4:b_28\
	\BasicCounter:MODULE_4:b_27\
	\BasicCounter:MODULE_4:b_26\
	\BasicCounter:MODULE_4:b_25\
	\BasicCounter:MODULE_4:b_24\
	\BasicCounter:MODULE_4:b_23\
	\BasicCounter:MODULE_4:b_22\
	\BasicCounter:MODULE_4:b_21\
	\BasicCounter:MODULE_4:b_20\
	\BasicCounter:MODULE_4:b_19\
	\BasicCounter:MODULE_4:b_18\
	\BasicCounter:MODULE_4:b_17\
	\BasicCounter:MODULE_4:b_16\
	\BasicCounter:MODULE_4:b_15\
	\BasicCounter:MODULE_4:b_14\
	\BasicCounter:MODULE_4:b_13\
	\BasicCounter:MODULE_4:b_12\
	\BasicCounter:MODULE_4:b_11\
	\BasicCounter:MODULE_4:b_10\
	\BasicCounter:MODULE_4:b_9\
	\BasicCounter:MODULE_4:b_8\
	\BasicCounter:MODULE_4:b_7\
	\BasicCounter:MODULE_4:b_6\
	\BasicCounter:MODULE_4:b_5\
	\BasicCounter:MODULE_4:b_4\
	\BasicCounter:MODULE_4:b_3\
	\BasicCounter:MODULE_4:b_2\
	\BasicCounter:MODULE_4:b_1\
	\BasicCounter:MODULE_4:b_0\
	\BasicCounter:MODULE_4:g2:a0:a_31\
	\BasicCounter:MODULE_4:g2:a0:a_30\
	\BasicCounter:MODULE_4:g2:a0:a_29\
	\BasicCounter:MODULE_4:g2:a0:a_28\
	\BasicCounter:MODULE_4:g2:a0:a_27\
	\BasicCounter:MODULE_4:g2:a0:a_26\
	\BasicCounter:MODULE_4:g2:a0:a_25\
	\BasicCounter:MODULE_4:g2:a0:a_24\
	\BasicCounter:MODULE_4:g2:a0:b_31\
	\BasicCounter:MODULE_4:g2:a0:b_30\
	\BasicCounter:MODULE_4:g2:a0:b_29\
	\BasicCounter:MODULE_4:g2:a0:b_28\
	\BasicCounter:MODULE_4:g2:a0:b_27\
	\BasicCounter:MODULE_4:g2:a0:b_26\
	\BasicCounter:MODULE_4:g2:a0:b_25\
	\BasicCounter:MODULE_4:g2:a0:b_24\
	\BasicCounter:MODULE_4:g2:a0:b_23\
	\BasicCounter:MODULE_4:g2:a0:b_22\
	\BasicCounter:MODULE_4:g2:a0:b_21\
	\BasicCounter:MODULE_4:g2:a0:b_20\
	\BasicCounter:MODULE_4:g2:a0:b_19\
	\BasicCounter:MODULE_4:g2:a0:b_18\
	\BasicCounter:MODULE_4:g2:a0:b_17\
	\BasicCounter:MODULE_4:g2:a0:b_16\
	\BasicCounter:MODULE_4:g2:a0:b_15\
	\BasicCounter:MODULE_4:g2:a0:b_14\
	\BasicCounter:MODULE_4:g2:a0:b_13\
	\BasicCounter:MODULE_4:g2:a0:b_12\
	\BasicCounter:MODULE_4:g2:a0:b_11\
	\BasicCounter:MODULE_4:g2:a0:b_10\
	\BasicCounter:MODULE_4:g2:a0:b_9\
	\BasicCounter:MODULE_4:g2:a0:b_8\
	\BasicCounter:MODULE_4:g2:a0:b_7\
	\BasicCounter:MODULE_4:g2:a0:b_6\
	\BasicCounter:MODULE_4:g2:a0:b_5\
	\BasicCounter:MODULE_4:g2:a0:b_4\
	\BasicCounter:MODULE_4:g2:a0:b_3\
	\BasicCounter:MODULE_4:g2:a0:b_2\
	\BasicCounter:MODULE_4:g2:a0:b_1\
	\BasicCounter:MODULE_4:g2:a0:b_0\
	\BasicCounter:MODULE_4:g2:a0:s_31\
	\BasicCounter:MODULE_4:g2:a0:s_30\
	\BasicCounter:MODULE_4:g2:a0:s_29\
	\BasicCounter:MODULE_4:g2:a0:s_28\
	\BasicCounter:MODULE_4:g2:a0:s_27\
	\BasicCounter:MODULE_4:g2:a0:s_26\
	\BasicCounter:MODULE_4:g2:a0:s_25\
	\BasicCounter:MODULE_4:g2:a0:s_24\
	\BasicCounter:MODULE_4:g2:a0:s_23\
	\BasicCounter:MODULE_4:g2:a0:s_22\
	\BasicCounter:MODULE_4:g2:a0:s_21\
	\BasicCounter:MODULE_4:g2:a0:s_20\
	\BasicCounter:MODULE_4:g2:a0:s_19\
	\BasicCounter:MODULE_4:g2:a0:s_18\
	\BasicCounter:MODULE_4:g2:a0:s_17\
	\BasicCounter:MODULE_4:g2:a0:s_16\
	\BasicCounter:MODULE_4:g2:a0:s_15\
	\BasicCounter:MODULE_4:g2:a0:s_14\
	\BasicCounter:MODULE_4:g2:a0:s_13\
	\BasicCounter:MODULE_4:g2:a0:s_12\
	\BasicCounter:MODULE_4:g2:a0:s_11\
	\BasicCounter:MODULE_4:g2:a0:s_10\
	\BasicCounter:MODULE_4:g2:a0:s_9\
	\BasicCounter:MODULE_4:g2:a0:s_8\
	\BasicCounter:MODULE_4:g2:a0:s_7\
	\BasicCounter:MODULE_4:g2:a0:s_6\
	\BasicCounter:MODULE_4:g2:a0:s_5\
	\BasicCounter:MODULE_4:g2:a0:s_4\
	\BasicCounter:MODULE_4:g2:a0:s_3\
	\BasicCounter:MODULE_4:g2:a0:s_2\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10964
	Net_10965
	Net_10966
	Net_10967
	Net_10968
	Net_10969
	Net_10970
	\PWM_PUMP:PWMUDB:km_run\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode2_2\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode2_1\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode2_0\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode1_2\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode1_1\
	\PWM_PUMP:PWMUDB:ctrl_cmpmode1_0\
	\PWM_PUMP:PWMUDB:capt_rising\
	\PWM_PUMP:PWMUDB:capt_falling\
	\PWM_PUMP:PWMUDB:trig_rise\
	\PWM_PUMP:PWMUDB:trig_fall\
	\PWM_PUMP:PWMUDB:sc_kill\
	\PWM_PUMP:PWMUDB:min_kill\
	\PWM_PUMP:PWMUDB:km_tc\
	\PWM_PUMP:PWMUDB:db_tc\
	\PWM_PUMP:PWMUDB:dith_sel\
	\PWM_PUMP:PWMUDB:compare2\
	\PWM_PUMP:Net_101\
	Net_11825
	Net_11826
	\PWM_PUMP:PWMUDB:cmp2\
	\PWM_PUMP:PWMUDB:MODULE_5:b_31\
	\PWM_PUMP:PWMUDB:MODULE_5:b_30\
	\PWM_PUMP:PWMUDB:MODULE_5:b_29\
	\PWM_PUMP:PWMUDB:MODULE_5:b_28\
	\PWM_PUMP:PWMUDB:MODULE_5:b_27\
	\PWM_PUMP:PWMUDB:MODULE_5:b_26\
	\PWM_PUMP:PWMUDB:MODULE_5:b_25\
	\PWM_PUMP:PWMUDB:MODULE_5:b_24\
	\PWM_PUMP:PWMUDB:MODULE_5:b_23\
	\PWM_PUMP:PWMUDB:MODULE_5:b_22\
	\PWM_PUMP:PWMUDB:MODULE_5:b_21\
	\PWM_PUMP:PWMUDB:MODULE_5:b_20\
	\PWM_PUMP:PWMUDB:MODULE_5:b_19\
	\PWM_PUMP:PWMUDB:MODULE_5:b_18\
	\PWM_PUMP:PWMUDB:MODULE_5:b_17\
	\PWM_PUMP:PWMUDB:MODULE_5:b_16\
	\PWM_PUMP:PWMUDB:MODULE_5:b_15\
	\PWM_PUMP:PWMUDB:MODULE_5:b_14\
	\PWM_PUMP:PWMUDB:MODULE_5:b_13\
	\PWM_PUMP:PWMUDB:MODULE_5:b_12\
	\PWM_PUMP:PWMUDB:MODULE_5:b_11\
	\PWM_PUMP:PWMUDB:MODULE_5:b_10\
	\PWM_PUMP:PWMUDB:MODULE_5:b_9\
	\PWM_PUMP:PWMUDB:MODULE_5:b_8\
	\PWM_PUMP:PWMUDB:MODULE_5:b_7\
	\PWM_PUMP:PWMUDB:MODULE_5:b_6\
	\PWM_PUMP:PWMUDB:MODULE_5:b_5\
	\PWM_PUMP:PWMUDB:MODULE_5:b_4\
	\PWM_PUMP:PWMUDB:MODULE_5:b_3\
	\PWM_PUMP:PWMUDB:MODULE_5:b_2\
	\PWM_PUMP:PWMUDB:MODULE_5:b_1\
	\PWM_PUMP:PWMUDB:MODULE_5:b_0\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_11821
	Net_11827
	\PWM_PUMP:Net_113\
	\PWM_PUMP:Net_107\
	\PWM_PUMP:Net_114\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	\PWM_VT:PWMUDB:km_run\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_2\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_1\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_0\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_2\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_1\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_0\
	\PWM_VT:PWMUDB:capt_rising\
	\PWM_VT:PWMUDB:capt_falling\
	\PWM_VT:PWMUDB:trig_rise\
	\PWM_VT:PWMUDB:trig_fall\
	\PWM_VT:PWMUDB:sc_kill\
	\PWM_VT:PWMUDB:min_kill\
	\PWM_VT:PWMUDB:km_tc\
	\PWM_VT:PWMUDB:db_tc\
	\PWM_VT:PWMUDB:dith_sel\
	\PWM_VT:Net_101\
	\PWM_VT:Net_96\
	\PWM_VT:PWMUDB:MODULE_6:b_31\
	\PWM_VT:PWMUDB:MODULE_6:b_30\
	\PWM_VT:PWMUDB:MODULE_6:b_29\
	\PWM_VT:PWMUDB:MODULE_6:b_28\
	\PWM_VT:PWMUDB:MODULE_6:b_27\
	\PWM_VT:PWMUDB:MODULE_6:b_26\
	\PWM_VT:PWMUDB:MODULE_6:b_25\
	\PWM_VT:PWMUDB:MODULE_6:b_24\
	\PWM_VT:PWMUDB:MODULE_6:b_23\
	\PWM_VT:PWMUDB:MODULE_6:b_22\
	\PWM_VT:PWMUDB:MODULE_6:b_21\
	\PWM_VT:PWMUDB:MODULE_6:b_20\
	\PWM_VT:PWMUDB:MODULE_6:b_19\
	\PWM_VT:PWMUDB:MODULE_6:b_18\
	\PWM_VT:PWMUDB:MODULE_6:b_17\
	\PWM_VT:PWMUDB:MODULE_6:b_16\
	\PWM_VT:PWMUDB:MODULE_6:b_15\
	\PWM_VT:PWMUDB:MODULE_6:b_14\
	\PWM_VT:PWMUDB:MODULE_6:b_13\
	\PWM_VT:PWMUDB:MODULE_6:b_12\
	\PWM_VT:PWMUDB:MODULE_6:b_11\
	\PWM_VT:PWMUDB:MODULE_6:b_10\
	\PWM_VT:PWMUDB:MODULE_6:b_9\
	\PWM_VT:PWMUDB:MODULE_6:b_8\
	\PWM_VT:PWMUDB:MODULE_6:b_7\
	\PWM_VT:PWMUDB:MODULE_6:b_6\
	\PWM_VT:PWMUDB:MODULE_6:b_5\
	\PWM_VT:PWMUDB:MODULE_6:b_4\
	\PWM_VT:PWMUDB:MODULE_6:b_3\
	\PWM_VT:PWMUDB:MODULE_6:b_2\
	\PWM_VT:PWMUDB:MODULE_6:b_1\
	\PWM_VT:PWMUDB:MODULE_6:b_0\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10448
	Net_10444
	Net_10449
	\PWM_VT:Net_113\
	\PWM_VT:Net_107\
	\PWM_VT:Net_114\
	Net_10365
	Net_10366
	Net_10367
	Net_10368
	Net_10369
	Net_10370
	Net_10371
	Net_10377
	Net_10378
	Net_10379
	Net_10380
	Net_10381
	Net_10382
	Net_10383
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:lt_0\
	\MODULE_7:g1:a0:gx:u0:gt_0\
	\MODULE_7:g1:a0:gx:u0:lt_1\
	\MODULE_7:g1:a0:gx:u0:gt_1\
	\MODULE_7:g1:a0:gx:u0:lti_0\
	\MODULE_7:g1:a0:gx:u0:gti_0\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:albi_1\
	\MODULE_8:g1:a0:gx:u0:agbi_1\
	\MODULE_8:g1:a0:gx:u0:lt_0\
	\MODULE_8:g1:a0:gx:u0:gt_0\
	\MODULE_8:g1:a0:gx:u0:lt_1\
	\MODULE_8:g1:a0:gx:u0:gt_1\
	\MODULE_8:g1:a0:gx:u0:lti_0\
	\MODULE_8:g1:a0:gx:u0:gti_0\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_6_31\
	\BasicCounter:add_vi_vv_MODGEN_6_30\
	\BasicCounter:add_vi_vv_MODGEN_6_29\
	\BasicCounter:add_vi_vv_MODGEN_6_28\
	\BasicCounter:add_vi_vv_MODGEN_6_27\
	\BasicCounter:add_vi_vv_MODGEN_6_26\
	\BasicCounter:add_vi_vv_MODGEN_6_25\
	\BasicCounter:add_vi_vv_MODGEN_6_24\
	\BasicCounter:add_vi_vv_MODGEN_6_23\
	\BasicCounter:add_vi_vv_MODGEN_6_22\
	\BasicCounter:add_vi_vv_MODGEN_6_21\
	\BasicCounter:add_vi_vv_MODGEN_6_20\
	\BasicCounter:add_vi_vv_MODGEN_6_19\
	\BasicCounter:add_vi_vv_MODGEN_6_18\
	\BasicCounter:add_vi_vv_MODGEN_6_17\
	\BasicCounter:add_vi_vv_MODGEN_6_16\
	\BasicCounter:add_vi_vv_MODGEN_6_15\
	\BasicCounter:add_vi_vv_MODGEN_6_14\
	\BasicCounter:add_vi_vv_MODGEN_6_13\
	\BasicCounter:add_vi_vv_MODGEN_6_12\
	\BasicCounter:add_vi_vv_MODGEN_6_11\
	\BasicCounter:add_vi_vv_MODGEN_6_10\
	\BasicCounter:add_vi_vv_MODGEN_6_9\
	\BasicCounter:add_vi_vv_MODGEN_6_8\
	\BasicCounter:add_vi_vv_MODGEN_6_7\
	\BasicCounter:add_vi_vv_MODGEN_6_6\
	\BasicCounter:add_vi_vv_MODGEN_6_5\
	\BasicCounter:add_vi_vv_MODGEN_6_4\
	\BasicCounter:add_vi_vv_MODGEN_6_3\
	\BasicCounter:add_vi_vv_MODGEN_6_2\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 510 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_CONTROL:rst\ to \LED_CONTROL:clk\
Aliasing zero to \LED_CONTROL:clk\
Aliasing one to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__EMG_2_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__EMG_1_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__PRESSURE_SENSOR_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \ADC_N_CHANNELS_USED:clk\ to \LED_CONTROL:clk\
Aliasing \ADC_N_CHANNELS_USED:rst\ to \LED_CONTROL:clk\
Aliasing AMuxHw_Decoder_enable to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \PACER_TIMER:Net_260\ to \LED_CONTROL:clk\
Aliasing Net_3249 to \LED_CONTROL:clk\
Aliasing \PACER_TIMER:Net_102\ to tmpOE__LED_GREEN_net_0
Aliasing \RESET_FF:clk\ to \LED_CONTROL:clk\
Aliasing \RESET_FF:rst\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_1\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_2\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_3\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_4\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_5\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_6\ to \LED_CONTROL:clk\
Aliasing \FF_STATUS:status_7\ to \LED_CONTROL:clk\
Aliasing \MY_TIMER:Net_260\ to \LED_CONTROL:clk\
Aliasing \MY_TIMER:Net_102\ to tmpOE__LED_GREEN_net_0
Aliasing Net_332 to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:FinalParityType_1\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:FinalParityType_0\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:tx_status_6\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:tx_status_5\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:tx_status_4\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__LED_GREEN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__LED_GREEN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_GREEN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to \LED_CONTROL:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \CYCLES_TIMER:Net_260\ to \LED_CONTROL:clk\
Aliasing Net_3872 to \LED_CONTROL:clk\
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__LED_GREEN_net_0
Aliasing \SD:SPI0:BSPIM:pol_supprt\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:tx_status_3\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SD:SPI0:BSPIM:tx_status_6\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:tx_status_5\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:rx_status_3\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:rx_status_2\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:rx_status_1\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:rx_status_0\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:Net_274\ to \LED_CONTROL:clk\
Aliasing \SD:tmpOE__mosi0_net_0\ to tmpOE__LED_GREEN_net_0
Aliasing \SD:tmpOE__miso0_net_0\ to tmpOE__LED_GREEN_net_0
Aliasing \SD:tmpOE__sclk0_net_0\ to tmpOE__LED_GREEN_net_0
Aliasing \SD:tmpOE__SPI0_CS_net_0\ to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__CS_RTC_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__CLK_RTC_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__MOSI_RTC_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__MISO_RTC_net_0 to tmpOE__LED_GREEN_net_0
Aliasing Net_10801 to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_23\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_22\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_21\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_20\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_19\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_18\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_17\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_16\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_15\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_14\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_13\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_12\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_11\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_10\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_9\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_8\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_7\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_6\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_5\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_4\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_3\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:a_2\ to \LED_CONTROL:clk\
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_GREEN_net_0
Aliasing \ADC_SOC:clk\ to \LED_CONTROL:clk\
Aliasing \ADC_SOC:rst\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_1\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_2\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_3\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_4\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_5\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_6\ to \LED_CONTROL:clk\
Aliasing \ADC_STATUS:status_7\ to \LED_CONTROL:clk\
Aliasing tmpOE__PUMP_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__MASTER_MODE_FLAG_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \PWM_PUMP:PWMUDB:hwCapture\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:trig_out\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_PUMP:PWMUDB:runmode_enable\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:ltch_kill_reg\\R\ to \PWM_PUMP:PWMUDB:runmode_enable\\R\
Aliasing \PWM_PUMP:PWMUDB:ltch_kill_reg\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:min_kill_reg\\R\ to \PWM_PUMP:PWMUDB:runmode_enable\\R\
Aliasing \PWM_PUMP:PWMUDB:min_kill_reg\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:final_kill\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_PUMP:PWMUDB:dith_count_1\\R\ to \PWM_PUMP:PWMUDB:runmode_enable\\R\
Aliasing \PWM_PUMP:PWMUDB:dith_count_1\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:dith_count_0\\R\ to \PWM_PUMP:PWMUDB:runmode_enable\\R\
Aliasing \PWM_PUMP:PWMUDB:dith_count_0\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:cs_addr_0\ to \PWM_PUMP:PWMUDB:runmode_enable\\R\
Aliasing \PWM_PUMP:PWMUDB:pwm1_i\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:pwm2_i\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_23\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_22\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_21\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_20\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_19\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_18\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_17\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_16\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_15\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_14\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_13\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_12\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_11\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_10\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_9\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_8\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_7\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_6\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_5\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_4\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_3\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_2\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_GREEN_net_0
Aliasing \ADC:Net_482\ to \LED_CONTROL:clk\
Aliasing \ADC:Net_252\ to \LED_CONTROL:clk\
Aliasing \MY_TIMER_REG:clk\ to \LED_CONTROL:clk\
Aliasing \MY_TIMER_REG:rst\ to \LED_CONTROL:clk\
Aliasing tmpOE__VALVE_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__VT_1A_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \PWM_VT:PWMUDB:hwCapture\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:trig_out\ to tmpOE__LED_GREEN_net_0
Aliasing Net_10360 to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:runmode_enable\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:final_kill\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_VT:PWMUDB:dith_count_1\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:dith_count_1\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:dith_count_0\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:dith_count_0\\S\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:cs_addr_0\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:pwm_temp\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_23\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_22\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_21\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_20\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_19\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_18\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_17\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_16\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_15\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_14\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_13\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_12\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_11\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_10\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_9\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_8\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_7\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_6\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_5\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_4\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_3\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_2\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__VT_1B_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \VT1_DIR:clk\ to \LED_CONTROL:clk\
Aliasing \VT1_DIR:rst\ to \LED_CONTROL:clk\
Aliasing tmpOE__VT_2A_net_0 to tmpOE__LED_GREEN_net_0
Aliasing tmpOE__VT_2B_net_0 to tmpOE__LED_GREEN_net_0
Aliasing \VT2_DIR:clk\ to \LED_CONTROL:clk\
Aliasing \VT2_DIR:rst\ to \LED_CONTROL:clk\
Aliasing tmpOE__LED_RED_net_0 to tmpOE__LED_GREEN_net_0
Aliasing MODIN6_1 to \BasicCounter:MODIN3_1\
Aliasing MODIN6_0 to \BasicCounter:MODIN3_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_GREEN_net_0
Aliasing MODIN8_1 to \BasicCounter:MODIN3_1\
Aliasing MODIN8_0 to \BasicCounter:MODIN3_0\
Aliasing \MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_GREEN_net_0
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN3_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN3_0\
Aliasing \SD:SPI0:BSPIM:so_send_reg\\D\ to \LED_CONTROL:clk\
Aliasing \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \PWM_PUMP:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_PUMP:PWMUDB:prevCapture\\D\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:trig_last\\D\ to \LED_CONTROL:clk\
Aliasing \PWM_PUMP:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_GREEN_net_0
Aliasing \PWM_VT:PWMUDB:prevCapture\\D\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:trig_last\\D\ to \LED_CONTROL:clk\
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_GREEN_net_0
Removing Lhs of wire \LED_CONTROL:rst\[1] = \LED_CONTROL:clk\[0]
Removing Rhs of wire Net_11626[2] = \LED_CONTROL:control_out_0\[3]
Removing Rhs of wire Net_11626[2] = \LED_CONTROL:control_0\[26]
Removing Rhs of wire Net_11771[4] = \LED_CONTROL:control_out_1\[5]
Removing Rhs of wire Net_11771[4] = \LED_CONTROL:control_1\[25]
Removing Rhs of wire zero[32] = \LED_CONTROL:clk\[0]
Removing Lhs of wire one[33] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__EMG_2_net_0[36] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__EMG_1_net_0[43] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__PRESSURE_SENSOR_net_0[50] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \ADC_N_CHANNELS_USED:clk\[56] = zero[32]
Removing Lhs of wire \ADC_N_CHANNELS_USED:rst\[57] = zero[32]
Removing Rhs of wire Net_7046_1[70] = \ADC_N_CHANNELS_USED:control_out_1\[71]
Removing Rhs of wire Net_7046_1[70] = \ADC_N_CHANNELS_USED:control_1\[81]
Removing Rhs of wire Net_7046_0[72] = \ADC_N_CHANNELS_USED:control_out_0\[73]
Removing Rhs of wire Net_7046_0[72] = \ADC_N_CHANNELS_USED:control_0\[82]
Removing Rhs of wire Net_5205[85] = cy_srff_3[89]
Removing Rhs of wire Net_4627[87] = \ADC_SOC:control_out_0\[860]
Removing Rhs of wire Net_4627[87] = \ADC_SOC:control_0\[883]
Removing Rhs of wire Net_5460[90] = cmp_vv_vv_MODGEN_5[656]
Removing Rhs of wire Net_5460[90] = \MODULE_8:g1:a0:xeq\[1834]
Removing Rhs of wire Net_5460[90] = \MODULE_8:g1:a0:gx:u0:aeqb_1\[1823]
Removing Lhs of wire Net_2836[92] = cy_srff_2[91]
Removing Lhs of wire AMuxHw_Decoder_enable[95] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[97] = \MODULE_7:g1:a0:xeq\[1790]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[108] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[114] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PACER_TIMER:Net_260\[121] = zero[32]
Removing Lhs of wire \PACER_TIMER:Net_266\[122] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire Net_3249[123] = zero[32]
Removing Rhs of wire Net_3264[128] = \PACER_TIMER:Net_51\[124]
Removing Lhs of wire \PACER_TIMER:Net_102\[129] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire Net_3018[133] = cy_srff_1[131]
Removing Rhs of wire Net_3334[134] = \RESET_FF:control_out_0\[137]
Removing Rhs of wire Net_3334[134] = \RESET_FF:control_0\[160]
Removing Lhs of wire \RESET_FF:clk\[135] = zero[32]
Removing Lhs of wire \RESET_FF:rst\[136] = zero[32]
Removing Lhs of wire \FF_STATUS:status_0\[161] = cy_srff_1[131]
Removing Lhs of wire \FF_STATUS:status_1\[162] = zero[32]
Removing Lhs of wire \FF_STATUS:status_2\[163] = zero[32]
Removing Lhs of wire \FF_STATUS:status_3\[164] = zero[32]
Removing Lhs of wire \FF_STATUS:status_4\[165] = zero[32]
Removing Lhs of wire \FF_STATUS:status_5\[166] = zero[32]
Removing Lhs of wire \FF_STATUS:status_6\[167] = zero[32]
Removing Lhs of wire \FF_STATUS:status_7\[168] = zero[32]
Removing Lhs of wire \MY_TIMER:Net_260\[172] = zero[32]
Removing Lhs of wire \MY_TIMER:Net_266\[173] = tmpOE__LED_GREEN_net_0[28]
Removing Rhs of wire Net_4386[174] = \MY_TIMER_REG:control_out_0\[1275]
Removing Rhs of wire Net_4386[174] = \MY_TIMER_REG:control_0\[1298]
Removing Lhs of wire \MY_TIMER:Net_102\[180] = tmpOE__LED_GREEN_net_0[28]
Removing Rhs of wire Net_6117[184] = \UART_RS485:BUART:rx_interrupt_out\[205]
Removing Lhs of wire \UART_RS485:Net_61\[185] = Net_124[186]
Removing Lhs of wire Net_332[190] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[191] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[192] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[193] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[194] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[195] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[196] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[197] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[198] = zero[32]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[209] = \UART_RS485:BUART:tx_bitclk_dp\[245]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[255] = \UART_RS485:BUART:tx_counter_dp\[246]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[256] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[257] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[258] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[260] = \UART_RS485:BUART:tx_fifo_empty\[223]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[262] = \UART_RS485:BUART:tx_fifo_notfull\[222]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[276] = Net_6196[325]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[328] = \UART_RS485:BUART:rx_break_status\[329]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[330] = \UART_RS485:BUART:rx_parity_error_status\[331]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[332] = \UART_RS485:BUART:rx_stop_bit_error\[333]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\[342] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[469]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[344] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[393]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[348] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[415]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[349] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[350] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[351] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[352] = \UART_RS485:BUART:sRX:MODIN1_6\[353]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[353] = \UART_RS485:BUART:rx_count_6\[317]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[354] = \UART_RS485:BUART:sRX:MODIN1_5\[355]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[355] = \UART_RS485:BUART:rx_count_5\[318]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[356] = \UART_RS485:BUART:sRX:MODIN1_4\[357]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[357] = \UART_RS485:BUART:rx_count_4\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[358] = \UART_RS485:BUART:sRX:MODIN1_3\[359]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[359] = \UART_RS485:BUART:rx_count_3\[320]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[360] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[361] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[362] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[363] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[364] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[365] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[366] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[367] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[368] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[369] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[370] = \UART_RS485:BUART:rx_count_6\[317]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[371] = \UART_RS485:BUART:rx_count_5\[318]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[372] = \UART_RS485:BUART:rx_count_4\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[373] = \UART_RS485:BUART:rx_count_3\[320]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[374] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[375] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[376] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[377] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[378] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[379] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[380] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[395] = Net_6196[325]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[396] = \UART_RS485:BUART:rx_parity_bit\[347]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[397] = Net_6196[325]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[398] = \UART_RS485:BUART:rx_parity_bit\[347]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[399] = Net_6196[325]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[400] = \UART_RS485:BUART:rx_parity_bit\[347]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[402] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[403] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[401]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[404] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[401]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[425] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[426] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[427] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[428] = \UART_RS485:BUART:rx_count_6\[317]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[429] = \UART_RS485:BUART:rx_count_6\[317]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[430] = \UART_RS485:BUART:rx_count_5\[318]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[431] = \UART_RS485:BUART:rx_count_5\[318]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[432] = \UART_RS485:BUART:rx_count_4\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[433] = \UART_RS485:BUART:rx_count_4\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[434] = \UART_RS485:BUART:rx_count_3\[320]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[435] = \UART_RS485:BUART:rx_count_3\[320]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[436] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[437] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[438] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[439] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[440] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[441] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[442] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[443] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[444] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[445] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[446] = \UART_RS485:BUART:rx_count_6\[317]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[447] = \UART_RS485:BUART:rx_count_5\[318]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[448] = \UART_RS485:BUART:rx_count_4\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[449] = \UART_RS485:BUART:rx_count_3\[320]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[450] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[451] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[452] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[453] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[454] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[455] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[456] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__RS485_RX_net_0[472] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__RS485_TX_net_0[477] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[483] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[492] = zero[32]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[493] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire Net_3872[494] = zero[32]
Removing Rhs of wire Net_345[499] = \CYCLES_TIMER:Net_51\[495]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[500] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \SD:SPI0:Net_276\[503] = \SD:Net_19\[504]
Removing Rhs of wire \SD:SPI0:BSPIM:load_rx_data\[507] = \SD:SPI0:BSPIM:dpcounter_one\[508]
Removing Lhs of wire \SD:SPI0:BSPIM:pol_supprt\[509] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:miso_to_dp\[510] = \SD:SPI0:Net_244\[511]
Removing Lhs of wire \SD:SPI0:Net_244\[511] = \SD:Net_16\[604]
Removing Rhs of wire \SD:Net_10\[515] = \SD:SPI0:BSPIM:mosi_fin\[516]
Removing Rhs of wire \SD:Net_10\[515] = \SD:SPI0:BSPIM:mosi_cpha_0\[517]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_1\[538] = \SD:SPI0:BSPIM:dpMOSI_fifo_empty\[539]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_2\[540] = \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\[541]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_3\[542] = \SD:SPI0:BSPIM:load_rx_data\[507]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_4\[544] = \SD:SPI0:BSPIM:dpMISO_fifo_full\[545]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_5\[546] = \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\[547]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_6\[549] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_5\[550] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_3\[551] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_2\[552] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_1\[553] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_0\[554] = zero[32]
Removing Lhs of wire \SD:SPI0:Net_273\[564] = zero[32]
Removing Lhs of wire \SD:SPI0:Net_274\[605] = zero[32]
Removing Lhs of wire \SD:tmpOE__mosi0_net_0\[607] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \SD:tmpOE__miso0_net_0\[614] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \SD:tmpOE__sclk0_net_0\[620] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \SD:tmpOE__SPI0_CS_net_0\[626] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__CS_RTC_net_0[632] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__CLK_RTC_net_0[638] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__MOSI_RTC_net_0[644] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__MISO_RTC_net_0[650] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire Net_10801[655] = zero[32]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_1\[657] = \BasicCounter:MODULE_4:g2:a0:s_1\[817]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_0\[658] = \BasicCounter:MODULE_4:g2:a0:s_0\[818]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_23\[699] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_22\[700] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_21\[701] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_20\[702] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_19\[703] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_18\[704] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_17\[705] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_16\[706] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_15\[707] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_14\[708] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_13\[709] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_12\[710] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_11\[711] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_10\[712] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_9\[713] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_8\[714] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_7\[715] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_6\[716] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_5\[717] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_4\[718] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_3\[719] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_2\[720] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_1\[721] = \BasicCounter:MODIN3_1\[722]
Removing Lhs of wire \BasicCounter:MODIN3_1\[722] = Net_5190_1[99]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_0\[723] = \BasicCounter:MODIN3_0\[724]
Removing Lhs of wire \BasicCounter:MODIN3_0\[724] = Net_5190_0[101]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[856] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[857] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \ADC_SOC:clk\[858] = zero[32]
Removing Lhs of wire \ADC_SOC:rst\[859] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_0\[887] = Net_5290[885]
Removing Lhs of wire \ADC_STATUS:status_1\[888] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_2\[889] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_3\[890] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_4\[891] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_5\[892] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_6\[893] = zero[32]
Removing Lhs of wire \ADC_STATUS:status_7\[894] = zero[32]
Removing Lhs of wire tmpOE__PUMP_net_0[897] = tmpOE__LED_GREEN_net_0[28]
Removing Rhs of wire Net_14627[898] = \PWM_PUMP:Net_96\[1010]
Removing Rhs of wire Net_14627[898] = \PWM_PUMP:PWMUDB:pwm_i_reg\[1002]
Removing Lhs of wire tmpOE__MASTER_MODE_FLAG_net_0[904] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:ctrl_enable\[923] = \PWM_PUMP:PWMUDB:control_7\[915]
Removing Lhs of wire \PWM_PUMP:PWMUDB:hwCapture\[933] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:hwEnable\[934] = \PWM_PUMP:PWMUDB:control_7\[915]
Removing Lhs of wire \PWM_PUMP:PWMUDB:trig_out\[938] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:runmode_enable\\R\[940] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:runmode_enable\\S\[941] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:final_enable\[942] = \PWM_PUMP:PWMUDB:runmode_enable\[939]
Removing Lhs of wire \PWM_PUMP:PWMUDB:ltch_kill_reg\\R\[946] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:ltch_kill_reg\\S\[947] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:min_kill_reg\\R\[948] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:min_kill_reg\\S\[949] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:final_kill\[952] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_1\[956] = \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_1\[1174]
Removing Lhs of wire \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_0\[958] = \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_0\[1175]
Removing Lhs of wire \PWM_PUMP:PWMUDB:dith_count_1\\R\[959] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:dith_count_1\\S\[960] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:dith_count_0\\R\[961] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:dith_count_0\\S\[962] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:cs_addr_2\[964] = \PWM_PUMP:PWMUDB:tc_i\[944]
Removing Lhs of wire \PWM_PUMP:PWMUDB:cs_addr_1\[965] = \PWM_PUMP:PWMUDB:runmode_enable\[939]
Removing Lhs of wire \PWM_PUMP:PWMUDB:cs_addr_0\[966] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:pwm1_i\[1005] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:pwm2_i\[1007] = zero[32]
Removing Rhs of wire \PWM_PUMP:PWMUDB:pwm_temp\[1013] = \PWM_PUMP:PWMUDB:cmp1\[1014]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_23\[1056] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_22\[1057] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_21\[1058] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_20\[1059] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_19\[1060] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_18\[1061] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_17\[1062] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_16\[1063] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_15\[1064] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_14\[1065] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_13\[1066] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_12\[1067] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_11\[1068] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_10\[1069] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_9\[1070] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_8\[1071] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_7\[1072] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_6\[1073] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_5\[1074] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_4\[1075] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_3\[1076] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_2\[1077] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_1\[1078] = \PWM_PUMP:PWMUDB:MODIN4_1\[1079]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODIN4_1\[1079] = \PWM_PUMP:PWMUDB:dith_count_1\[955]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_0\[1080] = \PWM_PUMP:PWMUDB:MODIN4_0\[1081]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODIN4_0\[1081] = \PWM_PUMP:PWMUDB:dith_count_0\[957]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1213] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1214] = tmpOE__LED_GREEN_net_0[28]
Removing Rhs of wire \ADC:Net_488\[1233] = \ADC:Net_250\[1267]
Removing Lhs of wire \ADC:Net_481\[1235] = zero[32]
Removing Lhs of wire \ADC:Net_482\[1236] = zero[32]
Removing Lhs of wire \ADC:Net_252\[1269] = zero[32]
Removing Lhs of wire \MY_TIMER_REG:clk\[1273] = zero[32]
Removing Lhs of wire \MY_TIMER_REG:rst\[1274] = zero[32]
Removing Lhs of wire tmpOE__VALVE_net_0[1300] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__VT_1A_net_0[1306] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:ctrl_enable\[1325] = \PWM_VT:PWMUDB:control_7\[1317]
Removing Lhs of wire \PWM_VT:PWMUDB:hwCapture\[1335] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:hwEnable\[1336] = \PWM_VT:PWMUDB:control_7\[1317]
Removing Lhs of wire \PWM_VT:PWMUDB:trig_out\[1340] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\R\[1342] = zero[32]
Removing Lhs of wire Net_10360[1343] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\S\[1344] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:final_enable\[1345] = \PWM_VT:PWMUDB:runmode_enable\[1341]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\R\[1349] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\S\[1350] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\R\[1351] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\S\[1352] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:final_kill\[1355] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_1\[1359] = \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_1\[1625]
Removing Lhs of wire \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_0\[1361] = \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_0\[1626]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_1\\R\[1362] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_1\\S\[1363] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_0\\R\[1364] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_0\\S\[1365] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_2\[1367] = \PWM_VT:PWMUDB:tc_i\[1347]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_1\[1368] = \PWM_VT:PWMUDB:runmode_enable\[1341]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_0\[1369] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:compare1\[1451] = \PWM_VT:PWMUDB:cmp1_less\[1421]
Removing Lhs of wire \PWM_VT:PWMUDB:compare2\[1452] = \PWM_VT:PWMUDB:cmp2_less\[1424]
Removing Rhs of wire Net_10358[1462] = \PWM_VT:PWMUDB:pwm1_i_reg\[1455]
Removing Rhs of wire Net_10359[1463] = \PWM_VT:PWMUDB:pwm2_i_reg\[1457]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_temp\[1464] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_23\[1507] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_22\[1508] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_21\[1509] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_20\[1510] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_19\[1511] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_18\[1512] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_17\[1513] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_16\[1514] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_15\[1515] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_14\[1516] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_13\[1517] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_12\[1518] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_11\[1519] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_10\[1520] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_9\[1521] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_8\[1522] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_7\[1523] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_6\[1524] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_5\[1525] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_4\[1526] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_3\[1527] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_2\[1528] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_1\[1529] = \PWM_VT:PWMUDB:MODIN5_1\[1530]
Removing Lhs of wire \PWM_VT:PWMUDB:MODIN5_1\[1530] = \PWM_VT:PWMUDB:dith_count_1\[1358]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_0\[1531] = \PWM_VT:PWMUDB:MODIN5_0\[1532]
Removing Lhs of wire \PWM_VT:PWMUDB:MODIN5_0\[1532] = \PWM_VT:PWMUDB:dith_count_0\[1360]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1664] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1665] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__VT_1B_net_0[1674] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \VT1_DIR:clk\[1680] = zero[32]
Removing Lhs of wire \VT1_DIR:rst\[1681] = zero[32]
Removing Rhs of wire Net_10364[1682] = \VT1_DIR:control_out_0\[1683]
Removing Rhs of wire Net_10364[1682] = \VT1_DIR:control_0\[1706]
Removing Lhs of wire tmpOE__VT_2A_net_0[1709] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire tmpOE__VT_2B_net_0[1716] = tmpOE__LED_GREEN_net_0[28]
Removing Rhs of wire Net_10374[1722] = \VT2_DIR:control_out_0\[1726]
Removing Rhs of wire Net_10374[1722] = \VT2_DIR:control_0\[1749]
Removing Lhs of wire \VT2_DIR:clk\[1724] = zero[32]
Removing Lhs of wire \VT2_DIR:rst\[1725] = zero[32]
Removing Lhs of wire tmpOE__LED_RED_net_0[1752] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1757] = Net_5190_1[99]
Removing Lhs of wire MODIN6_1[1758] = Net_5190_1[99]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1759] = Net_5190_0[101]
Removing Lhs of wire MODIN6_0[1760] = Net_5190_0[101]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1761] = MODIN7_1[1762]
Removing Lhs of wire MODIN7_1[1762] = AMuxHw_Decoder_old_id_1[98]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1763] = MODIN7_0[1764]
Removing Lhs of wire MODIN7_0[1764] = AMuxHw_Decoder_old_id_0[100]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1765] = Net_5190_1[99]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1766] = Net_5190_0[101]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1767] = AMuxHw_Decoder_old_id_1[98]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1768] = AMuxHw_Decoder_old_id_0[100]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1769] = Net_5190_1[99]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1770] = Net_5190_0[101]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1771] = AMuxHw_Decoder_old_id_1[98]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1772] = AMuxHw_Decoder_old_id_0[100]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1775] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1776] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1774]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1778] = \MODULE_7:g1:a0:gx:u0:eq_1\[1777]
Removing Rhs of wire \MODULE_7:g1:a0:xeq\[1790] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[1779]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[1801] = Net_5190_1[99]
Removing Lhs of wire MODIN8_1[1802] = Net_5190_1[99]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[1803] = Net_5190_0[101]
Removing Lhs of wire MODIN8_0[1804] = Net_5190_0[101]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[1805] = MODIN9_1[1806]
Removing Lhs of wire MODIN9_1[1806] = Net_7046_1[70]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[1807] = MODIN9_0[1808]
Removing Lhs of wire MODIN9_0[1808] = Net_7046_0[72]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[1809] = Net_5190_1[99]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[1810] = Net_5190_0[101]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[1811] = Net_7046_1[70]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[1812] = Net_7046_0[72]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[1813] = Net_5190_1[99]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[1814] = Net_5190_0[101]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[1815] = Net_7046_1[70]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[1816] = Net_7046_0[72]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:aeqb_0\[1819] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[1820] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[1818]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eqi_0\[1822] = \MODULE_8:g1:a0:gx:u0:eq_1\[1821]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[1847] = Net_5190_1[99]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[1849] = Net_5190_0[101]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[1855] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[1870] = \UART_RS485:BUART:rx_bitclk_pre\[311]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[1878] = \UART_RS485:BUART:rx_parity_error_pre\[341]
Removing Lhs of wire \SD:SPI0:BSPIM:so_send_reg\\D\[1883] = zero[32]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_reg\\D\[1890] = \SD:SPI0:BSPIM:mosi_pre_reg\[531]
Removing Lhs of wire \SD:SPI0:BSPIM:dpcounter_one_reg\\D\[1892] = \SD:SPI0:BSPIM:load_rx_data\[507]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\[1893] = \SD:SPI0:BSPIM:mosi_from_dp\[521]
Removing Lhs of wire \PWM_PUMP:PWMUDB:min_kill_reg\\D\[1897] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:prevCapture\\D\[1898] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:trig_last\\D\[1899] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:ltch_kill_reg\\D\[1902] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_PUMP:PWMUDB:pwm_i_reg\\D\[1905] = \PWM_PUMP:PWMUDB:pwm_i\[1003]
Removing Lhs of wire \PWM_PUMP:PWMUDB:pwm1_i_reg\\D\[1906] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:pwm2_i_reg\\D\[1907] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\D\[1909] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:prevCapture\\D\[1910] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:trig_last\\D\[1911] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\D\[1914] = tmpOE__LED_GREEN_net_0[28]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_i_reg\\D\[1917] = \PWM_VT:PWMUDB:pwm_i\[1454]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm1_i_reg\\D\[1918] = \PWM_VT:PWMUDB:pwm1_i\[1456]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm2_i_reg\\D\[1919] = \PWM_VT:PWMUDB:pwm2_i\[1458]

------------------------------------------------------
Aliased 0 equations, 418 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LED_GREEN_net_0' (cost = 0):
tmpOE__LED_GREEN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_10976' (cost = 1):
Net_10976 <= ((Net_2835 and Net_5205));

Note:  Expanding virtual equation for 'Net_10975' (cost = 2):
Net_10975 <= (Net_4627
	OR (Net_2835 and Net_5205));

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:compare1\' (cost = 2):
\PWM_PUMP:PWMUDB:compare1\ <= (\PWM_PUMP:PWMUDB:cmp1_less\
	OR \PWM_PUMP:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:pwm_temp\' (cost = 2):
\PWM_PUMP:PWMUDB:pwm_temp\ <= (\PWM_PUMP:PWMUDB:cmp1_less\
	OR \PWM_PUMP:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_PUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_PUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_PUMP:PWMUDB:dith_count_1\ and \PWM_PUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:cmp1\' (cost = 0):
\PWM_VT:PWMUDB:cmp1\ <= (\PWM_VT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:cmp2\' (cost = 0):
\PWM_VT:PWMUDB:cmp2\ <= (\PWM_VT:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_VT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_VT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_VT:PWMUDB:dith_count_1\ and \PWM_VT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_10373' (cost = 0):
Net_10373 <= (not Net_10364);

Note:  Expanding virtual equation for 'Net_10375' (cost = 0):
Net_10375 <= (not Net_10374);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_7046_1 and not Net_5190_1)
	OR (Net_7046_1 and Net_5190_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7046_0 and not Net_5190_0)
	OR (Net_7046_0 and Net_5190_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_7046_1 and not Net_7046_0 and not Net_5190_1 and not Net_5190_0)
	OR (not Net_7046_1 and not Net_5190_1 and Net_7046_0 and Net_5190_0)
	OR (not Net_7046_0 and not Net_5190_0 and Net_7046_1 and Net_5190_1)
	OR (Net_7046_1 and Net_7046_0 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:xeq\' (cost = 4):
\MODULE_7:g1:a0:xeq\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_4:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_PUMP:PWMUDB:dith_count_0\ and \PWM_PUMP:PWMUDB:dith_count_1\)
	OR (not \PWM_PUMP:PWMUDB:dith_count_1\ and \PWM_PUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_VT:PWMUDB:dith_count_0\ and \PWM_VT:PWMUDB:dith_count_1\)
	OR (not \PWM_VT:PWMUDB:dith_count_1\ and \PWM_VT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal Net_5460 with ( cost: 168 or cost_inv: 8)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_5460 <= ((not Net_7046_1 and not Net_7046_0 and not Net_5190_1 and not Net_5190_0)
	OR (not Net_7046_1 and not Net_5190_1 and Net_7046_0 and Net_5190_0)
	OR (not Net_7046_0 and not Net_5190_0 and Net_7046_1 and Net_5190_1)
	OR (Net_7046_1 and Net_7046_0 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for 'AMuxHw_Decoder_is_active' (cost = 36):
AMuxHw_Decoder_is_active <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 118 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_PUMP:PWMUDB:final_capture\ to zero
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_VT:PWMUDB:final_capture\ to zero
Aliasing \PWM_VT:PWMUDB:pwm_i\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[275] = \UART_RS485:BUART:rx_bitclk\[323]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[326] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[336] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[827] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[837] = zero[32]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[847] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:final_capture\[968] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1184] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1194] = zero[32]
Removing Lhs of wire \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1204] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:final_capture\[1371] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_i\[1454] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1635] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1645] = zero[32]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1655] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[1862] = \UART_RS485:BUART:tx_ctrl_mark_last\[266]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[1872] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[1874] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[1876] = zero[32]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[1877] = \UART_RS485:BUART:rx_markspace_pre\[340]
Removing Lhs of wire \PWM_PUMP:PWMUDB:runmode_enable\\D\[1900] = \PWM_PUMP:PWMUDB:control_7\[915]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\D\[1912] = \PWM_VT:PWMUDB:control_7\[1317]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj" -dcpsoc3 WISH_VIBES_Socket.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.542ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 03 May 2024 17:20:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES\FW_WearableHealtySubj - WISH+Dayton\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -d CY8C5888LTI-LP097 WISH_VIBES_Socket.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PUMP:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PUMP:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PUMP:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PUMP:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SD_Clock_1'. Fanout=1, Signal=\SD:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_VT'. Fanout=2, Signal=Net_10350
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 5: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_PUMP:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_VT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_VT, EnableOut: Constant 1
    UDB Clk/Enable \PWM_VT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_VT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_VT, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_11626 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_2(0)__PA ,
            analog_term => Net_10974 ,
            pad => EMG_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = EMG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_1(0)__PA ,
            analog_term => Net_10973 ,
            pad => EMG_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = PRESSURE_SENSOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PRESSURE_SENSOR(0)__PA ,
            analog_term => Net_10972 ,
            pad => PRESSURE_SENSOR(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:mosi0(0)\__PA ,
            pin_input => \SD:Net_10\ ,
            pad => \SD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:miso0(0)\__PA ,
            fb => \SD:Net_16\ ,
            pad => \SD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:sclk0(0)\__PA ,
            pin_input => \SD:Net_22\ ,
            pad => \SD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:SPI0_CS(0)\__PA ,
            pad => \SD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_RTC(0)__PA ,
            pad => CS_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_RTC(0)__PA ,
            pad => CLK_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_RTC(0)__PA ,
            pad => MOSI_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_RTC(0)__PA ,
            pad => MISO_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PUMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PUMP(0)__PA ,
            pin_input => Net_14627 ,
            pad => PUMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MASTER_MODE_FLAG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MASTER_MODE_FLAG(0)__PA ,
            pad => MASTER_MODE_FLAG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VALVE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VALVE(0)__PA ,
            pad => VALVE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_1A(0)__PA ,
            pin_input => Net_10747 ,
            pad => VT_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_1B(0)__PA ,
            pin_input => Net_10763 ,
            pad => VT_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_2A(0)__PA ,
            pin_input => Net_10749 ,
            pad => VT_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_2B(0)__PA ,
            pin_input => Net_10755 ,
            pad => VT_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_11771 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_5460, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_7046_1 * !Net_7046_0 * !Net_5190_1 * !Net_5190_0
            + !Net_7046_1 * Net_7046_0 * !Net_5190_1 * Net_5190_0
            + Net_7046_1 * !Net_7046_0 * Net_5190_1 * !Net_5190_0
            + Net_7046_1 * Net_7046_0 * Net_5190_1 * Net_5190_0
        );
        Output = Net_5460 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_10747, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * Net_10364
        );
        Output = Net_10747 (fanout=1)

    MacroCell: Name=Net_10763, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * !Net_10364
        );
        Output = Net_10763 (fanout=1)

    MacroCell: Name=Net_10749, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * Net_10374
        );
        Output = Net_10749 (fanout=1)

    MacroCell: Name=Net_10755, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * !Net_10374
        );
        Output = Net_10755 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=Net_5205, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + Net_4627 * !Net_5460
        );
        Output = Net_5205 (fanout=1)

    MacroCell: Name=cy_srff_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * cy_srff_2
        );
        Output = cy_srff_2 (fanout=2)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=3)

    MacroCell: Name=Net_5190_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=3)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_5190_1 * 
              !AMuxHw_Decoder_old_id_0 * !Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_5190_1 * 
              AMuxHw_Decoder_old_id_0 * Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_5190_1 * !AMuxHw_Decoder_old_id_0 * 
              !Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)

    MacroCell: Name=\PWM_PUMP:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PUMP:PWMUDB:control_7\
        );
        Output = \PWM_PUMP:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_14627, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PUMP:PWMUDB:runmode_enable\ * \PWM_PUMP:PWMUDB:cmp1_eq\
            + \PWM_PUMP:PWMUDB:runmode_enable\ * \PWM_PUMP:PWMUDB:cmp1_less\
        );
        Output = Net_14627 (fanout=1)

    MacroCell: Name=\PWM_VT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:control_7\
        );
        Output = \PWM_VT:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_10358, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp1_less\
        );
        Output = Net_10358 (fanout=2)

    MacroCell: Name=Net_10359, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp2_less\
        );
        Output = Net_10359 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD:Net_19\ ,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
            route_si => \SD:Net_16\ ,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_10350 ,
            cs_addr_2 => \PWM_PUMP:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_PUMP:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_PUMP:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_PUMP:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_PUMP:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_10350 ,
            cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_10350 ,
            cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_VT:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_VT:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_VT:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_5290 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_2835 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_CONTROL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CONTROL:control_7\ ,
            control_6 => \LED_CONTROL:control_6\ ,
            control_5 => \LED_CONTROL:control_5\ ,
            control_4 => \LED_CONTROL:control_4\ ,
            control_3 => \LED_CONTROL:control_3\ ,
            control_2 => \LED_CONTROL:control_2\ ,
            control_1 => Net_11771 ,
            control_0 => Net_11626 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
            control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
            control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
            control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
            control_3 => \ADC_N_CHANNELS_USED:control_3\ ,
            control_2 => \ADC_N_CHANNELS_USED:control_2\ ,
            control_1 => Net_7046_1 ,
            control_0 => Net_7046_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_PUMP:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10350 ,
            control_7 => \PWM_PUMP:PWMUDB:control_7\ ,
            control_6 => \PWM_PUMP:PWMUDB:control_6\ ,
            control_5 => \PWM_PUMP:PWMUDB:control_5\ ,
            control_4 => \PWM_PUMP:PWMUDB:control_4\ ,
            control_3 => \PWM_PUMP:PWMUDB:control_3\ ,
            control_2 => \PWM_PUMP:PWMUDB:control_2\ ,
            control_1 => \PWM_PUMP:PWMUDB:control_1\ ,
            control_0 => \PWM_PUMP:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_VT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10350 ,
            control_7 => \PWM_VT:PWMUDB:control_7\ ,
            control_6 => \PWM_VT:PWMUDB:control_6\ ,
            control_5 => \PWM_VT:PWMUDB:control_5\ ,
            control_4 => \PWM_VT:PWMUDB:control_4\ ,
            control_3 => \PWM_VT:PWMUDB:control_3\ ,
            control_2 => \PWM_VT:PWMUDB:control_2\ ,
            control_1 => \PWM_VT:PWMUDB:control_1\ ,
            control_0 => \PWM_VT:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VT1_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VT1_DIR:control_7\ ,
            control_6 => \VT1_DIR:control_6\ ,
            control_5 => \VT1_DIR:control_5\ ,
            control_4 => \VT1_DIR:control_4\ ,
            control_3 => \VT1_DIR:control_3\ ,
            control_2 => \VT1_DIR:control_2\ ,
            control_1 => \VT1_DIR:control_1\ ,
            control_0 => Net_10364 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\VT2_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VT2_DIR:control_7\ ,
            control_6 => \VT2_DIR:control_6\ ,
            control_5 => \VT2_DIR:control_5\ ,
            control_4 => \VT2_DIR:control_4\ ,
            control_3 => \VT2_DIR:control_3\ ,
            control_2 => \VT2_DIR:control_2\ ,
            control_1 => \VT2_DIR:control_1\ ,
            control_0 => Net_10374 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD:Net_19\ ,
            enable => \SD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD:SPI0:BSPIM:count_0\ ,
            tc => \SD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   64 :  128 :  192 : 33.33 %
  Unique P-terms              :  122 :  262 :  384 : 31.77 %
  Total P-terms               :  144 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    9 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.226ms
Tech Mapping phase: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MASTER_MODE_FLAG(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PRESSURE_SENSOR(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PUMP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VALVE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VT_1A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VT_1B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VT_2A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VT_2B(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MASTER_MODE_FLAG(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PRESSURE_SENSOR(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PUMP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VALVE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VT_1A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VT_1B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VT_2A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VT_2B(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_11261 {
    dsm_0_vplus
  }
  Net: Net_10972 {
    p0_1
  }
  Net: Net_10973 {
    p2_6
  }
  Net: Net_10974 {
    p2_7
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_p2_7
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    p2_6
    p2_7
    p0_1
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_11261
  p0_1                                             -> Net_10972
  p2_6                                             -> Net_10973
  p2_7                                             -> Net_10974
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl2                                             -> AmuxNet::AMuxHw
  agl2_x_p2_6                                      -> AmuxNet::AMuxHw
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl3                                             -> AmuxNet::AMuxHw
  agl3_x_p2_7                                      -> AmuxNet::AMuxHw
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_11261
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_10972
      Outer: agl5_x_p0_1
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_10973
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_10974
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            4.93
               Macrocells :            2.29
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       9.80 :       4.27
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5205, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + Net_4627 * !Net_5460
        );
        Output = Net_5205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_5190_1 * 
              AMuxHw_Decoder_old_id_0 * Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_old_id_1 * Net_5190_1 * !AMuxHw_Decoder_old_id_0 * 
              !Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_srff_2, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * cy_srff_2
        );
        Output = cy_srff_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_2835 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_1, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_Decoder_old_id_1 * !Net_5190_1 * 
              !AMuxHw_Decoder_old_id_0 * !Net_5190_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5460, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_7046_1 * !Net_7046_0 * !Net_5190_1 * !Net_5190_0
            + !Net_7046_1 * Net_7046_0 * !Net_5190_1 * Net_5190_0
            + Net_7046_1 * !Net_7046_0 * Net_5190_1 * !Net_5190_0
            + Net_7046_1 * Net_7046_0 * Net_5190_1 * Net_5190_0
        );
        Output = Net_5460 (fanout=3)
        Properties               : 
        {
            soft = 1
        }
}

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
        control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
        control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
        control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
        control_3 => \ADC_N_CHANNELS_USED:control_3\ ,
        control_2 => \ADC_N_CHANNELS_USED:control_2\ ,
        control_1 => Net_7046_1 ,
        control_0 => Net_7046_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_10350 ,
        cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MY_TIMER_REG:control_7\ ,
        control_6 => \MY_TIMER_REG:control_6\ ,
        control_5 => \MY_TIMER_REG:control_5\ ,
        control_4 => \MY_TIMER_REG:control_4\ ,
        control_3 => \MY_TIMER_REG:control_3\ ,
        control_2 => \MY_TIMER_REG:control_2\ ,
        control_1 => \MY_TIMER_REG:control_1\ ,
        control_0 => Net_4386 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_PUMP:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_10350 ,
        control_7 => \PWM_PUMP:PWMUDB:control_7\ ,
        control_6 => \PWM_PUMP:PWMUDB:control_6\ ,
        control_5 => \PWM_PUMP:PWMUDB:control_5\ ,
        control_4 => \PWM_PUMP:PWMUDB:control_4\ ,
        control_3 => \PWM_PUMP:PWMUDB:control_3\ ,
        control_2 => \PWM_PUMP:PWMUDB:control_2\ ,
        control_1 => \PWM_PUMP:PWMUDB:control_1\ ,
        control_0 => \PWM_PUMP:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD:Net_19\ ,
        enable => \SD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SD:SPI0:BSPIM:count_6\ ,
        count_5 => \SD:SPI0:BSPIM:count_5\ ,
        count_4 => \SD:SPI0:BSPIM:count_4\ ,
        count_3 => \SD:SPI0:BSPIM:count_3\ ,
        count_2 => \SD:SPI0:BSPIM:count_2\ ,
        count_1 => \SD:SPI0:BSPIM:count_1\ ,
        count_0 => \SD:SPI0:BSPIM:count_0\ ,
        tc => \SD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD:Net_22\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:Net_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_10358, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp1_less\
        );
        Output = Net_10358 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10747, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * Net_10364
        );
        Output = Net_10747 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_VT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:control_7\
        );
        Output = \PWM_VT:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_10359, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp2_less\
        );
        Output = Net_10359 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10749, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * Net_10374
        );
        Output = Net_10749 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10755, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * !Net_10374
        );
        Output = Net_10755 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10763, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * !Net_10364
        );
        Output = Net_10763 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_10350 ,
        cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_VT:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_VT:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_VT:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_5290 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_CONTROL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CONTROL:control_7\ ,
        control_6 => \LED_CONTROL:control_6\ ,
        control_5 => \LED_CONTROL:control_5\ ,
        control_4 => \LED_CONTROL:control_4\ ,
        control_3 => \LED_CONTROL:control_3\ ,
        control_2 => \LED_CONTROL:control_2\ ,
        control_1 => Net_11771 ,
        control_0 => Net_11626 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PUMP:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PUMP:PWMUDB:control_7\
        );
        Output = \PWM_PUMP:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD:Net_19\ ,
        cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
        route_si => \SD:Net_16\ ,
        f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VT2_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VT2_DIR:control_7\ ,
        control_6 => \VT2_DIR:control_6\ ,
        control_5 => \VT2_DIR:control_5\ ,
        control_4 => \VT2_DIR:control_4\ ,
        control_3 => \VT2_DIR:control_3\ ,
        control_2 => \VT2_DIR:control_2\ ,
        control_1 => \VT2_DIR:control_1\ ,
        control_0 => Net_10374 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_14627, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PUMP:PWMUDB:runmode_enable\ * \PWM_PUMP:PWMUDB:cmp1_eq\
            + \PWM_PUMP:PWMUDB:runmode_enable\ * \PWM_PUMP:PWMUDB:cmp1_less\
        );
        Output = Net_14627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_10350 ,
        cs_addr_2 => \PWM_PUMP:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_PUMP:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_PUMP:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_PUMP:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_PUMP:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_VT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_10350 ,
        control_7 => \PWM_VT:PWMUDB:control_7\ ,
        control_6 => \PWM_VT:PWMUDB:control_6\ ,
        control_5 => \PWM_VT:PWMUDB:control_5\ ,
        control_4 => \PWM_VT:PWMUDB:control_4\ ,
        control_3 => \PWM_VT:PWMUDB:control_3\ ,
        control_2 => \PWM_VT:PWMUDB:control_2\ ,
        control_1 => \PWM_VT:PWMUDB:control_1\ ,
        control_0 => \PWM_VT:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\VT1_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VT1_DIR:control_7\ ,
        control_6 => \VT1_DIR:control_6\ ,
        control_5 => \VT1_DIR:control_5\ ,
        control_4 => \VT1_DIR:control_4\ ,
        control_3 => \VT1_DIR:control_3\ ,
        control_2 => \VT1_DIR:control_2\ ,
        control_1 => \VT1_DIR:control_1\ ,
        control_0 => Net_10364 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MASTER_MODE_FLAG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MASTER_MODE_FLAG(0)__PA ,
        pad => MASTER_MODE_FLAG(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PRESSURE_SENSOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PRESSURE_SENSOR(0)__PA ,
        analog_term => Net_10972 ,
        pad => PRESSURE_SENSOR(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VT_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_2B(0)__PA ,
        pin_input => Net_10755 ,
        pad => VT_2B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:mosi0(0)\__PA ,
        pin_input => \SD:Net_10\ ,
        pad => \SD:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = RS485_CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_CTS(0)__PA ,
        pad => RS485_CTS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = EMG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_1(0)__PA ,
        analog_term => Net_10973 ,
        pad => EMG_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EMG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_2(0)__PA ,
        analog_term => Net_10974 ,
        pad => EMG_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = PUMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PUMP(0)__PA ,
        pin_input => Net_14627 ,
        pad => PUMP(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VALVE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VALVE(0)__PA ,
        pad => VALVE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VT_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_1A(0)__PA ,
        pin_input => Net_10747 ,
        pad => VT_1A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VT_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_1B(0)__PA ,
        pin_input => Net_10763 ,
        pad => VT_1B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VT_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_2A(0)__PA ,
        pin_input => Net_10749 ,
        pad => VT_2A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:miso0(0)\__PA ,
        fb => \SD:Net_16\ ,
        pad => \SD:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_11771 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_11626 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_RTC(0)__PA ,
        pad => MISO_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_RTC(0)__PA ,
        pad => MOSI_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = \SD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:sclk0(0)\__PA ,
        pin_input => \SD:Net_22\ ,
        pad => \SD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:SPI0_CS(0)\__PA ,
        pad => \SD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_RTC(0)__PA ,
        pad => CS_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CLK_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_RTC(0)__PA ,
        pad => CLK_RTC(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \SD:Net_19\ ,
            dclk_1 => \SD:Net_19_local\ ,
            dclk_glb_2 => \ADC:Net_93\ ,
            dclk_2 => \ADC:Net_93_local\ ,
            dclk_glb_3 => Net_10350 ,
            dclk_3 => Net_10350_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_4 => Net_4387 ,
            dclk_4 => Net_4387_local ,
            dclk_glb_5 => Net_2711 ,
            dclk_5 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_11261 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => cy_srff_2 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CYCLES_TIMER:TimerHW\
        PORT MAP (
            clock => Net_2711 ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \CYCLES_TIMER:Net_261\ ,
            irq => \CYCLES_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\MY_TIMER:TimerHW\
        PORT MAP (
            clock => Net_4387 ,
            enable => __ONE__ ,
            timer_reset => Net_4386 ,
            tc => \MY_TIMER:Net_51\ ,
            cmp => \MY_TIMER:Net_261\ ,
            irq => \MY_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_2 => Net_10974 ,
            muxin_1 => Net_10973 ,
            muxin_0 => Net_10972 ,
            vout => Net_11261 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | MASTER_MODE_FLAG(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  PRESSURE_SENSOR(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_10972)
     |   3 |     * |      NONE |         CMOS_OUT |            VT_2B(0) | In(Net_10755)
     |   6 |     * |      NONE |         CMOS_OUT |       \SD:mosi0(0)\ | In(\SD:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT |      FTDI_ENABLE(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
   1 |   4 |     * |      NONE |    RES_PULL_DOWN |        RS485_CTS(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
   2 |   6 |     * |      NONE |      HI_Z_ANALOG |            EMG_1(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_10973)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            EMG_2(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_10974)
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |             PUMP(0) | In(Net_14627)
     |   2 |     * |      NONE |         CMOS_OUT |            VALVE(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            VT_1A(0) | In(Net_10747)
     |   4 |     * |      NONE |         CMOS_OUT |            VT_1B(0) | In(Net_10763)
     |   5 |     * |      NONE |         CMOS_OUT |            VT_2A(0) | In(Net_10749)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       \SD:miso0(0)\ | FB(\SD:Net_16\)
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          LED_RED(0) | In(Net_11771)
     |   1 |     * |      NONE |         CMOS_OUT |        LED_GREEN(0) | In(Net_11626)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         MISO_RTC(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         MOSI_RTC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        RS_485_EN(0) | In(Net_6020)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |         RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+---------------------+------------------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |       \SD:sclk0(0)\ | In(\SD:Net_22\)
     |   3 |     * |      NONE |         CMOS_OUT |     \SD:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |           CS_RTC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          CLK_RTC(0) | 
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.103ms
Digital Placement phase: Elapsed time ==> 2s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "WISH_VIBES_Socket_r.vh2" --pcf-path "WISH_VIBES_Socket.pco" --des-name "WISH_VIBES_Socket" --dsf-path "WISH_VIBES_Socket.dsf" --sdc-path "WISH_VIBES_Socket.sdc" --lib-path "WISH_VIBES_Socket_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.475ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in WISH_VIBES_Socket_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.575ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.148ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.151ms
API generation phase: Elapsed time ==> 3s.227ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.000ms
