`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: ALU
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: ALU unit of RISCV CPU
//////////////////////////////////////////////////////////////////////////////////

//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
	//ALUæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®AluContrlçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„è®¡ç®—æ“ä½œï¼Œå°†è®¡ç®—ç»“æœè¾“å‡ºåˆ°AluOut
	//AluContrlçš„ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
//æ¨èæ ¼å¼ï¼?
    //case()
    //    `ADD:        AluOut<=Operand1 + Operand2; 
    //   	.......
    //    default:    AluOut <= 32'hxxxxxxxx;                          
    //endcase
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module ALU(
    input wire [31:0] Operand1,
    input wire [31:0] Operand2,
    input wire [3:0] AluContrl,
    output reg [31:0] AluOut
);    
always @(*) 
begin
    case (AluContrl)
        `SLL:       AluOut <= Operand1 <<  Operand2;
        `SRL:       AluOut <= Operand1 >>  Operand2;
        `SRA:       AluOut <= ($signed(Operand1)) >>> Operand2;
        `ADD:       AluOut <= Operand1  +  Operand2;
        `SUB:       AluOut <= Operand1  -  Operand2;
        `XOR:       AluOut <= Operand1  ^  Operand2;
        `OR:        AluOut <= Operand1  |  Operand2;
        `AND:       AluOut <= Operand1  &  Operand2;
        `SLTU:       begin
            if(Operand1 < Operand2)
                AluOut <= 32'd1;
            else
                AluOut <= 32'd0;
        end
        `SLT:      begin
            /*case ({Operand1[31],Operand2[31]})
                2'b01:begin
                    AluOut <= 32'd0;
                end
                2'b10:begin
                    AluOut <= 32'd1;
                end
                default:begin
                    if(Operand1 < Operand2)
                        AluOut <= 32'd1;
                    else
                        AluOut <= 32'd0; 
                end
            endcase*/
            if($signed(Operand1) < $signed(Operand2))
                    AluOut <= 32'd1;
            else
                    AluOut <= 32'd0;
        end
        `LUI:   AluOut <= {Operand2[31:12],12'd0};
        default:    AluOut <= 32'hxxxxxxxx;
    endcase
end
endmodule

