<stg><name>compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 0, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc26:0 %j = load i7 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc26:1 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26:2 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
for.inc26:3 %zext_ln137 = zext i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7">
<![CDATA[
for.inc26:4 %trunc_ln137 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:5 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:6 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:7 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:8 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26:10 %icmp_ln136 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26:11 %add_ln136 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:12 %br_ln136 = br i1 %icmp_ln136, void %for.inc29, void %for.end31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc29:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc29:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc29:4 %select_ln136 = select i1 %tmp, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc29:5 %add_ln136_1 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29:6 %lshr_ln137_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln136_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln137_mid1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc29:7 %select_ln136_1 = select i1 %tmp, i5 %lshr_ln137_mid1, i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
for.inc29:9 %zext_ln137_1 = zext i5 %lshr_ln137_mid1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7">
<![CDATA[
for.inc29:10 %trunc_ln137_1 = trunc i7 %add_ln136_1

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:12 %reg_file_6_0_addr_7 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:13 %reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:14 %reg_file_6_1_addr_7 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:15 %reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc29:19 %select_ln136_4 = select i1 %tmp, i7 %add_ln136_1, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln136_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29:22 %lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln136, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc29:48 %add_ln138 = add i7 %select_ln136, i7 2

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29:49 %store_ln138 = store i12 %add_ln136, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29:50 %store_ln138 = store i7 %select_ln136_4, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29:51 %store_ln138 = store i7 %add_ln138, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:6 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:8 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc26:9 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln137

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc29:11 %select_ln136_2 = select i1 %tmp, i1 %trunc_ln137_1, i1 %trunc_ln137

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:13 %reg_file_6_0_load_4 = load i11 %reg_file_6_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:15 %reg_file_6_1_load_4 = load i11 %reg_file_6_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:16 %tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load_4, i16 %reg_file_6_1_load_4, i1 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc29:17 %select_ln136_3 = select i1 %tmp, i16 %tmp_mid1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln136_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:18 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln136_3

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="5">
<![CDATA[
for.inc29:8 %zext_ln136 = zext i5 %select_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:18 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln136_3

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc29:24 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln6, i6 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="11">
<![CDATA[
for.inc29:25 %zext_ln142_1 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:26 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:27 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:28 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:29 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc29:36 %or_ln142 = or i11 %add_ln, i11 32

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
for.inc29:37 %zext_ln142_2 = zext i11 %or_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:38 %reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_7"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:39 %reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:40 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:41 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:28 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:29 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:30 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %select_ln136_2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:31 %mul2 = hmul i16 %tmp_35, i16 %tmp_1_mid2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:40 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:41 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:42 %tmp_36 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %select_ln136_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:43 %mul22_1 = hmul i16 %tmp_36, i16 %tmp_1_mid2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="5">
<![CDATA[
for.inc29:23 %zext_ln142 = zext i5 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:31 %mul2 = hmul i16 %tmp_35, i16 %tmp_1_mid2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:32 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:33 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:43 %mul22_1 = hmul i16 %tmp_36, i16 %tmp_1_mid2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:44 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:45 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:33 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:34 %add = hadd i16 %reg_file_7_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:45 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:46 %add_1 = hadd i16 %reg_file_7_1_load, i16 %mul22_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
for.end31.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_2_VITIS_LOOP_138_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29:20 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29:21 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:34 %add = hadd i16 %reg_file_7_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc29:35 %store_ln142 = store i16 %add, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:46 %add_1 = hadd i16 %reg_file_7_1_load, i16 %mul22_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc29:47 %store_ln142 = store i16 %add_1, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc29:52 %br_ln138 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="126" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="reg_file_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</port>
<port id="129" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="StgValue_133" to="i" fromId="133" toId="10">
</dataflow>
<dataflow id="135" from="StgValue_133" to="j_4" fromId="133" toId="11">
</dataflow>
<dataflow id="136" from="StgValue_133" to="indvar_flatten" fromId="133" toId="12">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="139" from="reg_file_7_1" to="specmemcore_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="13">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="13">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="13">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="14">
</dataflow>
<dataflow id="147" from="reg_file_7_0" to="specmemcore_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="14">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="152" from="reg_file_6_1" to="specmemcore_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="157" from="reg_file_6_0" to="specmemcore_ln0" fromId="126" toId="16">
</dataflow>
<dataflow id="158" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="16">
</dataflow>
<dataflow id="160" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="16">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="17">
</dataflow>
<dataflow id="162" from="reg_file_2_1" to="specmemcore_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="164" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="17">
</dataflow>
<dataflow id="165" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="17">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="167" from="reg_file_2_0" to="specmemcore_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="168" from="StgValue_140" to="specmemcore_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="169" from="StgValue_142" to="specmemcore_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="170" from="StgValue_144" to="specmemcore_ln0" fromId="144" toId="18">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.half" to="reg_file_0_0_load_read" fromId="171" toId="19">
</dataflow>
<dataflow id="173" from="reg_file_0_0_load" to="reg_file_0_0_load_read" fromId="128" toId="19">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln0" fromId="174" toId="20">
</dataflow>
<dataflow id="176" from="indvar_flatten" to="store_ln0" fromId="12" toId="20">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln0" fromId="177" toId="21">
</dataflow>
<dataflow id="179" from="j_4" to="store_ln0" fromId="11" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_177" to="store_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="181" from="i" to="store_ln0" fromId="10" toId="22">
</dataflow>
<dataflow id="182" from="j_4" to="j" fromId="11" toId="24">
</dataflow>
<dataflow id="183" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="25">
</dataflow>
<dataflow id="185" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5" fromId="184" toId="26">
</dataflow>
<dataflow id="186" from="j" to="lshr_ln5" fromId="24" toId="26">
</dataflow>
<dataflow id="187" from="StgValue_133" to="lshr_ln5" fromId="133" toId="26">
</dataflow>
<dataflow id="189" from="StgValue_188" to="lshr_ln5" fromId="188" toId="26">
</dataflow>
<dataflow id="190" from="lshr_ln5" to="zext_ln137" fromId="26" toId="27">
</dataflow>
<dataflow id="191" from="j" to="trunc_ln137" fromId="24" toId="28">
</dataflow>
<dataflow id="192" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="126" toId="29">
</dataflow>
<dataflow id="194" from="StgValue_193" to="reg_file_6_0_addr" fromId="193" toId="29">
</dataflow>
<dataflow id="195" from="zext_ln137" to="reg_file_6_0_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="196" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="197" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="127" toId="31">
</dataflow>
<dataflow id="198" from="StgValue_193" to="reg_file_6_1_addr" fromId="193" toId="31">
</dataflow>
<dataflow id="199" from="zext_ln137" to="reg_file_6_1_addr" fromId="27" toId="31">
</dataflow>
<dataflow id="200" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="31" toId="32">
</dataflow>
<dataflow id="201" from="indvar_flatten_load" to="icmp_ln136" fromId="25" toId="33">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln136" fromId="202" toId="33">
</dataflow>
<dataflow id="204" from="indvar_flatten_load" to="add_ln136" fromId="25" toId="34">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln136" fromId="205" toId="34">
</dataflow>
<dataflow id="207" from="icmp_ln136" to="br_ln136" fromId="33" toId="35">
</dataflow>
<dataflow id="208" from="i" to="i_load" fromId="10" toId="36">
</dataflow>
<dataflow id="210" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="209" toId="37">
</dataflow>
<dataflow id="211" from="i_load" to="tmp" fromId="36" toId="37">
</dataflow>
<dataflow id="213" from="StgValue_212" to="tmp" fromId="212" toId="37">
</dataflow>
<dataflow id="214" from="tmp" to="select_ln136" fromId="37" toId="38">
</dataflow>
<dataflow id="215" from="StgValue_177" to="select_ln136" fromId="177" toId="38">
</dataflow>
<dataflow id="216" from="i_load" to="select_ln136" fromId="36" toId="38">
</dataflow>
<dataflow id="217" from="j" to="add_ln136_1" fromId="24" toId="39">
</dataflow>
<dataflow id="219" from="StgValue_218" to="add_ln136_1" fromId="218" toId="39">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln137_mid1" fromId="184" toId="40">
</dataflow>
<dataflow id="221" from="add_ln136_1" to="lshr_ln137_mid1" fromId="39" toId="40">
</dataflow>
<dataflow id="222" from="StgValue_133" to="lshr_ln137_mid1" fromId="133" toId="40">
</dataflow>
<dataflow id="223" from="StgValue_188" to="lshr_ln137_mid1" fromId="188" toId="40">
</dataflow>
<dataflow id="224" from="tmp" to="select_ln136_1" fromId="37" toId="41">
</dataflow>
<dataflow id="225" from="lshr_ln137_mid1" to="select_ln136_1" fromId="40" toId="41">
</dataflow>
<dataflow id="226" from="lshr_ln5" to="select_ln136_1" fromId="26" toId="41">
</dataflow>
<dataflow id="227" from="lshr_ln137_mid1" to="zext_ln137_1" fromId="40" toId="42">
</dataflow>
<dataflow id="228" from="add_ln136_1" to="trunc_ln137_1" fromId="39" toId="43">
</dataflow>
<dataflow id="229" from="reg_file_6_0" to="reg_file_6_0_addr_7" fromId="126" toId="44">
</dataflow>
<dataflow id="230" from="StgValue_193" to="reg_file_6_0_addr_7" fromId="193" toId="44">
</dataflow>
<dataflow id="231" from="zext_ln137_1" to="reg_file_6_0_addr_7" fromId="42" toId="44">
</dataflow>
<dataflow id="232" from="reg_file_6_0_addr_7" to="reg_file_6_0_load_4" fromId="44" toId="45">
</dataflow>
<dataflow id="233" from="reg_file_6_1" to="reg_file_6_1_addr_7" fromId="127" toId="46">
</dataflow>
<dataflow id="234" from="StgValue_193" to="reg_file_6_1_addr_7" fromId="193" toId="46">
</dataflow>
<dataflow id="235" from="zext_ln137_1" to="reg_file_6_1_addr_7" fromId="42" toId="46">
</dataflow>
<dataflow id="236" from="reg_file_6_1_addr_7" to="reg_file_6_1_load_4" fromId="46" toId="47">
</dataflow>
<dataflow id="237" from="tmp" to="select_ln136_4" fromId="37" toId="48">
</dataflow>
<dataflow id="238" from="add_ln136_1" to="select_ln136_4" fromId="39" toId="48">
</dataflow>
<dataflow id="239" from="j" to="select_ln136_4" fromId="24" toId="48">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6" fromId="184" toId="49">
</dataflow>
<dataflow id="241" from="select_ln136" to="lshr_ln6" fromId="38" toId="49">
</dataflow>
<dataflow id="242" from="StgValue_133" to="lshr_ln6" fromId="133" toId="49">
</dataflow>
<dataflow id="243" from="StgValue_188" to="lshr_ln6" fromId="188" toId="49">
</dataflow>
<dataflow id="244" from="select_ln136" to="add_ln138" fromId="38" toId="50">
</dataflow>
<dataflow id="246" from="StgValue_245" to="add_ln138" fromId="245" toId="50">
</dataflow>
<dataflow id="247" from="add_ln136" to="store_ln138" fromId="34" toId="51">
</dataflow>
<dataflow id="248" from="indvar_flatten" to="store_ln138" fromId="12" toId="51">
</dataflow>
<dataflow id="249" from="select_ln136_4" to="store_ln138" fromId="48" toId="52">
</dataflow>
<dataflow id="250" from="j_4" to="store_ln138" fromId="11" toId="52">
</dataflow>
<dataflow id="251" from="add_ln138" to="store_ln138" fromId="50" toId="53">
</dataflow>
<dataflow id="252" from="i" to="store_ln138" fromId="10" toId="53">
</dataflow>
<dataflow id="253" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="29" toId="54">
</dataflow>
<dataflow id="254" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="31" toId="55">
</dataflow>
<dataflow id="256" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="255" toId="56">
</dataflow>
<dataflow id="257" from="reg_file_6_0_load" to="tmp_s" fromId="54" toId="56">
</dataflow>
<dataflow id="258" from="reg_file_6_1_load" to="tmp_s" fromId="55" toId="56">
</dataflow>
<dataflow id="259" from="trunc_ln137" to="tmp_s" fromId="28" toId="56">
</dataflow>
<dataflow id="260" from="tmp" to="select_ln136_2" fromId="37" toId="57">
</dataflow>
<dataflow id="261" from="trunc_ln137_1" to="select_ln136_2" fromId="43" toId="57">
</dataflow>
<dataflow id="262" from="trunc_ln137" to="select_ln136_2" fromId="28" toId="57">
</dataflow>
<dataflow id="263" from="reg_file_6_0_addr_7" to="reg_file_6_0_load_4" fromId="44" toId="58">
</dataflow>
<dataflow id="264" from="reg_file_6_1_addr_7" to="reg_file_6_1_load_4" fromId="46" toId="59">
</dataflow>
<dataflow id="265" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_mid1" fromId="255" toId="60">
</dataflow>
<dataflow id="266" from="reg_file_6_0_load_4" to="tmp_mid1" fromId="58" toId="60">
</dataflow>
<dataflow id="267" from="reg_file_6_1_load_4" to="tmp_mid1" fromId="59" toId="60">
</dataflow>
<dataflow id="268" from="trunc_ln137_1" to="tmp_mid1" fromId="43" toId="60">
</dataflow>
<dataflow id="269" from="tmp" to="select_ln136_3" fromId="37" toId="61">
</dataflow>
<dataflow id="270" from="tmp_mid1" to="select_ln136_3" fromId="60" toId="61">
</dataflow>
<dataflow id="271" from="tmp_s" to="select_ln136_3" fromId="56" toId="61">
</dataflow>
<dataflow id="272" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="19" toId="62">
</dataflow>
<dataflow id="273" from="select_ln136_3" to="tmp_1_mid2" fromId="61" toId="62">
</dataflow>
<dataflow id="274" from="select_ln136_1" to="zext_ln136" fromId="41" toId="63">
</dataflow>
<dataflow id="275" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="19" toId="64">
</dataflow>
<dataflow id="276" from="select_ln136_3" to="tmp_1_mid2" fromId="61" toId="64">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="add_ln" fromId="277" toId="65">
</dataflow>
<dataflow id="279" from="lshr_ln6" to="add_ln" fromId="49" toId="65">
</dataflow>
<dataflow id="280" from="zext_ln136" to="add_ln" fromId="63" toId="65">
</dataflow>
<dataflow id="281" from="add_ln" to="zext_ln142_1" fromId="65" toId="66">
</dataflow>
<dataflow id="282" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="132" toId="67">
</dataflow>
<dataflow id="283" from="StgValue_193" to="reg_file_2_0_addr" fromId="193" toId="67">
</dataflow>
<dataflow id="284" from="zext_ln142_1" to="reg_file_2_0_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="285" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="131" toId="68">
</dataflow>
<dataflow id="286" from="StgValue_193" to="reg_file_2_1_addr" fromId="193" toId="68">
</dataflow>
<dataflow id="287" from="zext_ln142_1" to="reg_file_2_1_addr" fromId="66" toId="68">
</dataflow>
<dataflow id="288" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="67" toId="69">
</dataflow>
<dataflow id="289" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="68" toId="70">
</dataflow>
<dataflow id="290" from="add_ln" to="or_ln142" fromId="65" toId="71">
</dataflow>
<dataflow id="292" from="StgValue_291" to="or_ln142" fromId="291" toId="71">
</dataflow>
<dataflow id="293" from="or_ln142" to="zext_ln142_2" fromId="71" toId="72">
</dataflow>
<dataflow id="294" from="reg_file_2_0" to="reg_file_2_0_addr_7" fromId="132" toId="73">
</dataflow>
<dataflow id="295" from="StgValue_193" to="reg_file_2_0_addr_7" fromId="193" toId="73">
</dataflow>
<dataflow id="296" from="zext_ln142_2" to="reg_file_2_0_addr_7" fromId="72" toId="73">
</dataflow>
<dataflow id="297" from="reg_file_2_1" to="reg_file_2_1_addr_7" fromId="131" toId="74">
</dataflow>
<dataflow id="298" from="StgValue_193" to="reg_file_2_1_addr_7" fromId="193" toId="74">
</dataflow>
<dataflow id="299" from="zext_ln142_2" to="reg_file_2_1_addr_7" fromId="72" toId="74">
</dataflow>
<dataflow id="300" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="73" toId="75">
</dataflow>
<dataflow id="301" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="74" toId="76">
</dataflow>
<dataflow id="302" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="67" toId="77">
</dataflow>
<dataflow id="303" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="68" toId="78">
</dataflow>
<dataflow id="304" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_35" fromId="255" toId="79">
</dataflow>
<dataflow id="305" from="reg_file_2_0_load" to="tmp_35" fromId="77" toId="79">
</dataflow>
<dataflow id="306" from="reg_file_2_1_load" to="tmp_35" fromId="78" toId="79">
</dataflow>
<dataflow id="307" from="select_ln136_2" to="tmp_35" fromId="57" toId="79">
</dataflow>
<dataflow id="308" from="tmp_35" to="mul2" fromId="79" toId="80">
</dataflow>
<dataflow id="309" from="tmp_1_mid2" to="mul2" fromId="64" toId="80">
</dataflow>
<dataflow id="310" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="73" toId="81">
</dataflow>
<dataflow id="311" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="74" toId="82">
</dataflow>
<dataflow id="312" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_36" fromId="255" toId="83">
</dataflow>
<dataflow id="313" from="reg_file_2_0_load_4" to="tmp_36" fromId="81" toId="83">
</dataflow>
<dataflow id="314" from="reg_file_2_1_load_4" to="tmp_36" fromId="82" toId="83">
</dataflow>
<dataflow id="315" from="select_ln136_2" to="tmp_36" fromId="57" toId="83">
</dataflow>
<dataflow id="316" from="tmp_36" to="mul22_1" fromId="83" toId="84">
</dataflow>
<dataflow id="317" from="tmp_1_mid2" to="mul22_1" fromId="64" toId="84">
</dataflow>
<dataflow id="318" from="lshr_ln6" to="zext_ln142" fromId="49" toId="85">
</dataflow>
<dataflow id="319" from="tmp_35" to="mul2" fromId="79" toId="86">
</dataflow>
<dataflow id="320" from="tmp_1_mid2" to="mul2" fromId="64" toId="86">
</dataflow>
<dataflow id="321" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="130" toId="87">
</dataflow>
<dataflow id="322" from="StgValue_193" to="reg_file_7_0_addr" fromId="193" toId="87">
</dataflow>
<dataflow id="323" from="zext_ln142" to="reg_file_7_0_addr" fromId="85" toId="87">
</dataflow>
<dataflow id="324" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="87" toId="88">
</dataflow>
<dataflow id="325" from="tmp_36" to="mul22_1" fromId="83" toId="89">
</dataflow>
<dataflow id="326" from="tmp_1_mid2" to="mul22_1" fromId="64" toId="89">
</dataflow>
<dataflow id="327" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="129" toId="90">
</dataflow>
<dataflow id="328" from="StgValue_193" to="reg_file_7_1_addr" fromId="193" toId="90">
</dataflow>
<dataflow id="329" from="zext_ln142" to="reg_file_7_1_addr" fromId="85" toId="90">
</dataflow>
<dataflow id="330" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="90" toId="91">
</dataflow>
<dataflow id="331" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="87" toId="92">
</dataflow>
<dataflow id="332" from="reg_file_7_0_load" to="add" fromId="92" toId="93">
</dataflow>
<dataflow id="333" from="mul2" to="add" fromId="86" toId="93">
</dataflow>
<dataflow id="334" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="90" toId="94">
</dataflow>
<dataflow id="335" from="reg_file_7_1_load" to="add_1" fromId="94" toId="95">
</dataflow>
<dataflow id="336" from="mul22_1" to="add_1" fromId="89" toId="95">
</dataflow>
<dataflow id="338" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="337" toId="96">
</dataflow>
<dataflow id="340" from="VITIS_LOOP_136_2_VITIS_LOOP_138_3_str" to="specloopname_ln0" fromId="339" toId="96">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="341" toId="97">
</dataflow>
<dataflow id="344" from="StgValue_343" to="empty" fromId="343" toId="97">
</dataflow>
<dataflow id="345" from="StgValue_343" to="empty" fromId="343" toId="97">
</dataflow>
<dataflow id="346" from="StgValue_343" to="empty" fromId="343" toId="97">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecPipeline" to="specpipeline_ln139" fromId="347" toId="98">
</dataflow>
<dataflow id="349" from="StgValue_133" to="specpipeline_ln139" fromId="133" toId="98">
</dataflow>
<dataflow id="351" from="StgValue_350" to="specpipeline_ln139" fromId="350" toId="98">
</dataflow>
<dataflow id="352" from="StgValue_350" to="specpipeline_ln139" fromId="350" toId="98">
</dataflow>
<dataflow id="353" from="StgValue_350" to="specpipeline_ln139" fromId="350" toId="98">
</dataflow>
<dataflow id="355" from="empty_4" to="specpipeline_ln139" fromId="354" toId="98">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="337" toId="99">
</dataflow>
<dataflow id="358" from="empty_12" to="specloopname_ln130" fromId="357" toId="99">
</dataflow>
<dataflow id="359" from="reg_file_7_0_load" to="add" fromId="92" toId="100">
</dataflow>
<dataflow id="360" from="mul2" to="add" fromId="86" toId="100">
</dataflow>
<dataflow id="361" from="add" to="store_ln142" fromId="100" toId="101">
</dataflow>
<dataflow id="362" from="reg_file_7_0_addr" to="store_ln142" fromId="87" toId="101">
</dataflow>
<dataflow id="363" from="reg_file_7_1_load" to="add_1" fromId="94" toId="102">
</dataflow>
<dataflow id="364" from="mul22_1" to="add_1" fromId="89" toId="102">
</dataflow>
<dataflow id="365" from="add_1" to="store_ln142" fromId="102" toId="103">
</dataflow>
<dataflow id="366" from="reg_file_7_1_addr" to="store_ln142" fromId="90" toId="103">
</dataflow>
<dataflow id="367" from="icmp_ln136" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="368" from="tmp" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="369" from="icmp_ln136" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="370" from="icmp_ln136" to="StgValue_7" fromId="33" toId="7">
</dataflow>
</dataflows>


</stg>
