Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 10 11:47:23 2023
| Host         : DESKTOP-GPHHORE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lorenz_timing_summary_routed.rpt -pb lorenz_timing_summary_routed.pb -rpx lorenz_timing_summary_routed.rpx -warn_on_violation
| Design       : lorenz
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.288        0.000                      0                  206        0.233        0.000                      0                  206        9.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.288        0.000                      0                  206        0.233        0.000                      0                  206        9.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.288ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.635ns  (logic 13.018ns (50.782%)  route 12.617ns (49.218%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 44.780 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.087    add_2/A1_carry__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.201    add_2/A1_carry__5_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.514 r  add_2/A1_carry__6/O[3]
                         net (fo=1, routed)           0.946    30.460    cu_mod/a2[31]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.792 r  cu_mod/Qp[31]_i_1__1/O
                         net (fo=1, routed)           0.000    30.792    reg_2/D[31]
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    44.780    reg_2/CLK
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[31]/C
                         clock pessimism              0.260    45.040    
                         clock uncertainty           -0.035    45.005    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.075    45.080    reg_2/Qp_reg[31]
  -------------------------------------------------------------------
                         required time                         45.080    
                         arrival time                         -30.792    
  -------------------------------------------------------------------
                         slack                                 14.288    

Slack (MET) :             14.400ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.525ns  (logic 12.714ns (49.809%)  route 12.811ns (50.191%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 44.783 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.212 r  add_2/A1_carry__4/O[2]
                         net (fo=1, routed)           1.140    30.353    cu_mod/a2[22]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.330    30.683 r  cu_mod/Qp[22]_i_1__0/O
                         net (fo=1, routed)           0.000    30.683    reg_2/D[22]
    SLICE_X9Y17          FDCE                                         r  reg_2/Qp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    44.783    reg_2/CLK
    SLICE_X9Y17          FDCE                                         r  reg_2/Qp_reg[22]/C
                         clock pessimism              0.260    45.043    
                         clock uncertainty           -0.035    45.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.075    45.083    reg_2/Qp_reg[22]
  -------------------------------------------------------------------
                         required time                         45.083    
                         arrival time                         -30.683    
  -------------------------------------------------------------------
                         slack                                 14.400    

Slack (MET) :             14.427ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.541ns  (logic 12.900ns (50.508%)  route 12.641ns (49.492%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.087    add_2/A1_carry__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.400 r  add_2/A1_carry__5/O[3]
                         net (fo=1, routed)           0.969    30.370    cu_mod/a2[27]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.328    30.698 r  cu_mod/Qp[27]_i_1__0/O
                         net (fo=1, routed)           0.000    30.698    reg_2/D[27]
    SLICE_X10Y18         FDCE                                         r  reg_2/Qp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    44.782    reg_2/CLK
    SLICE_X10Y18         FDCE                                         r  reg_2/Qp_reg[27]/C
                         clock pessimism              0.260    45.042    
                         clock uncertainty           -0.035    45.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)        0.118    45.125    reg_2/Qp_reg[27]
  -------------------------------------------------------------------
                         required time                         45.125    
                         arrival time                         -30.698    
  -------------------------------------------------------------------
                         slack                                 14.427    

Slack (MET) :             14.479ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.397ns  (logic 12.782ns (50.328%)  route 12.615ns (49.672%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 44.780 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.307 r  add_2/A1_carry__4/O[1]
                         net (fo=1, routed)           0.944    30.252    cu_mod/a2[21]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.303    30.555 r  cu_mod/Qp[21]_i_1__0/O
                         net (fo=1, routed)           0.000    30.555    reg_2/D[21]
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    44.780    reg_2/CLK
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[21]/C
                         clock pessimism              0.260    45.040    
                         clock uncertainty           -0.035    45.005    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.029    45.034    reg_2/Qp_reg[21]
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -30.555    
  -------------------------------------------------------------------
                         slack                                 14.479    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.472ns  (logic 13.178ns (51.735%)  route 12.294ns (48.265%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=2 LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.231     9.650    mult_2/xn[12]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    13.704 r  mult_2/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.706    mult_2/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.224 r  mult_2/temp__2/P[0]
                         net (fo=2, routed)           1.345    16.570    mult_2/temp__2_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124    16.694 r  mult_2/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    16.694    mult_2/temp_carry_i_3__0_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.227 r  mult_2/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.227    mult_2/temp_carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  mult_2/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.344    mult_2/temp_carry__0_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.667 r  mult_2/temp_carry__1/O[1]
                         net (fo=2, routed)           1.500    19.166    mult_2/temp__2_0[4]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.306    19.472 r  mult_2/S1_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    19.472    sub_4/w10485__2_carry__1_i_14__0_0[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.004 r  sub_4/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.004    sub_4/S1_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.317 r  sub_4/S1_carry__1/O[3]
                         net (fo=9, routed)           1.085    21.403    sub_4/temp__2[6]
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.306    21.709 r  sub_4/w2049_carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.709    mult_7/S[0]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.259 r  mult_7/w2049_carry/CO[3]
                         net (fo=1, routed)           0.000    22.259    mult_7/w2049_carry_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.373 r  mult_7/w2049_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.373    mult_7/w2049_carry__0_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.487 r  mult_7/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.487    mult_7/w2049_carry__1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.601 r  mult_7/w2049_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.601    mult_7/w2049_carry__2_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.914 r  mult_7/w2049_carry__3/O[3]
                         net (fo=5, routed)           0.609    23.523    sub_4/w10485__2_carry__7_i_6__1_0[19]
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.301    23.824 f  sub_4/w10485__2_carry__6_i_9__1/O
                         net (fo=2, routed)           1.284    25.108    sub_4/w10485__2_carry__6_i_9__1_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.360    25.468 r  sub_4/w10485__2_carry__6_i_1__1/O
                         net (fo=2, routed)           0.796    26.264    sub_4/w10485__2_carry__6_i_9__1_0[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.332    26.596 r  sub_4/w10485__2_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    26.596    mult_7/A1_carry__1_0[3]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.997 r  mult_7/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.997    mult_7/w10485__2_carry__6_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.111 r  mult_7/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.111    mult_7/w10485__2_carry__7_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.333 r  mult_7/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.637    27.970    mult_7/m7[16]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.299    28.269 r  mult_7/A1_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.269    add_3/Qp_reg[19][0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.801 r  add_3/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.801    add_3/A1_carry__3_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  add_3/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.915    add_3/A1_carry__4_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.154 r  add_3/A1_carry__5/O[2]
                         net (fo=1, routed)           1.152    30.305    cu_mod/a3[26]
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.324    30.629 r  cu_mod/Qp[26]_i_1/O
                         net (fo=1, routed)           0.000    30.629    reg_3/D[26]
    SLICE_X6Y11          FDCE                                         r  reg_3/Qp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    44.855    reg_3/CLK
    SLICE_X6Y11          FDCE                                         r  reg_3/Qp_reg[26]/C
                         clock pessimism              0.273    45.128    
                         clock uncertainty           -0.035    45.093    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.118    45.211    reg_3/Qp_reg[26]
  -------------------------------------------------------------------
                         required time                         45.211    
                         arrival time                         -30.629    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.379ns  (logic 13.373ns (52.693%)  route 12.006ns (47.307%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=2 LUT2=4 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 44.856 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.231     9.650    mult_2/xn[12]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    13.704 r  mult_2/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.706    mult_2/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.224 r  mult_2/temp__2/P[0]
                         net (fo=2, routed)           1.345    16.570    mult_2/temp__2_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124    16.694 r  mult_2/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    16.694    mult_2/temp_carry_i_3__0_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.227 r  mult_2/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.227    mult_2/temp_carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  mult_2/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.344    mult_2/temp_carry__0_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.667 r  mult_2/temp_carry__1/O[1]
                         net (fo=2, routed)           1.500    19.166    mult_2/temp__2_0[4]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.306    19.472 r  mult_2/S1_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    19.472    sub_4/w10485__2_carry__1_i_14__0_0[0]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.004 r  sub_4/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.004    sub_4/S1_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.317 r  sub_4/S1_carry__1/O[3]
                         net (fo=9, routed)           1.085    21.403    sub_4/temp__2[6]
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.306    21.709 r  sub_4/w2049_carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.709    mult_7/S[0]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.259 r  mult_7/w2049_carry/CO[3]
                         net (fo=1, routed)           0.000    22.259    mult_7/w2049_carry_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.373 r  mult_7/w2049_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.373    mult_7/w2049_carry__0_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.487 r  mult_7/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.487    mult_7/w2049_carry__1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.601 r  mult_7/w2049_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.601    mult_7/w2049_carry__2_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.914 r  mult_7/w2049_carry__3/O[3]
                         net (fo=5, routed)           0.609    23.523    sub_4/w10485__2_carry__7_i_6__1_0[19]
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.301    23.824 f  sub_4/w10485__2_carry__6_i_9__1/O
                         net (fo=2, routed)           1.284    25.108    sub_4/w10485__2_carry__6_i_9__1_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.360    25.468 r  sub_4/w10485__2_carry__6_i_1__1/O
                         net (fo=2, routed)           0.796    26.264    sub_4/w10485__2_carry__6_i_9__1_0[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.332    26.596 r  sub_4/w10485__2_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    26.596    mult_7/A1_carry__1_0[3]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.997 r  mult_7/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.997    mult_7/w10485__2_carry__6_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.111 r  mult_7/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.111    mult_7/w10485__2_carry__7_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.225 r  mult_7/w10485__2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    27.225    mult_7/w10485__2_carry__8_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.339 r  mult_7/w10485__2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    27.339    mult_7/w10485__2_carry__9_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.561 r  mult_7/w10485__2_carry__10/O[0]
                         net (fo=2, routed)           0.637    28.198    mult_7/m7[24]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.299    28.497 r  mult_7/A1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    28.497    add_3/Qp_reg[27][0]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.029 r  add_3/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.029    add_3/A1_carry__5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.342 r  add_3/A1_carry__6/O[3]
                         net (fo=1, routed)           0.863    30.205    cu_mod/a3[31]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.331    30.536 r  cu_mod/Qp[31]_i_1__0/O
                         net (fo=1, routed)           0.000    30.536    reg_3/D[31]
    SLICE_X0Y12          FDCE                                         r  reg_3/Qp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.515    44.856    reg_3/CLK
    SLICE_X0Y12          FDCE                                         r  reg_3/Qp_reg[31]/C
                         clock pessimism              0.260    45.116    
                         clock uncertainty           -0.035    45.081    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.075    45.156    reg_3/Qp_reg[31]
  -------------------------------------------------------------------
                         required time                         45.156    
                         arrival time                         -30.536    
  -------------------------------------------------------------------
                         slack                                 14.620    

Slack (MET) :             14.640ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.330ns  (logic 12.669ns (50.017%)  route 12.661ns (49.983%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 44.784 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.434 r  mult_6/w10485__2_carry__7/O[0]
                         net (fo=2, routed)           0.596    28.029    mult_6/m6[12]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.295    28.324 r  mult_6/A1_carry__2_i_4__1/O
                         net (fo=1, routed)           0.000    28.324    add_2/Qp_reg[15][0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.856 r  add_2/A1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.856    add_2/A1_carry__2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.169 r  add_2/A1_carry__3/O[3]
                         net (fo=1, routed)           0.989    30.159    cu_mod/a2[19]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.328    30.487 r  cu_mod/Qp[19]_i_1__0/O
                         net (fo=1, routed)           0.000    30.487    reg_2/D[19]
    SLICE_X8Y16          FDCE                                         r  reg_2/Qp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    44.784    reg_2/CLK
    SLICE_X8Y16          FDCE                                         r  reg_2/Qp_reg[19]/C
                         clock pessimism              0.260    45.044    
                         clock uncertainty           -0.035    45.009    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.118    45.127    reg_2/Qp_reg[19]
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -30.487    
  -------------------------------------------------------------------
                         slack                                 14.640    

Slack (MET) :             14.739ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.140ns  (logic 12.894ns (51.289%)  route 12.246ns (48.711%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 44.780 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.087    add_2/A1_carry__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.201    add_2/A1_carry__5_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.423 r  add_2/A1_carry__6/O[0]
                         net (fo=1, routed)           0.575    29.998    cu_mod/a2[28]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.299    30.297 r  cu_mod/Qp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    30.297    reg_2/D[28]
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    44.780    reg_2/CLK
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[28]/C
                         clock pessimism              0.260    45.040    
                         clock uncertainty           -0.035    45.005    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.031    45.036    reg_2/Qp_reg[28]
  -------------------------------------------------------------------
                         required time                         45.036    
                         arrival time                         -30.297    
  -------------------------------------------------------------------
                         slack                                 14.739    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.230ns  (logic 12.597ns (49.928%)  route 12.633ns (50.072%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 44.785 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.434 r  mult_6/w10485__2_carry__7/O[0]
                         net (fo=2, routed)           0.596    28.029    mult_6/m6[12]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.295    28.324 r  mult_6/A1_carry__2_i_4__1/O
                         net (fo=1, routed)           0.000    28.324    add_2/Qp_reg[15][0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.856 r  add_2/A1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.856    add_2/A1_carry__2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.095 r  add_2/A1_carry__3/O[2]
                         net (fo=1, routed)           0.962    30.058    cu_mod/a2[18]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.330    30.388 r  cu_mod/Qp[18]_i_1__0/O
                         net (fo=1, routed)           0.000    30.388    reg_2/D[18]
    SLICE_X10Y16         FDCE                                         r  reg_2/Qp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444    44.785    reg_2/CLK
    SLICE_X10Y16         FDCE                                         r  reg_2/Qp_reg[18]/C
                         clock pessimism              0.260    45.045    
                         clock uncertainty           -0.035    45.010    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.118    45.128    reg_2/Qp_reg[18]
  -------------------------------------------------------------------
                         required time                         45.128    
                         arrival time                         -30.388    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             14.741ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.182ns  (logic 12.790ns (50.790%)  route 12.392ns (49.210%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 44.780 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=96, routed)          2.653     8.266    reg_1/temp
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.153     8.419 r  reg_1/temp_i_9/O
                         net (fo=4, routed)           1.540     9.959    mult_1/xn[12]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.054    14.013 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.015    mult_1/temp__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.533 r  mult_1/temp__2/P[3]
                         net (fo=2, routed)           1.321    16.854    mult_1/temp__2_n_102
    SLICE_X9Y2           LUT2 (Prop_lut2_I0_O)        0.124    16.978 r  mult_1/temp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.978    mult_1/temp_carry__0_i_4_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.510 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    mult_1/temp_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.624 r  mult_1/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.624    mult_1/temp_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.738 r  mult_1/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.738    mult_1/temp_carry__2_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.852 r  mult_1/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.852    mult_1/temp_carry__3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.186 r  mult_1/temp_carry__4/O[1]
                         net (fo=2, routed)           1.187    19.373    mult_1/temp__2_0[16]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.303    19.676 r  mult_1/S1_carry__3_i_4__0/O
                         net (fo=1, routed)           0.000    19.676    sub_3/w2049_carry__0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.208 r  sub_3/S1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.208    sub_3/S1_carry__3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.542 r  sub_3/S1_carry__4/O[1]
                         net (fo=11, routed)          1.085    21.627    sub_3/temp__2[16]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.303    21.930 r  sub_3/w2049_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    21.930    mult_6/w10485__2_carry__4_i_12__0[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.331 r  mult_6/w2049_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.331    mult_6/w2049_carry__1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.644 r  mult_6/w2049_carry__2/O[3]
                         net (fo=5, routed)           1.383    24.027    sub_3/w10485__2_carry__7_i_6__0_0[15]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.335    24.362 f  sub_3/w10485__2_carry__5_i_9__0/O
                         net (fo=2, routed)           0.899    25.261    sub_3/w10485__2_carry__5_i_9__0_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.331    25.592 r  sub_3/w10485__2_carry__5_i_1__0/O
                         net (fo=2, routed)           1.006    26.598    sub_3/w10485__2_carry__5_i_9__0_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.722 r  sub_3/w10485__2_carry__5_i_5__0/O
                         net (fo=1, routed)           0.000    26.722    mult_6/A1_carry__0_0[3]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.098 r  mult_6/w10485__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.098    mult_6/w10485__2_carry__5_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.215 r  mult_6/w10485__2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    27.215    mult_6/w10485__2_carry__6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.332 r  mult_6/w10485__2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    27.332    mult_6/w10485__2_carry__7_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.551 r  mult_6/w10485__2_carry__8/O[0]
                         net (fo=2, routed)           0.596    28.146    mult_6/m6[16]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.295    28.441 r  mult_6/A1_carry__3_i_4__1/O
                         net (fo=1, routed)           0.000    28.441    add_2/Qp_reg[19][0]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.973 r  add_2/A1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.973    add_2/A1_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.286 r  add_2/A1_carry__4/O[3]
                         net (fo=1, routed)           0.721    30.007    cu_mod/a2[23]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.339 r  cu_mod/Qp[23]_i_1__0/O
                         net (fo=1, routed)           0.000    30.339    reg_2/D[23]
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    44.780    reg_2/CLK
    SLICE_X13Y19         FDCE                                         r  reg_2/Qp_reg[23]/C
                         clock pessimism              0.260    45.040    
                         clock uncertainty           -0.035    45.005    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.075    45.080    reg_2/Qp_reg[23]
  -------------------------------------------------------------------
                         required time                         45.080    
                         arrival time                         -30.339    
  -------------------------------------------------------------------
                         slack                                 14.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=105, routed)         0.128     1.769    cu_mod/Qp[0]
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  cu_mod/FSM_sequential_Qp[1]_i_2/O
                         net (fo=1, routed)           0.000     1.814    cu_mod/Qn[1]
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.091     1.581    cu_mod/FSM_sequential_Qp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=105, routed)         0.129     1.770    cu_mod/Qp[0]
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  cu_mod/FSM_sequential_Qp[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.815    cu_mod/FSM_sequential_Qp[1]_rep_i_1_n_0
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.092     1.582    cu_mod/FSM_sequential_Qp_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.331%)  route 0.151ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.151     1.793    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.048     1.841 r  cu_mod/Qp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    reg_3/D[9]
    SLICE_X5Y2           FDCE                                         r  reg_3/Qp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     1.992    reg_3/CLK
    SLICE_X5Y2           FDCE                                         r  reg_3/Qp_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.107     1.600    reg_3/Qp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.984%)  route 0.151ns (42.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.151     1.793    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  cu_mod/Qp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.838    reg_3/D[11]
    SLICE_X5Y2           FDCE                                         r  reg_3/Qp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     1.992    reg_3/CLK
    SLICE_X5Y2           FDCE                                         r  reg_3/Qp_reg[11]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.091     1.584    reg_3/Qp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_1/Qp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.212ns (35.152%)  route 0.391ns (64.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.391     2.032    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.048     2.080 r  cu_mod/Qp[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.080    reg_1/D[3]
    SLICE_X10Y3          FDCE                                         r  reg_1/Qp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     1.963    reg_1/CLK
    SLICE_X10Y3          FDCE                                         r  reg_1/Qp_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y3          FDCE (Hold_fdce_C_D)         0.131     1.616    reg_1/Qp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_1/Qp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.828%)  route 0.391ns (65.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.391     2.032    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.045     2.077 r  cu_mod/Qp[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.077    reg_1/D[2]
    SLICE_X10Y3          FDCE                                         r  reg_1/Qp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     1.963    reg_1/CLK
    SLICE_X10Y3          FDCE                                         r  reg_1/Qp_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y3          FDCE (Hold_fdce_C_D)         0.120     1.605    reg_1/Qp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_1/Qp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.207ns (33.438%)  route 0.412ns (66.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.412     2.053    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043     2.096 r  cu_mod/Qp[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.096    reg_1/D[1]
    SLICE_X10Y2          FDCE                                         r  reg_1/Qp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     1.964    reg_1/CLK
    SLICE_X10Y2          FDCE                                         r  reg_1/Qp_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.131     1.617    reg_1/Qp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_1/Qp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.212ns (33.787%)  route 0.415ns (66.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.415     2.057    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.048     2.105 r  cu_mod/Qp[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.105    reg_1/D[6]
    SLICE_X10Y4          FDCE                                         r  reg_1/Qp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     1.963    reg_1/CLK
    SLICE_X10Y4          FDCE                                         r  reg_1/Qp_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.131     1.616    reg_1/Qp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_1/Qp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.652%)  route 0.412ns (66.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[1]_rep__3/Q
                         net (fo=113, routed)         0.412     2.053    cu_mod/FSM_sequential_Qp_reg[1]_rep__3_0
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.045     2.098 r  cu_mod/Qp[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.098    reg_1/D[0]
    SLICE_X10Y2          FDCE                                         r  reg_1/Qp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     1.964    reg_1/CLK
    SLICE_X10Y2          FDCE                                         r  reg_1/Qp_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.120     1.606    reg_1/Qp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.683%)  route 0.430ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=105, routed)         0.430     2.072    cu_mod/Qp[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.045     2.117 r  cu_mod/Qp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.117    reg_3/D[7]
    SLICE_X1Y3           FDCE                                         r  reg_3/Qp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.866     1.993    reg_3/CLK
    SLICE_X1Y3           FDCE                                         r  reg_3/Qp_reg[7]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.107     1.622    reg_3/Qp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         40.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__2/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X10Y2    reg_1/Qp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X10Y5    reg_1/Qp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__2/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__3/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X10Y2    reg_1/Qp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X10Y5    reg_1/Qp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X10Y5    reg_1/Qp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y12    reg_3/Qp_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y13    reg_3/Qp_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y13    reg_3/Qp_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y13    reg_3/Qp_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y13    reg_3/Qp_reg[24]/C



