// Seed: 1068748108
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_3 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1] = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_17 = 32'd87
) (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output logic id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    input wor id_7,
    input wire id_8,
    output tri id_9,
    inout tri1 id_10,
    input tri1 id_11,
    output logic id_12,
    input wand id_13,
    output tri id_14
);
  localparam id_16 = 1;
  wire [1 : -1] _id_17;
  module_0 modCall_1 ();
  generate
    always @(negedge id_5 or negedge 1'b0)
      if (id_16[id_17]) id_12 = id_5;
      else begin : LABEL_0
        id_3 <= 1'd0;
      end
  endgenerate
  wire id_18;
  ;
endmodule
