|CPU
clk => Clock_Divider:CD.clk
clr => RegFile:RF.ClrN
clr => DFlipFlop:zero_FlipFlop.Clr
clr => DFlipFlop:overflow_FlipFlop.Clr
clr => DFlipFlop:carry_FlipFlop.Clr
clr => DFlipFlop:sign_FlipFlop.Clr
clr => DFlipFlop:parity_FlipFlop.Clr
ram_data[0] <> RAM:RAM_comp.data[0]
ram_data[0] <> ram_data[0]
ram_data[1] <> RAM:RAM_comp.data[1]
ram_data[1] <> ram_data[1]
ram_data[2] <> RAM:RAM_comp.data[2]
ram_data[2] <> ram_data[2]
ram_data[3] <> RAM:RAM_comp.data[3]
ram_data[3] <> ram_data[3]
ram_data[4] <> RAM:RAM_comp.data[4]
ram_data[4] <> ram_data[4]
ram_data[5] <> RAM:RAM_comp.data[5]
ram_data[5] <> ram_data[5]
ram_data[6] <> RAM:RAM_comp.data[6]
ram_data[6] <> ram_data[6]
ram_data[7] <> RAM:RAM_comp.data[7]
ram_data[7] <> ram_data[7]
ram_data[8] <> RAM:RAM_comp.data[8]
ram_data[8] <> ram_data[8]
ram_data[9] <> RAM:RAM_comp.data[9]
ram_data[9] <> ram_data[9]
ram_data[10] <> RAM:RAM_comp.data[10]
ram_data[10] <> ram_data[10]
ram_data[11] <> RAM:RAM_comp.data[11]
ram_data[11] <> ram_data[11]
ram_data[12] <> RAM:RAM_comp.data[12]
ram_data[12] <> ram_data[12]
ram_data[13] <> RAM:RAM_comp.data[13]
ram_data[13] <> ram_data[13]
ram_data[14] <> RAM:RAM_comp.data[14]
ram_data[14] <> ram_data[14]
ram_data[15] <> RAM:RAM_comp.data[15]
ram_data[15] <> ram_data[15]
rom_addr[0] <= PC:PC_comp.aout[0]
rom_addr[1] <= PC:PC_comp.aout[1]
rom_addr[2] <= PC:PC_comp.aout[2]
rom_addr[3] <= PC:PC_comp.aout[3]
rom_addr[4] <= PC:PC_comp.aout[4]
rom_addr[5] <= PC:PC_comp.aout[5]
rom_addr[6] <= PC:PC_comp.aout[6]
rom_addr[7] <= PC:PC_comp.aout[7]
rom_addr[8] <= PC:PC_comp.aout[8]
rom_addr[9] <= PC:PC_comp.aout[9]
rom_addr[10] <= PC:PC_comp.aout[10]
rom_addr[11] <= PC:PC_comp.aout[11]
rom_addr[12] <= PC:PC_comp.aout[12]
rom_addr[13] <= PC:PC_comp.aout[13]
rom_addr[14] <= PC:PC_comp.aout[14]
rom_addr[15] <= PC:PC_comp.aout[15]
seg0[0] <= SevenSegment:rom_ss4.seg[0]
seg0[1] <= SevenSegment:rom_ss4.seg[1]
seg0[2] <= SevenSegment:rom_ss4.seg[2]
seg0[3] <= SevenSegment:rom_ss4.seg[3]
seg0[4] <= SevenSegment:rom_ss4.seg[4]
seg0[5] <= SevenSegment:rom_ss4.seg[5]
seg0[6] <= SevenSegment:rom_ss4.seg[6]
seg1[0] <= SevenSegment:rom_ss3.seg[0]
seg1[1] <= SevenSegment:rom_ss3.seg[1]
seg1[2] <= SevenSegment:rom_ss3.seg[2]
seg1[3] <= SevenSegment:rom_ss3.seg[3]
seg1[4] <= SevenSegment:rom_ss3.seg[4]
seg1[5] <= SevenSegment:rom_ss3.seg[5]
seg1[6] <= SevenSegment:rom_ss3.seg[6]
seg2[0] <= SevenSegment:rom_ss2.seg[0]
seg2[1] <= SevenSegment:rom_ss2.seg[1]
seg2[2] <= SevenSegment:rom_ss2.seg[2]
seg2[3] <= SevenSegment:rom_ss2.seg[3]
seg2[4] <= SevenSegment:rom_ss2.seg[4]
seg2[5] <= SevenSegment:rom_ss2.seg[5]
seg2[6] <= SevenSegment:rom_ss2.seg[6]
seg3[0] <= SevenSegment:rom_ss1.seg[0]
seg3[1] <= SevenSegment:rom_ss1.seg[1]
seg3[2] <= SevenSegment:rom_ss1.seg[2]
seg3[3] <= SevenSegment:rom_ss1.seg[3]
seg3[4] <= SevenSegment:rom_ss1.seg[4]
seg3[5] <= SevenSegment:rom_ss1.seg[5]
seg3[6] <= SevenSegment:rom_ss1.seg[6]
alu_out[0] <= ALU:ALU0.result[0]
alu_out[1] <= ALU:ALU0.result[1]
alu_out[2] <= ALU:ALU0.result[2]
alu_out[3] <= ALU:ALU0.result[3]
alu_out[4] <= ALU:ALU0.result[4]
alu_out[5] <= ALU:ALU0.result[5]
alu_out[6] <= ALU:ALU0.result[6]
alu_out[7] <= ALU:ALU0.result[7]
alu_out[8] <= ALU:ALU0.result[8]
alu_out[9] <= ALU:ALU0.result[9]
alu_out[10] <= ALU:ALU0.result[10]
alu_out[11] <= ALU:ALU0.result[11]
alu_out[12] <= ALU:ALU0.result[12]
alu_out[13] <= ALU:ALU0.result[13]
alu_out[14] <= ALU:ALU0.result[14]
alu_out[15] <= ALU:ALU0.result[15]
rt_out[0] <= TristateBus:tri_rf_enable.XOUT[0]
rt_out[1] <= TristateBus:tri_rf_enable.XOUT[1]
rt_out[2] <= TristateBus:tri_rf_enable.XOUT[2]
rt_out[3] <= TristateBus:tri_rf_enable.XOUT[3]
rt_out[4] <= TristateBus:tri_rf_enable.XOUT[4]
rt_out[5] <= TristateBus:tri_rf_enable.XOUT[5]
rt_out[6] <= TristateBus:tri_rf_enable.XOUT[6]
rt_out[7] <= TristateBus:tri_rf_enable.XOUT[7]
rt_out[8] <= TristateBus:tri_rf_enable.XOUT[8]
rt_out[9] <= TristateBus:tri_rf_enable.XOUT[9]
rt_out[10] <= TristateBus:tri_rf_enable.XOUT[10]
rt_out[11] <= TristateBus:tri_rf_enable.XOUT[11]
rt_out[12] <= TristateBus:tri_rf_enable.XOUT[12]
rt_out[13] <= TristateBus:tri_rf_enable.XOUT[13]
rt_out[14] <= TristateBus:tri_rf_enable.XOUT[14]
rt_out[15] <= TristateBus:tri_rf_enable.XOUT[15]
rs_out[0] <= RegFile:RF.B_out[0]
rs_out[1] <= RegFile:RF.B_out[1]
rs_out[2] <= RegFile:RF.B_out[2]
rs_out[3] <= RegFile:RF.B_out[3]
rs_out[4] <= RegFile:RF.B_out[4]
rs_out[5] <= RegFile:RF.B_out[5]
rs_out[6] <= RegFile:RF.B_out[6]
rs_out[7] <= RegFile:RF.B_out[7]
rs_out[8] <= RegFile:RF.B_out[8]
rs_out[9] <= RegFile:RF.B_out[9]
rs_out[10] <= RegFile:RF.B_out[10]
rs_out[11] <= RegFile:RF.B_out[11]
rs_out[12] <= RegFile:RF.B_out[12]
rs_out[13] <= RegFile:RF.B_out[13]
rs_out[14] <= RegFile:RF.B_out[14]
rs_out[15] <= RegFile:RF.B_out[15]
op <= op.DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= IR:IR0.ir_rs[0]
rs[1] <= IR:IR0.ir_rs[1]
rs[2] <= IR:IR0.ir_rs[2]
rt[0] <= IR:IR0.ir_rt[0]
rt[1] <= IR:IR0.ir_rt[1]
rt[2] <= IR:IR0.ir_rt[2]
rd[0] <= IR:IR0.ir_rd[0]
rd[1] <= IR:IR0.ir_rd[1]
rd[2] <= IR:IR0.ir_rd[2]
imm[0] <= IR:IR0.ir_immediate[0]
imm[1] <= IR:IR0.ir_immediate[1]
imm[2] <= IR:IR0.ir_immediate[2]
imm[3] <= IR:IR0.ir_immediate[3]
imm[4] <= IR:IR0.ir_immediate[4]
imm[5] <= IR:IR0.ir_immediate[5]
file_wsel <= Decoder:Decode0.rf_wsel
file_dsel <= Decoder:Decode0.rf_dsel
alufunc[0] <= Decoder:Decode0.alu_func[0]
alufunc[1] <= Decoder:Decode0.alu_func[1]
alufunc[2] <= Decoder:Decode0.alu_func[2]
aluu_sel <= Decoder:Decode0.alu_sel
pcsel[0] <= Decoder:Decode0.pc_sel[0]
pcsel[1] <= Decoder:Decode0.pc_sel[1]
pc_mux[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc_mux[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rf_out_en <= Decoder:Decode0.rf_oe
ram_out_en <= Decoder:Decode0.ram_oe
readwrite <= Decoder:Decode0.ram_rw
shift[0] <= IR:IR0.ir_shift[0]
shift[1] <= IR:IR0.ir_shift[1]
shift[2] <= IR:IR0.ir_shift[2]
ram_mux[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ram_mux[1] <= ram_mux[1].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[2] <= ram_mux[2].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[3] <= ram_mux[3].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[4] <= ram_mux[4].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[5] <= ram_mux[5].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[6] <= ram_mux[6].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[7] <= ram_mux[7].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[8] <= ram_mux[8].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[9] <= ram_mux[9].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[10] <= ram_mux[10].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[11] <= ram_mux[11].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[12] <= ram_mux[12].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[13] <= ram_mux[13].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[14] <= ram_mux[14].DB_MAX_OUTPUT_PORT_TYPE
ram_mux[15] <= ram_mux[15].DB_MAX_OUTPUT_PORT_TYPE
led <= <VCC>


|CPU|Clock_Divider:CD
clk => tmp.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
reset => tmp.ACLR
reset => count[0].PRESET
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
clock_out <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0
input_bus1[0] => TristateBus:tri_add_a.XIN[0]
input_bus1[0] => TristateBus:tri_sub_a.XIN[0]
input_bus1[0] => TristateBus:tri_slt_a.XIN[0]
input_bus1[0] => TristateBus:tri_and_a.XIN[0]
input_bus1[0] => TristateBus:tri_or_a.XIN[0]
input_bus1[0] => TristateBus:tri_not.XIN[0]
input_bus1[0] => TristateBus:tri_sll.XIN[0]
input_bus1[0] => TristateBus:tri_srl.XIN[0]
input_bus1[1] => TristateBus:tri_add_a.XIN[1]
input_bus1[1] => TristateBus:tri_sub_a.XIN[1]
input_bus1[1] => TristateBus:tri_slt_a.XIN[1]
input_bus1[1] => TristateBus:tri_and_a.XIN[1]
input_bus1[1] => TristateBus:tri_or_a.XIN[1]
input_bus1[1] => TristateBus:tri_not.XIN[1]
input_bus1[1] => TristateBus:tri_sll.XIN[1]
input_bus1[1] => TristateBus:tri_srl.XIN[1]
input_bus1[2] => TristateBus:tri_add_a.XIN[2]
input_bus1[2] => TristateBus:tri_sub_a.XIN[2]
input_bus1[2] => TristateBus:tri_slt_a.XIN[2]
input_bus1[2] => TristateBus:tri_and_a.XIN[2]
input_bus1[2] => TristateBus:tri_or_a.XIN[2]
input_bus1[2] => TristateBus:tri_not.XIN[2]
input_bus1[2] => TristateBus:tri_sll.XIN[2]
input_bus1[2] => TristateBus:tri_srl.XIN[2]
input_bus1[3] => TristateBus:tri_add_a.XIN[3]
input_bus1[3] => TristateBus:tri_sub_a.XIN[3]
input_bus1[3] => TristateBus:tri_slt_a.XIN[3]
input_bus1[3] => TristateBus:tri_and_a.XIN[3]
input_bus1[3] => TristateBus:tri_or_a.XIN[3]
input_bus1[3] => TristateBus:tri_not.XIN[3]
input_bus1[3] => TristateBus:tri_sll.XIN[3]
input_bus1[3] => TristateBus:tri_srl.XIN[3]
input_bus1[4] => TristateBus:tri_add_a.XIN[4]
input_bus1[4] => TristateBus:tri_sub_a.XIN[4]
input_bus1[4] => TristateBus:tri_slt_a.XIN[4]
input_bus1[4] => TristateBus:tri_and_a.XIN[4]
input_bus1[4] => TristateBus:tri_or_a.XIN[4]
input_bus1[4] => TristateBus:tri_not.XIN[4]
input_bus1[4] => TristateBus:tri_sll.XIN[4]
input_bus1[4] => TristateBus:tri_srl.XIN[4]
input_bus1[5] => TristateBus:tri_add_a.XIN[5]
input_bus1[5] => TristateBus:tri_sub_a.XIN[5]
input_bus1[5] => TristateBus:tri_slt_a.XIN[5]
input_bus1[5] => TristateBus:tri_and_a.XIN[5]
input_bus1[5] => TristateBus:tri_or_a.XIN[5]
input_bus1[5] => TristateBus:tri_not.XIN[5]
input_bus1[5] => TristateBus:tri_sll.XIN[5]
input_bus1[5] => TristateBus:tri_srl.XIN[5]
input_bus1[6] => TristateBus:tri_add_a.XIN[6]
input_bus1[6] => TristateBus:tri_sub_a.XIN[6]
input_bus1[6] => TristateBus:tri_slt_a.XIN[6]
input_bus1[6] => TristateBus:tri_and_a.XIN[6]
input_bus1[6] => TristateBus:tri_or_a.XIN[6]
input_bus1[6] => TristateBus:tri_not.XIN[6]
input_bus1[6] => TristateBus:tri_sll.XIN[6]
input_bus1[6] => TristateBus:tri_srl.XIN[6]
input_bus1[7] => TristateBus:tri_add_a.XIN[7]
input_bus1[7] => TristateBus:tri_sub_a.XIN[7]
input_bus1[7] => TristateBus:tri_slt_a.XIN[7]
input_bus1[7] => TristateBus:tri_and_a.XIN[7]
input_bus1[7] => TristateBus:tri_or_a.XIN[7]
input_bus1[7] => TristateBus:tri_not.XIN[7]
input_bus1[7] => TristateBus:tri_sll.XIN[7]
input_bus1[7] => TristateBus:tri_srl.XIN[7]
input_bus1[8] => TristateBus:tri_add_a.XIN[8]
input_bus1[8] => TristateBus:tri_sub_a.XIN[8]
input_bus1[8] => TristateBus:tri_slt_a.XIN[8]
input_bus1[8] => TristateBus:tri_and_a.XIN[8]
input_bus1[8] => TristateBus:tri_or_a.XIN[8]
input_bus1[8] => TristateBus:tri_not.XIN[8]
input_bus1[8] => TristateBus:tri_sll.XIN[8]
input_bus1[8] => TristateBus:tri_srl.XIN[8]
input_bus1[9] => TristateBus:tri_add_a.XIN[9]
input_bus1[9] => TristateBus:tri_sub_a.XIN[9]
input_bus1[9] => TristateBus:tri_slt_a.XIN[9]
input_bus1[9] => TristateBus:tri_and_a.XIN[9]
input_bus1[9] => TristateBus:tri_or_a.XIN[9]
input_bus1[9] => TristateBus:tri_not.XIN[9]
input_bus1[9] => TristateBus:tri_sll.XIN[9]
input_bus1[9] => TristateBus:tri_srl.XIN[9]
input_bus1[10] => TristateBus:tri_add_a.XIN[10]
input_bus1[10] => TristateBus:tri_sub_a.XIN[10]
input_bus1[10] => TristateBus:tri_slt_a.XIN[10]
input_bus1[10] => TristateBus:tri_and_a.XIN[10]
input_bus1[10] => TristateBus:tri_or_a.XIN[10]
input_bus1[10] => TristateBus:tri_not.XIN[10]
input_bus1[10] => TristateBus:tri_sll.XIN[10]
input_bus1[10] => TristateBus:tri_srl.XIN[10]
input_bus1[11] => TristateBus:tri_add_a.XIN[11]
input_bus1[11] => TristateBus:tri_sub_a.XIN[11]
input_bus1[11] => TristateBus:tri_slt_a.XIN[11]
input_bus1[11] => TristateBus:tri_and_a.XIN[11]
input_bus1[11] => TristateBus:tri_or_a.XIN[11]
input_bus1[11] => TristateBus:tri_not.XIN[11]
input_bus1[11] => TristateBus:tri_sll.XIN[11]
input_bus1[11] => TristateBus:tri_srl.XIN[11]
input_bus1[12] => TristateBus:tri_add_a.XIN[12]
input_bus1[12] => TristateBus:tri_sub_a.XIN[12]
input_bus1[12] => TristateBus:tri_slt_a.XIN[12]
input_bus1[12] => TristateBus:tri_and_a.XIN[12]
input_bus1[12] => TristateBus:tri_or_a.XIN[12]
input_bus1[12] => TristateBus:tri_not.XIN[12]
input_bus1[12] => TristateBus:tri_sll.XIN[12]
input_bus1[12] => TristateBus:tri_srl.XIN[12]
input_bus1[13] => TristateBus:tri_add_a.XIN[13]
input_bus1[13] => TristateBus:tri_sub_a.XIN[13]
input_bus1[13] => TristateBus:tri_slt_a.XIN[13]
input_bus1[13] => TristateBus:tri_and_a.XIN[13]
input_bus1[13] => TristateBus:tri_or_a.XIN[13]
input_bus1[13] => TristateBus:tri_not.XIN[13]
input_bus1[13] => TristateBus:tri_sll.XIN[13]
input_bus1[13] => TristateBus:tri_srl.XIN[13]
input_bus1[14] => TristateBus:tri_add_a.XIN[14]
input_bus1[14] => TristateBus:tri_sub_a.XIN[14]
input_bus1[14] => TristateBus:tri_slt_a.XIN[14]
input_bus1[14] => TristateBus:tri_and_a.XIN[14]
input_bus1[14] => TristateBus:tri_or_a.XIN[14]
input_bus1[14] => TristateBus:tri_not.XIN[14]
input_bus1[14] => TristateBus:tri_sll.XIN[14]
input_bus1[14] => TristateBus:tri_srl.XIN[14]
input_bus1[15] => TristateBus:tri_add_a.XIN[15]
input_bus1[15] => TristateBus:tri_sub_a.XIN[15]
input_bus1[15] => TristateBus:tri_slt_a.XIN[15]
input_bus1[15] => TristateBus:tri_and_a.XIN[15]
input_bus1[15] => TristateBus:tri_or_a.XIN[15]
input_bus1[15] => TristateBus:tri_not.XIN[15]
input_bus1[15] => TristateBus:tri_sll.XIN[15]
input_bus1[15] => TristateBus:tri_srl.XIN[15]
input_bus2[0] => TristateBus:tri_add_b.XIN[0]
input_bus2[0] => TristateBus:tri_sub_b.XIN[0]
input_bus2[0] => TristateBus:tri_slt_b.XIN[0]
input_bus2[0] => TristateBus:tri_and_b.XIN[0]
input_bus2[0] => TristateBus:tri_or_b.XIN[0]
input_bus2[1] => TristateBus:tri_add_b.XIN[1]
input_bus2[1] => TristateBus:tri_sub_b.XIN[1]
input_bus2[1] => TristateBus:tri_slt_b.XIN[1]
input_bus2[1] => TristateBus:tri_and_b.XIN[1]
input_bus2[1] => TristateBus:tri_or_b.XIN[1]
input_bus2[2] => TristateBus:tri_add_b.XIN[2]
input_bus2[2] => TristateBus:tri_sub_b.XIN[2]
input_bus2[2] => TristateBus:tri_slt_b.XIN[2]
input_bus2[2] => TristateBus:tri_and_b.XIN[2]
input_bus2[2] => TristateBus:tri_or_b.XIN[2]
input_bus2[3] => TristateBus:tri_add_b.XIN[3]
input_bus2[3] => TristateBus:tri_sub_b.XIN[3]
input_bus2[3] => TristateBus:tri_slt_b.XIN[3]
input_bus2[3] => TristateBus:tri_and_b.XIN[3]
input_bus2[3] => TristateBus:tri_or_b.XIN[3]
input_bus2[4] => TristateBus:tri_add_b.XIN[4]
input_bus2[4] => TristateBus:tri_sub_b.XIN[4]
input_bus2[4] => TristateBus:tri_slt_b.XIN[4]
input_bus2[4] => TristateBus:tri_and_b.XIN[4]
input_bus2[4] => TristateBus:tri_or_b.XIN[4]
input_bus2[5] => TristateBus:tri_add_b.XIN[5]
input_bus2[5] => TristateBus:tri_sub_b.XIN[5]
input_bus2[5] => TristateBus:tri_slt_b.XIN[5]
input_bus2[5] => TristateBus:tri_and_b.XIN[5]
input_bus2[5] => TristateBus:tri_or_b.XIN[5]
input_bus2[6] => TristateBus:tri_add_b.XIN[6]
input_bus2[6] => TristateBus:tri_sub_b.XIN[6]
input_bus2[6] => TristateBus:tri_slt_b.XIN[6]
input_bus2[6] => TristateBus:tri_and_b.XIN[6]
input_bus2[6] => TristateBus:tri_or_b.XIN[6]
input_bus2[7] => TristateBus:tri_add_b.XIN[7]
input_bus2[7] => TristateBus:tri_sub_b.XIN[7]
input_bus2[7] => TristateBus:tri_slt_b.XIN[7]
input_bus2[7] => TristateBus:tri_and_b.XIN[7]
input_bus2[7] => TristateBus:tri_or_b.XIN[7]
input_bus2[8] => TristateBus:tri_add_b.XIN[8]
input_bus2[8] => TristateBus:tri_sub_b.XIN[8]
input_bus2[8] => TristateBus:tri_slt_b.XIN[8]
input_bus2[8] => TristateBus:tri_and_b.XIN[8]
input_bus2[8] => TristateBus:tri_or_b.XIN[8]
input_bus2[9] => TristateBus:tri_add_b.XIN[9]
input_bus2[9] => TristateBus:tri_sub_b.XIN[9]
input_bus2[9] => TristateBus:tri_slt_b.XIN[9]
input_bus2[9] => TristateBus:tri_and_b.XIN[9]
input_bus2[9] => TristateBus:tri_or_b.XIN[9]
input_bus2[10] => TristateBus:tri_add_b.XIN[10]
input_bus2[10] => TristateBus:tri_sub_b.XIN[10]
input_bus2[10] => TristateBus:tri_slt_b.XIN[10]
input_bus2[10] => TristateBus:tri_and_b.XIN[10]
input_bus2[10] => TristateBus:tri_or_b.XIN[10]
input_bus2[11] => TristateBus:tri_add_b.XIN[11]
input_bus2[11] => TristateBus:tri_sub_b.XIN[11]
input_bus2[11] => TristateBus:tri_slt_b.XIN[11]
input_bus2[11] => TristateBus:tri_and_b.XIN[11]
input_bus2[11] => TristateBus:tri_or_b.XIN[11]
input_bus2[12] => TristateBus:tri_add_b.XIN[12]
input_bus2[12] => TristateBus:tri_sub_b.XIN[12]
input_bus2[12] => TristateBus:tri_slt_b.XIN[12]
input_bus2[12] => TristateBus:tri_and_b.XIN[12]
input_bus2[12] => TristateBus:tri_or_b.XIN[12]
input_bus2[13] => TristateBus:tri_add_b.XIN[13]
input_bus2[13] => TristateBus:tri_sub_b.XIN[13]
input_bus2[13] => TristateBus:tri_slt_b.XIN[13]
input_bus2[13] => TristateBus:tri_and_b.XIN[13]
input_bus2[13] => TristateBus:tri_or_b.XIN[13]
input_bus2[14] => TristateBus:tri_add_b.XIN[14]
input_bus2[14] => TristateBus:tri_sub_b.XIN[14]
input_bus2[14] => TristateBus:tri_slt_b.XIN[14]
input_bus2[14] => TristateBus:tri_and_b.XIN[14]
input_bus2[14] => TristateBus:tri_or_b.XIN[14]
input_bus2[15] => TristateBus:tri_add_b.XIN[15]
input_bus2[15] => TristateBus:tri_sub_b.XIN[15]
input_bus2[15] => TristateBus:tri_slt_b.XIN[15]
input_bus2[15] => TristateBus:tri_and_b.XIN[15]
input_bus2[15] => TristateBus:tri_or_b.XIN[15]
funct[0] => sub.IN1
funct[0] => andl.IN1
funct[0] => notl.IN1
funct[0] => sr.IN1
funct[0] => add.IN1
funct[0] => slt.IN1
funct[0] => orl.IN1
funct[0] => sl.IN1
funct[1] => slt.IN0
funct[1] => andl.IN0
funct[1] => sl.IN0
funct[1] => sr.IN0
funct[1] => add.IN0
funct[1] => orl.IN0
funct[1] => notl.IN0
funct[2] => orl.IN1
funct[2] => notl.IN1
funct[2] => sl.IN1
funct[2] => sr.IN1
funct[2] => add.IN1
funct[2] => slt.IN1
funct[2] => andl.IN1
shift[0] => TristateBus3bit:tri_sll_sh.XIN[0]
shift[0] => TristateBus3bit:tri_srl_sh.XIN[0]
shift[1] => TristateBus3bit:tri_sll_sh.XIN[1]
shift[1] => TristateBus3bit:tri_srl_sh.XIN[1]
shift[2] => TristateBus3bit:tri_sll_sh.XIN[2]
shift[2] => TristateBus3bit:tri_srl_sh.XIN[2]
result[0] <= result_sig[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_sig[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_sig[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_sig[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_sig[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_sig[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_sig[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_sig[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_sig[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_sig[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_sig[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_sig[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_sig[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_sig[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_sig[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_sig[15].DB_MAX_OUTPUT_PORT_TYPE
parity <= parity.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry_sig.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
sign <= result_sig[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_add_a
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_add_b
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_sub_a
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_sub_b
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_slt_a
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_slt_b
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_and_a
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_and_b
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_or_a
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_or_b
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_not
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_sll
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus3bit:tri_sll_sh
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_srl
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus3bit:tri_srl_sh
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder
A[0] => FullAdder:Adder0.X
A[1] => FullAdder:Adder1.X
A[2] => FullAdder:Adder2.X
A[3] => FullAdder:Adder3.X
A[4] => FullAdder:Adder4.X
A[5] => FullAdder:Adder5.X
A[6] => FullAdder:Adder6.X
A[7] => FullAdder:Adder7.X
A[8] => FullAdder:Adder8.X
A[9] => FullAdder:Adder9.X
A[10] => FullAdder:Adder10.X
A[11] => FullAdder:Adder11.X
A[12] => FullAdder:Adder12.X
A[13] => FullAdder:Adder13.X
A[14] => FullAdder:Adder14.X
A[15] => FullAdder:Adder15.X
B[0] => FullAdder:Adder0.Y
B[1] => FullAdder:Adder1.Y
B[2] => FullAdder:Adder2.Y
B[3] => FullAdder:Adder3.Y
B[4] => FullAdder:Adder4.Y
B[5] => FullAdder:Adder5.Y
B[6] => FullAdder:Adder6.Y
B[7] => FullAdder:Adder7.Y
B[8] => FullAdder:Adder8.Y
B[9] => FullAdder:Adder9.Y
B[10] => FullAdder:Adder10.Y
B[11] => FullAdder:Adder11.Y
B[12] => FullAdder:Adder12.Y
B[13] => FullAdder:Adder13.Y
B[14] => FullAdder:Adder14.Y
B[15] => FullAdder:Adder15.Y
CARRYIN => FullAdder:Adder0.CIN
CARRYOUT <= FullAdder:Adder15.COUT
SUM[0] <= FullAdder:Adder0.SUM0
SUM[1] <= FullAdder:Adder1.SUM0
SUM[2] <= FullAdder:Adder2.SUM0
SUM[3] <= FullAdder:Adder3.SUM0
SUM[4] <= FullAdder:Adder4.SUM0
SUM[5] <= FullAdder:Adder5.SUM0
SUM[6] <= FullAdder:Adder6.SUM0
SUM[7] <= FullAdder:Adder7.SUM0
SUM[8] <= FullAdder:Adder8.SUM0
SUM[9] <= FullAdder:Adder9.SUM0
SUM[10] <= FullAdder:Adder10.SUM0
SUM[11] <= FullAdder:Adder11.SUM0
SUM[12] <= FullAdder:Adder12.SUM0
SUM[13] <= FullAdder:Adder13.SUM0
SUM[14] <= FullAdder:Adder14.SUM0
SUM[15] <= FullAdder:Adder15.SUM0


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder0
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder1
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder2
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder3
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder4
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder5
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder6
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder7
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder8
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder9
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder10
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder11
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder12
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder13
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder14
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitAdder:adder|FullAdder:Adder15
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor
A[0] => FullSubtractor:Adder0.X
A[1] => FullSubtractor:Adder1.X
A[2] => FullSubtractor:Adder2.X
A[3] => FullSubtractor:Adder3.X
A[4] => FullSubtractor:Adder4.X
A[5] => FullSubtractor:Adder5.X
A[6] => FullSubtractor:Adder6.X
A[7] => FullSubtractor:Adder7.X
A[8] => FullSubtractor:Adder8.X
A[9] => FullSubtractor:Adder9.X
A[10] => FullSubtractor:Adder10.X
A[11] => FullSubtractor:Adder11.X
A[12] => FullSubtractor:Adder12.X
A[13] => FullSubtractor:Adder13.X
A[14] => FullSubtractor:Adder14.X
A[15] => FullSubtractor:Adder15.X
B[0] => FullSubtractor:Adder0.Y
B[1] => FullSubtractor:Adder1.Y
B[2] => FullSubtractor:Adder2.Y
B[3] => FullSubtractor:Adder3.Y
B[4] => FullSubtractor:Adder4.Y
B[5] => FullSubtractor:Adder5.Y
B[6] => FullSubtractor:Adder6.Y
B[7] => FullSubtractor:Adder7.Y
B[8] => FullSubtractor:Adder8.Y
B[9] => FullSubtractor:Adder9.Y
B[10] => FullSubtractor:Adder10.Y
B[11] => FullSubtractor:Adder11.Y
B[12] => FullSubtractor:Adder12.Y
B[13] => FullSubtractor:Adder13.Y
B[14] => FullSubtractor:Adder14.Y
B[15] => FullSubtractor:Adder15.Y
BORROWIN => FullSubtractor:Adder0.BIN
BORROWOUT <= FullSubtractor:Adder15.BOUT
DIF[0] <= FullSubtractor:Adder0.DIF0
DIF[1] <= FullSubtractor:Adder1.DIF0
DIF[2] <= FullSubtractor:Adder2.DIF0
DIF[3] <= FullSubtractor:Adder3.DIF0
DIF[4] <= FullSubtractor:Adder4.DIF0
DIF[5] <= FullSubtractor:Adder5.DIF0
DIF[6] <= FullSubtractor:Adder6.DIF0
DIF[7] <= FullSubtractor:Adder7.DIF0
DIF[8] <= FullSubtractor:Adder8.DIF0
DIF[9] <= FullSubtractor:Adder9.DIF0
DIF[10] <= FullSubtractor:Adder10.DIF0
DIF[11] <= FullSubtractor:Adder11.DIF0
DIF[12] <= FullSubtractor:Adder12.DIF0
DIF[13] <= FullSubtractor:Adder13.DIF0
DIF[14] <= FullSubtractor:Adder14.DIF0
DIF[15] <= FullSubtractor:Adder15.DIF0


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder0
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder1
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder2
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder3
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder4
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder5
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder6
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder7
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder8
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder9
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder10
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder11
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder12
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder13
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder14
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:subtractor|FullSubtractor:Adder15
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan
A[0] => FullSubtractor:Adder0.X
A[1] => FullSubtractor:Adder1.X
A[2] => FullSubtractor:Adder2.X
A[3] => FullSubtractor:Adder3.X
A[4] => FullSubtractor:Adder4.X
A[5] => FullSubtractor:Adder5.X
A[6] => FullSubtractor:Adder6.X
A[7] => FullSubtractor:Adder7.X
A[8] => FullSubtractor:Adder8.X
A[9] => FullSubtractor:Adder9.X
A[10] => FullSubtractor:Adder10.X
A[11] => FullSubtractor:Adder11.X
A[12] => FullSubtractor:Adder12.X
A[13] => FullSubtractor:Adder13.X
A[14] => FullSubtractor:Adder14.X
A[15] => FullSubtractor:Adder15.X
B[0] => FullSubtractor:Adder0.Y
B[1] => FullSubtractor:Adder1.Y
B[2] => FullSubtractor:Adder2.Y
B[3] => FullSubtractor:Adder3.Y
B[4] => FullSubtractor:Adder4.Y
B[5] => FullSubtractor:Adder5.Y
B[6] => FullSubtractor:Adder6.Y
B[7] => FullSubtractor:Adder7.Y
B[8] => FullSubtractor:Adder8.Y
B[9] => FullSubtractor:Adder9.Y
B[10] => FullSubtractor:Adder10.Y
B[11] => FullSubtractor:Adder11.Y
B[12] => FullSubtractor:Adder12.Y
B[13] => FullSubtractor:Adder13.Y
B[14] => FullSubtractor:Adder14.Y
B[15] => FullSubtractor:Adder15.Y
BORROWIN => FullSubtractor:Adder0.BIN
BORROWOUT <= FullSubtractor:Adder15.BOUT
DIF[0] <= FullSubtractor:Adder0.DIF0
DIF[1] <= FullSubtractor:Adder1.DIF0
DIF[2] <= FullSubtractor:Adder2.DIF0
DIF[3] <= FullSubtractor:Adder3.DIF0
DIF[4] <= FullSubtractor:Adder4.DIF0
DIF[5] <= FullSubtractor:Adder5.DIF0
DIF[6] <= FullSubtractor:Adder6.DIF0
DIF[7] <= FullSubtractor:Adder7.DIF0
DIF[8] <= FullSubtractor:Adder8.DIF0
DIF[9] <= FullSubtractor:Adder9.DIF0
DIF[10] <= FullSubtractor:Adder10.DIF0
DIF[11] <= FullSubtractor:Adder11.DIF0
DIF[12] <= FullSubtractor:Adder12.DIF0
DIF[13] <= FullSubtractor:Adder13.DIF0
DIF[14] <= FullSubtractor:Adder14.DIF0
DIF[15] <= FullSubtractor:Adder15.DIF0


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder0
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder1
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder2
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder3
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder4
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder5
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder6
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder7
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder8
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder9
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder10
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder11
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder12
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder13
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder14
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|SixteenBitSubtractor:setOnLessThan|FullSubtractor:Adder15
X => bridge.IN0
X => BOUT.IN0
Y => bridge.IN1
Y => BOUT.IN1
BIN => DIF0.IN1
BIN => BOUT.IN1
DIF0 <= DIF0.DB_MAX_OUTPUT_PORT_TYPE
BOUT <= BOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|RightShifter16bit:rshifter
A[0] => ShiftRight0.IN16
A[1] => ShiftRight0.IN15
A[2] => ShiftRight0.IN14
A[3] => ShiftRight0.IN13
A[4] => ShiftRight0.IN12
A[5] => ShiftRight0.IN11
A[6] => ShiftRight0.IN10
A[7] => ShiftRight0.IN9
A[8] => ShiftRight0.IN8
A[8] => Mux0.IN4
A[9] => ShiftRight0.IN7
A[9] => Mux0.IN5
A[10] => ShiftRight0.IN6
A[10] => Mux0.IN6
A[11] => ShiftRight0.IN5
A[11] => Mux0.IN7
A[12] => ShiftRight0.IN4
A[12] => Mux0.IN8
A[13] => ShiftRight0.IN3
A[13] => Mux0.IN9
A[14] => ShiftRight0.IN2
A[14] => Mux0.IN10
A[15] => ShiftRight0.IN1
A[15] => Mux0.IN11
shamt[0] => ShiftRight0.IN19
shamt[0] => Mux0.IN3
shamt[1] => ShiftRight0.IN18
shamt[1] => Mux0.IN2
shamt[2] => ShiftRight0.IN17
shamt[2] => Mux0.IN1
O[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|LeftShifter16bit:lshifter
A[0] => ShiftLeft0.IN16
A[1] => ShiftLeft0.IN15
A[2] => ShiftLeft0.IN14
A[3] => ShiftLeft0.IN13
A[4] => ShiftLeft0.IN12
A[5] => ShiftLeft0.IN11
A[6] => ShiftLeft0.IN10
A[7] => ShiftLeft0.IN9
A[8] => ShiftLeft0.IN8
A[8] => Mux0.IN4
A[9] => ShiftLeft0.IN7
A[9] => Mux0.IN5
A[10] => ShiftLeft0.IN6
A[10] => Mux0.IN6
A[11] => ShiftLeft0.IN5
A[11] => Mux0.IN7
A[12] => ShiftLeft0.IN4
A[12] => Mux0.IN8
A[13] => ShiftLeft0.IN3
A[13] => Mux0.IN9
A[14] => ShiftLeft0.IN2
A[14] => Mux0.IN10
A[15] => ShiftLeft0.IN1
A[15] => Mux0.IN11
shamt[0] => ShiftLeft0.IN19
shamt[0] => Mux0.IN3
shamt[1] => ShiftLeft0.IN18
shamt[1] => Mux0.IN2
shamt[2] => ShiftLeft0.IN17
shamt[2] => Mux0.IN1
O[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_add_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_add_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_sub_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_sub_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_slt_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_slt_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_and_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_and_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_or_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_or_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_not_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_not_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_sll_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_sll_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|TristateBus:tri_srl_out
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:ALU0|Tristate:tri_srl_c
XIN => XOUT.DATAIN
control => XOUT.OE
XOUT <= XOUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0
clk => Reg:r.clock
instr[0] => Reg:r.D[0]
instr[1] => Reg:r.D[1]
instr[2] => Reg:r.D[2]
instr[3] => Reg:r.D[3]
instr[4] => Reg:r.D[4]
instr[5] => Reg:r.D[5]
instr[6] => Reg:r.D[6]
instr[7] => Reg:r.D[7]
instr[8] => Reg:r.D[8]
instr[9] => Reg:r.D[9]
instr[10] => Reg:r.D[10]
instr[11] => Reg:r.D[11]
instr[12] => Reg:r.D[12]
instr[13] => Reg:r.D[13]
instr[14] => Reg:r.D[14]
instr[15] => Reg:r.D[15]
ir_immediate[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
ir_immediate[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
ir_immediate[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
ir_immediate[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
ir_immediate[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
ir_immediate[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ir_address[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
ir_address[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
ir_address[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
ir_address[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
ir_address[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
ir_address[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
ir_address[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
ir_address[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
ir_address[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
ir_address[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
ir_address[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
ir_address[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
ir_shift[0] <= shift[0].DB_MAX_OUTPUT_PORT_TYPE
ir_shift[1] <= shift[1].DB_MAX_OUTPUT_PORT_TYPE
ir_shift[2] <= shift[2].DB_MAX_OUTPUT_PORT_TYPE
ir_rd[0] <= rd[0].DB_MAX_OUTPUT_PORT_TYPE
ir_rd[1] <= rd[1].DB_MAX_OUTPUT_PORT_TYPE
ir_rd[2] <= rd[2].DB_MAX_OUTPUT_PORT_TYPE
ir_rt[0] <= rt[0].DB_MAX_OUTPUT_PORT_TYPE
ir_rt[1] <= rt[1].DB_MAX_OUTPUT_PORT_TYPE
ir_rt[2] <= rt[2].DB_MAX_OUTPUT_PORT_TYPE
ir_rs[0] <= rs[0].DB_MAX_OUTPUT_PORT_TYPE
ir_rs[1] <= rs[1].DB_MAX_OUTPUT_PORT_TYPE
ir_rs[2] <= rs[2].DB_MAX_OUTPUT_PORT_TYPE
ir_opcode[0] <= Reg:r.Q[12]
ir_opcode[1] <= Reg:r.Q[13]
ir_opcode[2] <= Reg:r.Q[14]
ir_opcode[3] <= Reg:r.Q[15]


|CPU|IR:IR0|Reg:r
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|IR:IR0|Reg:r|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|IR:IR0|Reg:r|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IR:IR0|Reg:r|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Decoder:Decode0
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux8.IN17
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux19.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN10
opcode[1] => Mux8.IN16
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux19.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN9
opcode[2] => Mux8.IN15
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux19.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN8
opcode[3] => Mux8.IN14
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux19.IN16
alu_zf => Mux8.IN18
alu_of => Mux8.IN19
alu_func[0] <= alu_func[0].DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_func[1].DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_func[2].DB_MAX_OUTPUT_PORT_TYPE
alu_sel <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
ram_strb <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ram_rw <= ram_rw.DB_MAX_OUTPUT_PORT_TYPE
ram_oe <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
cf_strb <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
of_strb <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pf_strb <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sf_strb <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
zf_strb <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pc_sel[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pc_sel[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rf_dsel <= rf_dsel.DB_MAX_OUTPUT_PORT_TYPE
rf_strb <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rf_wsel <= rf_wsel.DB_MAX_OUTPUT_PORT_TYPE
rf_oe <= Mux9.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF
clock => Reg:R0.clock
clock => Reg:R1.clock
clock => Reg:R2.clock
clock => Reg:R3.clock
clock => Reg:R4.clock
clock => Reg:R5.clock
clock => Reg:R6.clock
clock => Reg:R7.clock
ClrN => Reg:R0.ClrN
ClrN => Reg:R1.ClrN
ClrN => Reg:R2.ClrN
ClrN => Reg:R3.ClrN
ClrN => Reg:R4.ClrN
ClrN => Reg:R5.ClrN
ClrN => Reg:R6.ClrN
ClrN => Reg:R7.ClrN
A_sel[0] => MUX8to1_16bit:muxa.s[0]
A_sel[1] => MUX8to1_16bit:muxa.s[1]
A_sel[2] => MUX8to1_16bit:muxa.s[2]
B_sel[0] => MUX8to1_16bit:muxb.s[0]
B_sel[1] => MUX8to1_16bit:muxb.s[1]
B_sel[2] => MUX8to1_16bit:muxb.s[2]
In_sel[0] => en[1].IN1
In_sel[0] => en[3].IN1
In_sel[0] => en[5].IN1
In_sel[0] => en[7].IN1
In_sel[0] => en[0].IN1
In_sel[0] => en[2].IN1
In_sel[0] => en[4].IN1
In_sel[0] => en[6].IN1
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[1] => en.IN0
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
In_sel[2] => en.IN1
data_in[0] => MUX2to1_16bit:m0.in1[0]
data_in[0] => MUX2to1_16bit:m1.in1[0]
data_in[0] => MUX2to1_16bit:m2.in1[0]
data_in[0] => MUX2to1_16bit:m3.in1[0]
data_in[0] => MUX2to1_16bit:m4.in1[0]
data_in[0] => MUX2to1_16bit:m5.in1[0]
data_in[0] => MUX2to1_16bit:m6.in1[0]
data_in[0] => MUX2to1_16bit:m7.in1[0]
data_in[1] => MUX2to1_16bit:m0.in1[1]
data_in[1] => MUX2to1_16bit:m1.in1[1]
data_in[1] => MUX2to1_16bit:m2.in1[1]
data_in[1] => MUX2to1_16bit:m3.in1[1]
data_in[1] => MUX2to1_16bit:m4.in1[1]
data_in[1] => MUX2to1_16bit:m5.in1[1]
data_in[1] => MUX2to1_16bit:m6.in1[1]
data_in[1] => MUX2to1_16bit:m7.in1[1]
data_in[2] => MUX2to1_16bit:m0.in1[2]
data_in[2] => MUX2to1_16bit:m1.in1[2]
data_in[2] => MUX2to1_16bit:m2.in1[2]
data_in[2] => MUX2to1_16bit:m3.in1[2]
data_in[2] => MUX2to1_16bit:m4.in1[2]
data_in[2] => MUX2to1_16bit:m5.in1[2]
data_in[2] => MUX2to1_16bit:m6.in1[2]
data_in[2] => MUX2to1_16bit:m7.in1[2]
data_in[3] => MUX2to1_16bit:m0.in1[3]
data_in[3] => MUX2to1_16bit:m1.in1[3]
data_in[3] => MUX2to1_16bit:m2.in1[3]
data_in[3] => MUX2to1_16bit:m3.in1[3]
data_in[3] => MUX2to1_16bit:m4.in1[3]
data_in[3] => MUX2to1_16bit:m5.in1[3]
data_in[3] => MUX2to1_16bit:m6.in1[3]
data_in[3] => MUX2to1_16bit:m7.in1[3]
data_in[4] => MUX2to1_16bit:m0.in1[4]
data_in[4] => MUX2to1_16bit:m1.in1[4]
data_in[4] => MUX2to1_16bit:m2.in1[4]
data_in[4] => MUX2to1_16bit:m3.in1[4]
data_in[4] => MUX2to1_16bit:m4.in1[4]
data_in[4] => MUX2to1_16bit:m5.in1[4]
data_in[4] => MUX2to1_16bit:m6.in1[4]
data_in[4] => MUX2to1_16bit:m7.in1[4]
data_in[5] => MUX2to1_16bit:m0.in1[5]
data_in[5] => MUX2to1_16bit:m1.in1[5]
data_in[5] => MUX2to1_16bit:m2.in1[5]
data_in[5] => MUX2to1_16bit:m3.in1[5]
data_in[5] => MUX2to1_16bit:m4.in1[5]
data_in[5] => MUX2to1_16bit:m5.in1[5]
data_in[5] => MUX2to1_16bit:m6.in1[5]
data_in[5] => MUX2to1_16bit:m7.in1[5]
data_in[6] => MUX2to1_16bit:m0.in1[6]
data_in[6] => MUX2to1_16bit:m1.in1[6]
data_in[6] => MUX2to1_16bit:m2.in1[6]
data_in[6] => MUX2to1_16bit:m3.in1[6]
data_in[6] => MUX2to1_16bit:m4.in1[6]
data_in[6] => MUX2to1_16bit:m5.in1[6]
data_in[6] => MUX2to1_16bit:m6.in1[6]
data_in[6] => MUX2to1_16bit:m7.in1[6]
data_in[7] => MUX2to1_16bit:m0.in1[7]
data_in[7] => MUX2to1_16bit:m1.in1[7]
data_in[7] => MUX2to1_16bit:m2.in1[7]
data_in[7] => MUX2to1_16bit:m3.in1[7]
data_in[7] => MUX2to1_16bit:m4.in1[7]
data_in[7] => MUX2to1_16bit:m5.in1[7]
data_in[7] => MUX2to1_16bit:m6.in1[7]
data_in[7] => MUX2to1_16bit:m7.in1[7]
data_in[8] => MUX2to1_16bit:m0.in1[8]
data_in[8] => MUX2to1_16bit:m1.in1[8]
data_in[8] => MUX2to1_16bit:m2.in1[8]
data_in[8] => MUX2to1_16bit:m3.in1[8]
data_in[8] => MUX2to1_16bit:m4.in1[8]
data_in[8] => MUX2to1_16bit:m5.in1[8]
data_in[8] => MUX2to1_16bit:m6.in1[8]
data_in[8] => MUX2to1_16bit:m7.in1[8]
data_in[9] => MUX2to1_16bit:m0.in1[9]
data_in[9] => MUX2to1_16bit:m1.in1[9]
data_in[9] => MUX2to1_16bit:m2.in1[9]
data_in[9] => MUX2to1_16bit:m3.in1[9]
data_in[9] => MUX2to1_16bit:m4.in1[9]
data_in[9] => MUX2to1_16bit:m5.in1[9]
data_in[9] => MUX2to1_16bit:m6.in1[9]
data_in[9] => MUX2to1_16bit:m7.in1[9]
data_in[10] => MUX2to1_16bit:m0.in1[10]
data_in[10] => MUX2to1_16bit:m1.in1[10]
data_in[10] => MUX2to1_16bit:m2.in1[10]
data_in[10] => MUX2to1_16bit:m3.in1[10]
data_in[10] => MUX2to1_16bit:m4.in1[10]
data_in[10] => MUX2to1_16bit:m5.in1[10]
data_in[10] => MUX2to1_16bit:m6.in1[10]
data_in[10] => MUX2to1_16bit:m7.in1[10]
data_in[11] => MUX2to1_16bit:m0.in1[11]
data_in[11] => MUX2to1_16bit:m1.in1[11]
data_in[11] => MUX2to1_16bit:m2.in1[11]
data_in[11] => MUX2to1_16bit:m3.in1[11]
data_in[11] => MUX2to1_16bit:m4.in1[11]
data_in[11] => MUX2to1_16bit:m5.in1[11]
data_in[11] => MUX2to1_16bit:m6.in1[11]
data_in[11] => MUX2to1_16bit:m7.in1[11]
data_in[12] => MUX2to1_16bit:m0.in1[12]
data_in[12] => MUX2to1_16bit:m1.in1[12]
data_in[12] => MUX2to1_16bit:m2.in1[12]
data_in[12] => MUX2to1_16bit:m3.in1[12]
data_in[12] => MUX2to1_16bit:m4.in1[12]
data_in[12] => MUX2to1_16bit:m5.in1[12]
data_in[12] => MUX2to1_16bit:m6.in1[12]
data_in[12] => MUX2to1_16bit:m7.in1[12]
data_in[13] => MUX2to1_16bit:m0.in1[13]
data_in[13] => MUX2to1_16bit:m1.in1[13]
data_in[13] => MUX2to1_16bit:m2.in1[13]
data_in[13] => MUX2to1_16bit:m3.in1[13]
data_in[13] => MUX2to1_16bit:m4.in1[13]
data_in[13] => MUX2to1_16bit:m5.in1[13]
data_in[13] => MUX2to1_16bit:m6.in1[13]
data_in[13] => MUX2to1_16bit:m7.in1[13]
data_in[14] => MUX2to1_16bit:m0.in1[14]
data_in[14] => MUX2to1_16bit:m1.in1[14]
data_in[14] => MUX2to1_16bit:m2.in1[14]
data_in[14] => MUX2to1_16bit:m3.in1[14]
data_in[14] => MUX2to1_16bit:m4.in1[14]
data_in[14] => MUX2to1_16bit:m5.in1[14]
data_in[14] => MUX2to1_16bit:m6.in1[14]
data_in[14] => MUX2to1_16bit:m7.in1[14]
data_in[15] => MUX2to1_16bit:m0.in1[15]
data_in[15] => MUX2to1_16bit:m1.in1[15]
data_in[15] => MUX2to1_16bit:m2.in1[15]
data_in[15] => MUX2to1_16bit:m3.in1[15]
data_in[15] => MUX2to1_16bit:m4.in1[15]
data_in[15] => MUX2to1_16bit:m5.in1[15]
data_in[15] => MUX2to1_16bit:m6.in1[15]
data_in[15] => MUX2to1_16bit:m7.in1[15]
A_out[0] <= MUX8to1_16bit:muxa.outbus[0]
A_out[1] <= MUX8to1_16bit:muxa.outbus[1]
A_out[2] <= MUX8to1_16bit:muxa.outbus[2]
A_out[3] <= MUX8to1_16bit:muxa.outbus[3]
A_out[4] <= MUX8to1_16bit:muxa.outbus[4]
A_out[5] <= MUX8to1_16bit:muxa.outbus[5]
A_out[6] <= MUX8to1_16bit:muxa.outbus[6]
A_out[7] <= MUX8to1_16bit:muxa.outbus[7]
A_out[8] <= MUX8to1_16bit:muxa.outbus[8]
A_out[9] <= MUX8to1_16bit:muxa.outbus[9]
A_out[10] <= MUX8to1_16bit:muxa.outbus[10]
A_out[11] <= MUX8to1_16bit:muxa.outbus[11]
A_out[12] <= MUX8to1_16bit:muxa.outbus[12]
A_out[13] <= MUX8to1_16bit:muxa.outbus[13]
A_out[14] <= MUX8to1_16bit:muxa.outbus[14]
A_out[15] <= MUX8to1_16bit:muxa.outbus[15]
B_out[0] <= MUX8to1_16bit:muxb.outbus[0]
B_out[1] <= MUX8to1_16bit:muxb.outbus[1]
B_out[2] <= MUX8to1_16bit:muxb.outbus[2]
B_out[3] <= MUX8to1_16bit:muxb.outbus[3]
B_out[4] <= MUX8to1_16bit:muxb.outbus[4]
B_out[5] <= MUX8to1_16bit:muxb.outbus[5]
B_out[6] <= MUX8to1_16bit:muxb.outbus[6]
B_out[7] <= MUX8to1_16bit:muxb.outbus[7]
B_out[8] <= MUX8to1_16bit:muxb.outbus[8]
B_out[9] <= MUX8to1_16bit:muxb.outbus[9]
B_out[10] <= MUX8to1_16bit:muxb.outbus[10]
B_out[11] <= MUX8to1_16bit:muxb.outbus[11]
B_out[12] <= MUX8to1_16bit:muxb.outbus[12]
B_out[13] <= MUX8to1_16bit:muxb.outbus[13]
B_out[14] <= MUX8to1_16bit:muxb.outbus[14]
B_out[15] <= MUX8to1_16bit:muxb.outbus[15]


|CPU|RegFile:RF|Reg:R0
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R0|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R1|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R2|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R3|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R4|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R5|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R6|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7
clock => DFlipFlop:REG0.Clk
clock => DFlipFlop:REG1.Clk
clock => DFlipFlop:REG2.Clk
clock => DFlipFlop:REG3.Clk
clock => DFlipFlop:REG4.Clk
clock => DFlipFlop:REG5.Clk
clock => DFlipFlop:REG6.Clk
clock => DFlipFlop:REG7.Clk
clock => DFlipFlop:REG8.Clk
clock => DFlipFlop:REG9.Clk
clock => DFlipFlop:REG10.Clk
clock => DFlipFlop:REG11.Clk
clock => DFlipFlop:REG12.Clk
clock => DFlipFlop:REG13.Clk
clock => DFlipFlop:REG14.Clk
clock => DFlipFlop:REG15.Clk
ClrN => DFlipFlop:REG0.Clr
ClrN => DFlipFlop:REG1.Clr
ClrN => DFlipFlop:REG2.Clr
ClrN => DFlipFlop:REG3.Clr
ClrN => DFlipFlop:REG4.Clr
ClrN => DFlipFlop:REG5.Clr
ClrN => DFlipFlop:REG6.Clr
ClrN => DFlipFlop:REG7.Clr
ClrN => DFlipFlop:REG8.Clr
ClrN => DFlipFlop:REG9.Clr
ClrN => DFlipFlop:REG10.Clr
ClrN => DFlipFlop:REG11.Clr
ClrN => DFlipFlop:REG12.Clr
ClrN => DFlipFlop:REG13.Clr
ClrN => DFlipFlop:REG14.Clr
ClrN => DFlipFlop:REG15.Clr
D[0] => DFlipFlop:REG0.d
D[1] => DFlipFlop:REG1.d
D[2] => DFlipFlop:REG2.d
D[3] => DFlipFlop:REG3.d
D[4] => DFlipFlop:REG4.d
D[5] => DFlipFlop:REG5.d
D[6] => DFlipFlop:REG6.d
D[7] => DFlipFlop:REG7.d
D[8] => DFlipFlop:REG8.d
D[9] => DFlipFlop:REG9.d
D[10] => DFlipFlop:REG10.d
D[11] => DFlipFlop:REG11.d
D[12] => DFlipFlop:REG12.d
D[13] => DFlipFlop:REG13.d
D[14] => DFlipFlop:REG14.d
D[15] => DFlipFlop:REG15.d
Q[0] <= DFlipFlop:REG0.q2
Q[1] <= DFlipFlop:REG1.q2
Q[2] <= DFlipFlop:REG2.q2
Q[3] <= DFlipFlop:REG3.q2
Q[4] <= DFlipFlop:REG4.q2
Q[5] <= DFlipFlop:REG5.q2
Q[6] <= DFlipFlop:REG6.q2
Q[7] <= DFlipFlop:REG7.q2
Q[8] <= DFlipFlop:REG8.q2
Q[9] <= DFlipFlop:REG9.q2
Q[10] <= DFlipFlop:REG10.q2
Q[11] <= DFlipFlop:REG11.q2
Q[12] <= DFlipFlop:REG12.q2
Q[13] <= DFlipFlop:REG13.q2
Q[14] <= DFlipFlop:REG14.q2
Q[15] <= DFlipFlop:REG15.q2


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG0|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG1|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG2|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG3|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG4|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG5|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG6|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG7|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG8|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG9|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG10|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG11|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG12|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG13|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG14|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|Reg:R7|DFlipFlop:REG15|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m0
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m1
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m2
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m3
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m4
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m5
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m6
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX2to1_16bit:m7
in0[0] => outbus.DATAB
in0[1] => outbus.DATAB
in0[2] => outbus.DATAB
in0[3] => outbus.DATAB
in0[4] => outbus.DATAB
in0[5] => outbus.DATAB
in0[6] => outbus.DATAB
in0[7] => outbus.DATAB
in0[8] => outbus.DATAB
in0[9] => outbus.DATAB
in0[10] => outbus.DATAB
in0[11] => outbus.DATAB
in0[12] => outbus.DATAB
in0[13] => outbus.DATAB
in0[14] => outbus.DATAB
in0[15] => outbus.DATAB
in1[0] => outbus.DATAA
in1[1] => outbus.DATAA
in1[2] => outbus.DATAA
in1[3] => outbus.DATAA
in1[4] => outbus.DATAA
in1[5] => outbus.DATAA
in1[6] => outbus.DATAA
in1[7] => outbus.DATAA
in1[8] => outbus.DATAA
in1[9] => outbus.DATAA
in1[10] => outbus.DATAA
in1[11] => outbus.DATAA
in1[12] => outbus.DATAA
in1[13] => outbus.DATAA
in1[14] => outbus.DATAA
in1[15] => outbus.DATAA
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
s => outbus.OUTPUTSELECT
outbus[0] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= outbus.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= outbus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX8to1_16bit:muxa
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[0] => Mux8.IN10
s[0] => Mux9.IN10
s[0] => Mux10.IN10
s[0] => Mux11.IN10
s[0] => Mux12.IN10
s[0] => Mux13.IN10
s[0] => Mux14.IN10
s[0] => Mux15.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[1] => Mux8.IN9
s[1] => Mux9.IN9
s[1] => Mux10.IN9
s[1] => Mux11.IN9
s[1] => Mux12.IN9
s[1] => Mux13.IN9
s[1] => Mux14.IN9
s[1] => Mux15.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8
s[2] => Mux8.IN8
s[2] => Mux9.IN8
s[2] => Mux10.IN8
s[2] => Mux11.IN8
s[2] => Mux12.IN8
s[2] => Mux13.IN8
s[2] => Mux14.IN8
s[2] => Mux15.IN8
outbus[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegFile:RF|MUX8to1_16bit:muxb
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[0] => Mux8.IN10
s[0] => Mux9.IN10
s[0] => Mux10.IN10
s[0] => Mux11.IN10
s[0] => Mux12.IN10
s[0] => Mux13.IN10
s[0] => Mux14.IN10
s[0] => Mux15.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[1] => Mux8.IN9
s[1] => Mux9.IN9
s[1] => Mux10.IN9
s[1] => Mux11.IN9
s[1] => Mux12.IN9
s[1] => Mux13.IN9
s[1] => Mux14.IN9
s[1] => Mux15.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8
s[2] => Mux8.IN8
s[2] => Mux9.IN8
s[2] => Mux10.IN8
s[2] => Mux11.IN8
s[2] => Mux12.IN8
s[2] => Mux13.IN8
s[2] => Mux14.IN8
s[2] => Mux15.IN8
outbus[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outbus[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outbus[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outbus[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outbus[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outbus[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outbus[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outbus[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outbus[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outbus[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outbus[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outbus[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outbus[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outbus[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outbus[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outbus[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RAM:RAM_comp
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
clk => ram~26.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => rd_dl.CLK
clk => dat_out[0].CLK
clk => dat_out[1].CLK
clk => dat_out[2].CLK
clk => dat_out[3].CLK
clk => dat_out[4].CLK
clk => dat_out[5].CLK
clk => dat_out[6].CLK
clk => dat_out[7].CLK
clk => dat_out[8].CLK
clk => dat_out[9].CLK
clk => dat_out[10].CLK
clk => dat_out[11].CLK
clk => dat_out[12].CLK
clk => dat_out[13].CLK
clk => dat_out[14].CLK
clk => dat_out[15].CLK
clk => ram.CLK0
wr_en => ram~26.DATAIN
wr_en => ram.WE
rd => rd_dl.DATAIN


|CPU|ROM:ROM_comp
addr[0] => Add0.IN32
addr[0] => rom.RADDR
addr[1] => Add0.IN31
addr[1] => rom.RADDR1
addr[2] => Add0.IN30
addr[2] => rom.RADDR2
addr[3] => Add0.IN29
addr[3] => rom.RADDR3
addr[4] => Add0.IN28
addr[4] => rom.RADDR4
addr[5] => Add0.IN27
addr[5] => rom.RADDR5
addr[6] => Add0.IN26
addr[6] => rom.RADDR6
addr[7] => Add0.IN25
addr[8] => Add0.IN24
addr[9] => Add0.IN23
addr[10] => Add0.IN22
addr[11] => Add0.IN21
addr[12] => Add0.IN20
addr[13] => Add0.IN19
addr[14] => Add0.IN18
addr[15] => Add0.IN17
data[0] <= rom.PORTBDATAOUT
data[1] <= rom.PORTBDATAOUT1
data[2] <= rom.PORTBDATAOUT2
data[3] <= rom.PORTBDATAOUT3
data[4] <= rom.PORTBDATAOUT4
data[5] <= rom.PORTBDATAOUT5
data[6] <= rom.PORTBDATAOUT6
data[7] <= rom.PORTBDATAOUT7
data[8] <= rom.DATAOUT
data[9] <= rom.DATAOUT1
data[10] <= rom.DATAOUT2
data[11] <= rom.DATAOUT3
data[12] <= rom.DATAOUT4
data[13] <= rom.DATAOUT5
data[14] <= rom.DATAOUT6
data[15] <= rom.DATAOUT7


|CPU|PC:PC_comp
clk => aout[0]~reg0.CLK
clk => aout[1]~reg0.CLK
clk => aout[2]~reg0.CLK
clk => aout[3]~reg0.CLK
clk => aout[4]~reg0.CLK
clk => aout[5]~reg0.CLK
clk => aout[6]~reg0.CLK
clk => aout[7]~reg0.CLK
clk => aout[8]~reg0.CLK
clk => aout[9]~reg0.CLK
clk => aout[10]~reg0.CLK
clk => aout[11]~reg0.CLK
clk => aout[12]~reg0.CLK
clk => aout[13]~reg0.CLK
clk => aout[14]~reg0.CLK
clk => aout[15]~reg0.CLK
addr[0] => aout[0]~reg0.DATAIN
addr[1] => aout[1]~reg0.DATAIN
addr[2] => aout[2]~reg0.DATAIN
addr[3] => aout[3]~reg0.DATAIN
addr[4] => aout[4]~reg0.DATAIN
addr[5] => aout[5]~reg0.DATAIN
addr[6] => aout[6]~reg0.DATAIN
addr[7] => aout[7]~reg0.DATAIN
addr[8] => aout[8]~reg0.DATAIN
addr[9] => aout[9]~reg0.DATAIN
addr[10] => aout[10]~reg0.DATAIN
addr[11] => aout[11]~reg0.DATAIN
addr[12] => aout[12]~reg0.DATAIN
addr[13] => aout[13]~reg0.DATAIN
addr[14] => aout[14]~reg0.DATAIN
addr[15] => aout[15]~reg0.DATAIN
aout[0] <= aout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[1] <= aout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[2] <= aout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[3] <= aout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[4] <= aout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[5] <= aout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[6] <= aout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[7] <= aout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[8] <= aout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[9] <= aout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[10] <= aout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[11] <= aout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[12] <= aout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[13] <= aout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[14] <= aout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aout[15] <= aout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|TristateBus:tri_ram_data_enable
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|TristateBus:tri_rf_enable
XIN[0] => XOUT[0].DATAIN
XIN[1] => XOUT[1].DATAIN
XIN[2] => XOUT[2].DATAIN
XIN[3] => XOUT[3].DATAIN
XIN[4] => XOUT[4].DATAIN
XIN[5] => XOUT[5].DATAIN
XIN[6] => XOUT[6].DATAIN
XIN[7] => XOUT[7].DATAIN
XIN[8] => XOUT[8].DATAIN
XIN[9] => XOUT[9].DATAIN
XIN[10] => XOUT[10].DATAIN
XIN[11] => XOUT[11].DATAIN
XIN[12] => XOUT[12].DATAIN
XIN[13] => XOUT[13].DATAIN
XIN[14] => XOUT[14].DATAIN
XIN[15] => XOUT[15].DATAIN
control => XOUT[0].OE
control => XOUT[1].OE
control => XOUT[2].OE
control => XOUT[3].OE
control => XOUT[4].OE
control => XOUT[5].OE
control => XOUT[6].OE
control => XOUT[7].OE
control => XOUT[8].OE
control => XOUT[9].OE
control => XOUT[10].OE
control => XOUT[11].OE
control => XOUT[12].OE
control => XOUT[13].OE
control => XOUT[14].OE
control => XOUT[15].OE
XOUT[0] <= XOUT[0].DB_MAX_OUTPUT_PORT_TYPE
XOUT[1] <= XOUT[1].DB_MAX_OUTPUT_PORT_TYPE
XOUT[2] <= XOUT[2].DB_MAX_OUTPUT_PORT_TYPE
XOUT[3] <= XOUT[3].DB_MAX_OUTPUT_PORT_TYPE
XOUT[4] <= XOUT[4].DB_MAX_OUTPUT_PORT_TYPE
XOUT[5] <= XOUT[5].DB_MAX_OUTPUT_PORT_TYPE
XOUT[6] <= XOUT[6].DB_MAX_OUTPUT_PORT_TYPE
XOUT[7] <= XOUT[7].DB_MAX_OUTPUT_PORT_TYPE
XOUT[8] <= XOUT[8].DB_MAX_OUTPUT_PORT_TYPE
XOUT[9] <= XOUT[9].DB_MAX_OUTPUT_PORT_TYPE
XOUT[10] <= XOUT[10].DB_MAX_OUTPUT_PORT_TYPE
XOUT[11] <= XOUT[11].DB_MAX_OUTPUT_PORT_TYPE
XOUT[12] <= XOUT[12].DB_MAX_OUTPUT_PORT_TYPE
XOUT[13] <= XOUT[13].DB_MAX_OUTPUT_PORT_TYPE
XOUT[14] <= XOUT[14].DB_MAX_OUTPUT_PORT_TYPE
XOUT[15] <= XOUT[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1
A[0] => FullAdder:Adder0.X
A[1] => FullAdder:Adder1.X
A[2] => FullAdder:Adder2.X
A[3] => FullAdder:Adder3.X
A[4] => FullAdder:Adder4.X
A[5] => FullAdder:Adder5.X
A[6] => FullAdder:Adder6.X
A[7] => FullAdder:Adder7.X
A[8] => FullAdder:Adder8.X
A[9] => FullAdder:Adder9.X
A[10] => FullAdder:Adder10.X
A[11] => FullAdder:Adder11.X
A[12] => FullAdder:Adder12.X
A[13] => FullAdder:Adder13.X
A[14] => FullAdder:Adder14.X
A[15] => FullAdder:Adder15.X
B[0] => FullAdder:Adder0.Y
B[1] => FullAdder:Adder1.Y
B[2] => FullAdder:Adder2.Y
B[3] => FullAdder:Adder3.Y
B[4] => FullAdder:Adder4.Y
B[5] => FullAdder:Adder5.Y
B[6] => FullAdder:Adder6.Y
B[7] => FullAdder:Adder7.Y
B[8] => FullAdder:Adder8.Y
B[9] => FullAdder:Adder9.Y
B[10] => FullAdder:Adder10.Y
B[11] => FullAdder:Adder11.Y
B[12] => FullAdder:Adder12.Y
B[13] => FullAdder:Adder13.Y
B[14] => FullAdder:Adder14.Y
B[15] => FullAdder:Adder15.Y
CARRYIN => FullAdder:Adder0.CIN
CARRYOUT <= FullAdder:Adder15.COUT
SUM[0] <= FullAdder:Adder0.SUM0
SUM[1] <= FullAdder:Adder1.SUM0
SUM[2] <= FullAdder:Adder2.SUM0
SUM[3] <= FullAdder:Adder3.SUM0
SUM[4] <= FullAdder:Adder4.SUM0
SUM[5] <= FullAdder:Adder5.SUM0
SUM[6] <= FullAdder:Adder6.SUM0
SUM[7] <= FullAdder:Adder7.SUM0
SUM[8] <= FullAdder:Adder8.SUM0
SUM[9] <= FullAdder:Adder9.SUM0
SUM[10] <= FullAdder:Adder10.SUM0
SUM[11] <= FullAdder:Adder11.SUM0
SUM[12] <= FullAdder:Adder12.SUM0
SUM[13] <= FullAdder:Adder13.SUM0
SUM[14] <= FullAdder:Adder14.SUM0
SUM[15] <= FullAdder:Adder15.SUM0


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder0
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder1
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder2
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder3
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder4
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder5
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder6
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder7
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder8
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder9
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder10
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder11
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder12
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder13
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder14
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder1|FullAdder:Adder15
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2
A[0] => FullAdder:Adder0.X
A[1] => FullAdder:Adder1.X
A[2] => FullAdder:Adder2.X
A[3] => FullAdder:Adder3.X
A[4] => FullAdder:Adder4.X
A[5] => FullAdder:Adder5.X
A[6] => FullAdder:Adder6.X
A[7] => FullAdder:Adder7.X
A[8] => FullAdder:Adder8.X
A[9] => FullAdder:Adder9.X
A[10] => FullAdder:Adder10.X
A[11] => FullAdder:Adder11.X
A[12] => FullAdder:Adder12.X
A[13] => FullAdder:Adder13.X
A[14] => FullAdder:Adder14.X
A[15] => FullAdder:Adder15.X
B[0] => FullAdder:Adder0.Y
B[1] => FullAdder:Adder1.Y
B[2] => FullAdder:Adder2.Y
B[3] => FullAdder:Adder3.Y
B[4] => FullAdder:Adder4.Y
B[5] => FullAdder:Adder5.Y
B[6] => FullAdder:Adder6.Y
B[7] => FullAdder:Adder7.Y
B[8] => FullAdder:Adder8.Y
B[9] => FullAdder:Adder9.Y
B[10] => FullAdder:Adder10.Y
B[11] => FullAdder:Adder11.Y
B[12] => FullAdder:Adder12.Y
B[13] => FullAdder:Adder13.Y
B[14] => FullAdder:Adder14.Y
B[15] => FullAdder:Adder15.Y
CARRYIN => FullAdder:Adder0.CIN
CARRYOUT <= FullAdder:Adder15.COUT
SUM[0] <= FullAdder:Adder0.SUM0
SUM[1] <= FullAdder:Adder1.SUM0
SUM[2] <= FullAdder:Adder2.SUM0
SUM[3] <= FullAdder:Adder3.SUM0
SUM[4] <= FullAdder:Adder4.SUM0
SUM[5] <= FullAdder:Adder5.SUM0
SUM[6] <= FullAdder:Adder6.SUM0
SUM[7] <= FullAdder:Adder7.SUM0
SUM[8] <= FullAdder:Adder8.SUM0
SUM[9] <= FullAdder:Adder9.SUM0
SUM[10] <= FullAdder:Adder10.SUM0
SUM[11] <= FullAdder:Adder11.SUM0
SUM[12] <= FullAdder:Adder12.SUM0
SUM[13] <= FullAdder:Adder13.SUM0
SUM[14] <= FullAdder:Adder14.SUM0
SUM[15] <= FullAdder:Adder15.SUM0


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder0
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder1
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder2
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder3
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder4
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder5
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder6
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder7
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder8
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder9
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder10
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder11
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder12
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder13
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder14
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SixteenBitAdder:pc_adder2|FullAdder:Adder15
X => SUM0.IN0
X => COUT.IN0
X => COUT.IN0
Y => SUM0.IN1
Y => COUT.IN1
Y => COUT.IN0
CIN => SUM0.IN1
CIN => COUT.IN1
CIN => COUT.IN1
SUM0 <= SUM0.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:zero_FlipFlop
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:zero_FlipFlop|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:overflow_FlipFlop
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|DFlipFlop:overflow_FlipFlop|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:overflow_FlipFlop|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:carry_FlipFlop
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|DFlipFlop:carry_FlipFlop|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:carry_FlipFlop|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:sign_FlipFlop
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|DFlipFlop:sign_FlipFlop|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:sign_FlipFlop|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:parity_FlipFlop
d => D_Latch_Clr:Add0.d
Clk => D_Latch_Clr:Add0.g
Clk => D_Latch_Clr:Add1.g
Clr => D_Latch_Clr:Add0.Clr
Clr => D_Latch_Clr:Add1.Clr
q2 <= D_Latch_Clr:Add1.q


|CPU|DFlipFlop:parity_FlipFlop|D_Latch_Clr:Add0
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DFlipFlop:parity_FlipFlop|D_Latch_Clr:Add1
d => sig0.IN0
d => rig0.IN0
g => sig0.IN1
g => rig0.IN1
Clr => rig1.IN1
Clr => sig1.IN1
q <= q.DB_MAX_OUTPUT_PORT_TYPE
p <= psignal.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SevenSegment:rom_ss1
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SevenSegment:rom_ss2
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SevenSegment:rom_ss3
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SevenSegment:rom_ss4
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


