#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov  4 20:02:25 2023
# Process ID: 6464
# Current directory: C:/Users/davia/EE2026 Labs/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/davia/EE2026 Labs/project_1/project_1.runs/synth_1/top_module.vds
# Journal file: C:/Users/davia/EE2026 Labs/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19520 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:3]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:4]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:5]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:8]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:9]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:10]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:11]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:14]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:15]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:16]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:17]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:20]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:21]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:22]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:23]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:27]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:28]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:29]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:32]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:33]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:34]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:35]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:39]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:40]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:41]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:44]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:45]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:46]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:47]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:50]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:51]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:52]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:53]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:56]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:57]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:59]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:62]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:63]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:64]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:65]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:68]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:69]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:70]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:71]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:75]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:76]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:77]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:80]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:81]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:82]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:83]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:86]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:87]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:88]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:89]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:92]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:93]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:94]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:95]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:98]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:99]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:100]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:101]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:104]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:105]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:106]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:107]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:110]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:111]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:112]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:113]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:116]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:117]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:118]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:119]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:122]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:123]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:124]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:125]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:128]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:129]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:130]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:131]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:134]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:135]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:136]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:137]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:140]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:141]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:142]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:143]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:146]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:147]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:148]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/char_dimensions.vh:149]
INFO: [Common 17-14] Message 'Synth 8-2644' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.113 ; gain = 157.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'variable_clock' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'variable_clock' (1#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:23]
WARNING: [Synth 8-567] referenced signal 'selectedItem' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:73]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/Receiver.v:23]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter div_sample bound to: 4 - type: integer 
	Parameter div_counter bound to: 2604 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter div_bit bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/Receiver.v:86]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (3#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'easterCode' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/eastercode.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
INFO: [Synth 8-6157] synthesizing module 'BRAM_codeScreen' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_codeScreen.v:23]
	Parameter n bound to: 13 - type: integer 
	Parameter w bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/_codebg.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_codeScreen.v:36]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_codeScreen' (4#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_codeScreen.v:23]
INFO: [Synth 8-6157] synthesizing module 'blankchar' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/1.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:48]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/2.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:49]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/3.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:50]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/4.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:51]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/5.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:52]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/6.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:53]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/7.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:54]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/8.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:55]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Numbers/9.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:56]
INFO: [Synth 8-6155] done synthesizing module 'blankchar' (5#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/blankchar.v:23]
WARNING: [Synth 8-6090] variable 'keyPresses' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/eastercode.v:68]
INFO: [Synth 8-6155] done synthesizing module 'easterCode' (6#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/eastercode.v:23]
INFO: [Synth 8-6157] synthesizing module 'anne' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (7#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (8#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
WARNING: [Synth 8-6090] variable 'state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:76]
INFO: [Synth 8-6157] synthesizing module 'homepage' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:23]
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter RED bound to: 16'b1111000001000100 
	Parameter ORANGE bound to: 16'b1111111000100000 
	Parameter YELLOW bound to: 16'b1111011111100000 
	Parameter GREEN bound to: 16'b0010111111100000 
	Parameter BLUE bound to: 16'b0000110101011110 
	Parameter PURPLE bound to: 16'b1111000001011110 
	Parameter GREY bound to: 16'b1010110101110101 
	Parameter BLACK bound to: 0 - type: integer 
	Parameter CURSOR_COLOUR bound to: 16'b0100110001111000 
	Parameter CURSOR_SELECT bound to: 16'b1111101010000000 
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:107]
WARNING: [Synth 8-567] referenced signal 'enable' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'within_cursor' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'cursor_color' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'heading' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'banner1' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
WARNING: [Synth 8-567] referenced signal 'banner_colour' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:148]
INFO: [Synth 8-6155] done synthesizing module 'homepage' (9#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:23]
INFO: [Synth 8-6157] synthesizing module 'learn_p1' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:23]
	Parameter CURSOR_COLOUR bound to: 16'b0100110001111000 
	Parameter CURSOR_SELECT bound to: 16'b1111101010000000 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/learn1.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:84]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/learn2.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:85]
INFO: [Synth 8-6157] synthesizing module 'learn_A' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_A.v:23]
INFO: [Synth 8-6157] synthesizing module 'A_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/A_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'A_disp' (10#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/A_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'learn_A' (11#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_A.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_A' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:128]
INFO: [Synth 8-6157] synthesizing module 'learn_B' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_B.v:23]
INFO: [Synth 8-6157] synthesizing module 'B1_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B1_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B1_disp' (12#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B1_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'B2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B2_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B2_disp' (13#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B2_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'B2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_B.v:40]
INFO: [Synth 8-6157] synthesizing module 'B3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B3_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B3_disp.v:28]
INFO: [Synth 8-6155] done synthesizing module 'B3_disp' (14#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/B3_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'B3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_B.v:43]
INFO: [Synth 8-6155] done synthesizing module 'learn_B' (15#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_B.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_B' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:129]
INFO: [Synth 8-6157] synthesizing module 'learn_C' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_C.v:23]
INFO: [Synth 8-6157] synthesizing module 'C2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/C2_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'C2_disp' (16#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/C2_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'C2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_C.v:39]
INFO: [Synth 8-6157] synthesizing module 'C3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/C3_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/C3_disp.v:28]
INFO: [Synth 8-6155] done synthesizing module 'C3_disp' (17#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/C3_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'C3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_C.v:42]
INFO: [Synth 8-6155] done synthesizing module 'learn_C' (18#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_C.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_C' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:130]
INFO: [Synth 8-6157] synthesizing module 'learn_D' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_D.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'B2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_D.v:39]
INFO: [Synth 8-6155] done synthesizing module 'learn_D' (19#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_D.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_D' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:131]
INFO: [Synth 8-6157] synthesizing module 'learn_F' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_F.v:23]
INFO: [Synth 8-6157] synthesizing module 'F1_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F1_disp.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F1_disp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'F1_disp' (20#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F1_disp.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'F1_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_F.v:36]
INFO: [Synth 8-6157] synthesizing module 'F2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F2_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F2_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'F2_disp' (21#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/F2_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'F2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_F.v:39]
INFO: [Synth 8-6155] done synthesizing module 'learn_F' (22#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_F.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_F' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:134]
INFO: [Synth 8-6157] synthesizing module 'learn_G' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_G.v:23]
INFO: [Synth 8-6157] synthesizing module 'G1_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/G1_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/G1_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'G1_disp' (23#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/G1_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'G1_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_G.v:36]
INFO: [Synth 8-6155] done synthesizing module 'learn_G' (24#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_G.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_G' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:135]
INFO: [Synth 8-6157] synthesizing module 'learn_H' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_H.v:23]
INFO: [Synth 8-6155] done synthesizing module 'learn_H' (25#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_H.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_H' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:136]
INFO: [Synth 8-6157] synthesizing module 'learn_I' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_I.v:23]
INFO: [Synth 8-6155] done synthesizing module 'learn_I' (26#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_I.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_I' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:137]
INFO: [Synth 8-6157] synthesizing module 'learn_J' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_J.v:23]
INFO: [Synth 8-6157] synthesizing module 'J2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J2_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J2_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'J2_disp' (27#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J2_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'J2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_J.v:40]
INFO: [Synth 8-6157] synthesizing module 'J3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J3_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J3_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'J3_disp' (28#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/J3_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'J3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_J.v:43]
INFO: [Synth 8-6155] done synthesizing module 'learn_J' (29#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_J.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_J' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:138]
INFO: [Synth 8-6157] synthesizing module 'learn_K' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_K.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'C2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_K.v:40]
INFO: [Synth 8-6155] done synthesizing module 'learn_K' (30#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_K.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_K' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:139]
INFO: [Synth 8-6157] synthesizing module 'learn_L' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_L.v:23]
INFO: [Synth 8-6157] synthesizing module 'L2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L2_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L2_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'L2_disp' (31#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L2_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'L2_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_L.v:39]
INFO: [Synth 8-6157] synthesizing module 'L3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L3_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L3_disp.v:30]
INFO: [Synth 8-6155] done synthesizing module 'L3_disp' (32#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/L3_disp.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'counter' does not match port width (5) of module 'L3_disp' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_L.v:42]
INFO: [Synth 8-6155] done synthesizing module 'learn_L' (33#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_L.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_L' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:140]
INFO: [Synth 8-6157] synthesizing module 'learn_M' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'learn_M' (34#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_M.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_M' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:141]
INFO: [Synth 8-6157] synthesizing module 'learn_N' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_N.v:23]
INFO: [Synth 8-6155] done synthesizing module 'learn_N' (35#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_N.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'learn_N' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:142]
INFO: [Synth 8-6157] synthesizing module 'display_control' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (36#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_controls' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/button_controls.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_controls' (37#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/button_controls.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'start' does not match port width (1) of module 'button_controls' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:166]
INFO: [Synth 8-6157] synthesizing module 'square_controls' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:3]
INFO: [Synth 8-6155] done synthesizing module 'square_controls' (38#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'start' does not match port width (1) of module 'square_controls' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:168]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'within_cursor' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'cursor_color' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'learn_page' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'start' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'square_right_bound' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'square_bottom_bound' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'square_left_bound' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
WARNING: [Synth 8-567] referenced signal 'square_top_bound' should be on the sensitivity list [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:170]
INFO: [Synth 8-6155] done synthesizing module 'learn_p1' (39#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:23]
WARNING: [Synth 8-350] instance 'l' of module 'learn_p1' requires 21 connections, but only 20 given [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:86]
WARNING: [Synth 8-3848] Net reset in module/entity anne does not have driver. [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:28]
INFO: [Synth 8-6155] done synthesizing module 'anne' (40#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'jonathan' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (41#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Audio_Visualiser' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Visualiser.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Visualiser.v:40]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Visualiser.v:245]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Visualiser.v:246]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Visualiser' (42#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Visualiser.v:21]
INFO: [Synth 8-6157] synthesizing module 'Audio_Ball' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:23]
WARNING: [Synth 8-6090] variable 'max_rad' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:48]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:66]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Ball' (43#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:23]
INFO: [Synth 8-6157] synthesizing module 'Led_Control' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Led_Control.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
WARNING: [Synth 8-689] width (8) of port connection 'basys_clock' does not match port width (1) of module 'variable_clock' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Led_Control.v:36]
WARNING: [Synth 8-689] width (8) of port connection 'basys_clock' does not match port width (1) of module 'variable_clock' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Led_Control.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Led_Control.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Led_Control' (44#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Led_Control.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'basys_clock' does not match port width (8) of module 'Led_Control' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Top_Student.v:52]
INFO: [Synth 8-6155] done synthesizing module 'jonathan' (45#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Top_Student.v:14]
INFO: [Synth 8-6157] synthesizing module 'powerpoint' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/UART_task.v:24]
INFO: [Synth 8-6157] synthesizing module 'oled_display_chat' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/oled_display_chat.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_on_oled' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_on_oled.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
INFO: [Synth 8-6157] synthesizing module 'd_ff' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/d_ff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_ff' (46#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/d_ff.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_character' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:724]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:735]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:638]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:655]
INFO: [Synth 8-6157] synthesizing module 'process_bitmap' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/process_bitmap.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/process_bitmap.v:98351]
INFO: [Synth 8-6155] done synthesizing module 'process_bitmap' (47#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/process_bitmap.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_character' (48#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:24]
INFO: [Synth 8-6155] done synthesizing module 'draw_on_oled' (49#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_on_oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_display_chat' (50#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/oled_display_chat.v:23]
INFO: [Synth 8-6157] synthesizing module 'as_display' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:23]
	Parameter H bound to: 7'b0001001 
	Parameter E bound to: 7'b0000110 
	Parameter L bound to: 7'b1000111 
	Parameter P bound to: 7'b0001100 
	Parameter O bound to: 7'b1000000 
	Parameter S bound to: 7'b0010010 
	Parameter A bound to: 7'b0001000 
	Parameter N bound to: 7'b1001000 
	Parameter I bound to: 7'b1001111 
	Parameter Z bound to: 7'b1100100 
	Parameter C bound to: 7'b1000110 
	Parameter B bound to: 7'b0000011 
	Parameter G bound to: 7'b0010000 
	Parameter num0 bound to: 7'b1000000 
	Parameter num1 bound to: 7'b1111001 
	Parameter num2 bound to: 7'b0100100 
	Parameter num3 bound to: 7'b0110000 
	Parameter num4 bound to: 7'b0011001 
	Parameter num5 bound to: 7'b0010010 
	Parameter num6 bound to: 7'b0000010 
	Parameter num7 bound to: 7'b1111000 
	Parameter NONE bound to: 7'b1111111 
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:69]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:98]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:166]
INFO: [Synth 8-226] default block is never used [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:204]
INFO: [Synth 8-6155] done synthesizing module 'as_display' (51#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/as_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'powerpoint' (52#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/UART_task.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (4) of module 'powerpoint' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:171]
INFO: [Synth 8-6157] synthesizing module 'steganography' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/steganography.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
INFO: [Synth 8-6157] synthesizing module 'variableClock' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/variable_clock.v:23]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/variable_clock.v:36]
WARNING: [Synth 8-6090] variable 'SLOW_CLOCK' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/variable_clock.v:37]
INFO: [Synth 8-6155] done synthesizing module 'variableClock' (53#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/variable_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (54#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM_messages' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_messages.v:23]
	Parameter n bound to: 13 - type: integer 
	Parameter w bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/messages.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_messages.v:36]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_messages' (55#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_messages.v:23]
INFO: [Synth 8-6157] synthesizing module 'MainMenu' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/MainMenu.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM_MainMenu' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/BRAM_MainMenu.v:23]
	Parameter n bound to: 13 - type: integer 
	Parameter w bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/mainmenu.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/BRAM_MainMenu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_MainMenu' (56#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/BRAM_MainMenu.v:23]
INFO: [Synth 8-6157] synthesizing module 'stegoGreenBox' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/stegoGreenBox.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stegoGreenBox' (57#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/stegoGreenBox.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MainMenu' (58#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/MainMenu.v:23]
INFO: [Synth 8-6157] synthesizing module 'messages' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
	Parameter RESET bound to: 3'b000 
	Parameter INIT bound to: 3'b001 
	Parameter READ bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter DISABLED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'redBox' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/redBox.v:23]
INFO: [Synth 8-6155] done synthesizing module 'redBox' (59#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/redBox.v:23]
INFO: [Synth 8-6157] synthesizing module 'enterLetter' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:23]
	Parameter A bound to: 8'b01100001 
	Parameter B bound to: 8'b01100010 
	Parameter C bound to: 8'b01100011 
	Parameter D bound to: 8'b01100100 
	Parameter E bound to: 8'b01100101 
	Parameter F bound to: 8'b01100110 
	Parameter G bound to: 8'b01100111 
	Parameter H bound to: 8'b01101000 
	Parameter I bound to: 8'b01101001 
	Parameter J bound to: 8'b01101010 
	Parameter K bound to: 8'b01101011 
	Parameter L bound to: 8'b01101100 
	Parameter M bound to: 8'b01101101 
	Parameter N bound to: 8'b01101110 
	Parameter O bound to: 8'b01101111 
	Parameter P bound to: 8'b01110000 
	Parameter Q bound to: 8'b01110001 
	Parameter R bound to: 8'b01110010 
	Parameter S bound to: 8'b01110011 
	Parameter T bound to: 8'b01110100 
	Parameter U bound to: 8'b01110101 
	Parameter V bound to: 8'b01110110 
	Parameter W bound to: 8'b01110111 
	Parameter X bound to: 8'b01111000 
	Parameter Y bound to: 8'b01111001 
	Parameter Z bound to: 8'b01111010 
	Parameter one bound to: 8'b00110001 
	Parameter two bound to: 8'b00110010 
	Parameter three bound to: 8'b00110011 
	Parameter four bound to: 8'b00110100 
	Parameter five bound to: 8'b00110101 
	Parameter six bound to: 8'b00110110 
	Parameter seven bound to: 8'b00110111 
	Parameter eight bound to: 8'b00111000 
	Parameter nine bound to: 8'b00111001 
	Parameter Spacebar bound to: 8'b00100000 
	Parameter Esc bound to: 8'b00011011 
	Parameter Backspace bound to: 8'b00001000 
	Parameter Enter bound to: 8'b00001101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/a.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:65]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/b.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:66]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/c.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:67]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/d.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:68]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/e.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:69]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/f.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:70]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/g.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:71]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/h.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:72]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/i.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:73]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/j.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:74]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/k.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:75]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/l.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:76]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/m.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:77]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/n.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:78]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/o.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:79]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/p.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:80]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/q.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:81]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/r.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:82]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/s.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:83]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/t.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:84]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/u.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:85]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/v.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:86]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/w.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:87]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/x.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:88]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/y.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:89]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/Letters/z.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:90]
INFO: [Synth 8-6155] done synthesizing module 'enterLetter' (60#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/enterLetter.v:23]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'letterWrite' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:120]
WARNING: [Synth 8-6090] variable 'request' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:146]
WARNING: [Synth 8-6090] variable 'request' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:149]
WARNING: [Synth 8-6090] variable 'request' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:153]
WARNING: [Synth 8-6090] variable 'request' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:155]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:142]
INFO: [Synth 8-6155] done synthesizing module 'messages' (61#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/messages.v:23]
INFO: [Synth 8-6157] synthesizing module 'encryption' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:23]
	Parameter RESET bound to: 3'b000 
	Parameter INIT bound to: 3'b001 
	Parameter READ bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter DISABLED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'BRAM_csgo' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_csgo.v:23]
	Parameter n bound to: 13 - type: integer 
	Parameter w bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/csgo_new.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_csgo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_csgo' (62#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_csgo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encryption' (63#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:23]
INFO: [Synth 8-6157] synthesizing module 'letterCount' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/letterCount.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/letterCount.v:37]
WARNING: [Synth 8-6014] Unused sequential element toggle_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/letterCount.v:48]
INFO: [Synth 8-6155] done synthesizing module 'letterCount' (64#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/letterCount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'steganography' (65#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/steganography.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM_GroupMenu' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_GroupMenu.v:23]
	Parameter n bound to: 13 - type: integer 
	Parameter w bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/davia/EE2026/groupmenu.txt' is read successfully [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_GroupMenu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_GroupMenu' (66#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/BRAM_GroupMenu.v:23]
INFO: [Synth 8-6157] synthesizing module 'menuGreenBox' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/menuGreenBox.v:24]
	Parameter x1 bound to: 11 - type: integer 
	Parameter x2 bound to: 42 - type: integer 
	Parameter x3 bound to: 52 - type: integer 
	Parameter x4 bound to: 83 - type: integer 
	Parameter y1 bound to: 13 - type: integer 
	Parameter y2 bound to: 31 - type: integer 
	Parameter y3 bound to: 37 - type: integer 
	Parameter y4 bound to: 53 - type: integer 
	Parameter green bound to: 16'b0000011111100000 
	Parameter black bound to: 16'b0000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/menuGreenBox.v:38]
INFO: [Synth 8-6155] done synthesizing module 'menuGreenBox' (67#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/mainmenu/menuGreenBox.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (68#1) [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:23]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[12]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[11]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[10]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[9]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[8]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[7]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[6]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[5]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[4]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[3]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[2]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[1]
WARNING: [Synth 8-3331] design messages has unconnected port pixelNumber[0]
WARNING: [Synth 8-3331] design messages has unconnected port btnL
WARNING: [Synth 8-3331] design stegoGreenBox has unconnected port enable
WARNING: [Synth 8-3331] design BRAM_MainMenu has unconnected port clear
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[7]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[6]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[5]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[4]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[3]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[2]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[1]
WARNING: [Synth 8-3331] design MainMenu has unconnected port letterID[0]
WARNING: [Synth 8-3331] design steganography has unconnected port sw[0]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[31]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[30]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[29]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[28]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[27]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[26]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[25]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[24]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[23]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[22]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[21]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[20]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[19]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[18]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[17]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[16]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[15]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[14]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[13]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[12]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[11]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[10]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[9]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port x[8]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[31]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[30]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[29]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[28]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[27]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[26]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[25]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[24]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[23]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[22]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[21]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[20]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[19]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[18]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[17]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[16]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[15]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[14]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[13]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[12]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[11]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[10]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[9]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[8]
WARNING: [Synth 8-3331] design process_bitmap has unconnected port y[7]
WARNING: [Synth 8-3331] design powerpoint has unconnected port btnC
WARNING: [Synth 8-3331] design powerpoint has unconnected port PS2Clk
WARNING: [Synth 8-3331] design powerpoint has unconnected port PS2Data
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[7]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[6]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[5]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[4]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[3]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[2]
WARNING: [Synth 8-3331] design Led_Control has unconnected port basys_clock[1]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design Audio_Visualiser has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[31]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[30]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[29]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[28]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[27]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[26]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[25]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[24]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[23]
WARNING: [Synth 8-3331] design B1_disp has unconnected port counter[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 874.156 ; gain = 617.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin m:rst to constant 0 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:54]
WARNING: [Synth 8-3295] tying undriven pin m:setmax_x to constant 0 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:54]
WARNING: [Synth 8-3295] tying undriven pin m:setmax_y to constant 0 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:54]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line91:reset to constant 0 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:91]
WARNING: [Synth 8-3295] tying undriven pin R1:reset to constant 0 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:157]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 874.156 ; gain = 617.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 874.156 ; gain = 617.574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1083.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.977 ; gain = 827.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.977 ; gain = 827.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1083.977 ; gain = 827.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_bitcounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "transmitting" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numberChar_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "banner_colour" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cursor_color0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:33]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:25]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:25]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/square_controls.v:33]
INFO: [Synth 8-5544] ROM "cursor_color0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "plot0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot12" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot13" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot15" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot16" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot17" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot18" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot19" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot21" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot22" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot23" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot24" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot25" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot26" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot27" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot28" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot29" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot30" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot31" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot32" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot33" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot34" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot35" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot36" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot37" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot38" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot39" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot40" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot41" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot42" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot43" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot44" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot45" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot46" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot47" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot48" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot49" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot50" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot51" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot52" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot53" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot54" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot55" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot56" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot57" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot58" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot59" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot60" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot61" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot62" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "plot63" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_rad" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rad_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:41]
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:702]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:686]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:694]
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_x3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "char_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_y3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_width3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "keyPresses" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "keyPresses" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyPresses" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rwImage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rwImage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element resetCounter_reg_rep was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'oled_data_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/homepage.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'oled_data_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/ntyythepro/Downloads/Telegram Desktop/anne.xpr/MODS/MODS.srcs/sources_1/new/learn_p1.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'pixel_value_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/process_bitmap.v:98352]
WARNING: [Synth 8-327] inferring latch for variable 'char_width_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'char_height_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'char_x_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'char_y_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/draw_character.v:50]
INFO: [Synth 8-3971] The signal reg_array_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/top_module.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 1102.816 ; gain = 846.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     36381|
|2     |top_module__GB1 |           1|      9665|
|3     |top_module__GB2 |           1|     19522|
|4     |steganography   |           1|     19770|
|5     |anne            |           1|     38097|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 30    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 8     
	   2 Input     13 Bit       Adders := 18    
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 18    
	   2 Input      1 Bit       Adders := 7     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 34    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 199   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 118   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              96K Bit         RAMs := 5     
	               88 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 2     
	  96 Input     32 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 43    
	   8 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	  43 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	  71 Input     16 Bit        Muxes := 12    
	  97 Input     16 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 12    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 30    
	   5 Input      9 Bit        Muxes := 24    
	   4 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 190   
	   4 Input      8 Bit        Muxes := 31    
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 89    
	  13 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 56    
	   5 Input      7 Bit        Muxes := 25    
	   3 Input      7 Bit        Muxes := 10    
	   4 Input      7 Bit        Muxes := 13    
	  12 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 73    
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 6     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 108   
	   8 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 33    
	   5 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 96    
	   4 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 8     
	  13 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 366   
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	 128 Input      1 Bit        Muxes := 133   
	 256 Input      1 Bit        Muxes := 217   
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	 192 Input      1 Bit        Muxes := 191   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module variable_clock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module variable_clock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module homepage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
Module variable_clock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module A_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module learn_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module B1_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module B2_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module B3_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module learn_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module B1_disp__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module C2_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module C3_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module learn_C 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module B1_disp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module B2_disp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module learn_D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module F1_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module F2_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module learn_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module G1_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module learn_G 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module learn_H 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module learn_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module A_disp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module J2_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module J3_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module learn_J 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module B1_disp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module C2_disp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module learn_K 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module A_disp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module L2_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module L3_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module learn_L 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module learn_M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module B1_disp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module learn_N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module display_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module variable_clock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_controls 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module square_controls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module learn_p1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  19 Input      6 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module anne 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module variableClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BRAM_messages 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module BRAM_MainMenu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module stegoGreenBox 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MainMenu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module redBox 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module enterLetter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enterLetter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module messages 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 15    
Module BRAM_csgo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module variableClock__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module encryption 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---RAMs : 
	               88 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module variableClock__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module letterCount 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module steganography 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  10 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module menuGreenBox 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module BRAM_GroupMenu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module variable_clock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module d_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module variable_clock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module d_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module variable_clock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module d_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module variable_clock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module d_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module variable_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module process_bitmap 
Detailed RTL Component Info : 
+---Muxes : 
	 128 Input      1 Bit        Muxes := 133   
	 256 Input      1 Bit        Muxes := 217   
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module draw_character 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	  96 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 28    
	   5 Input      9 Bit        Muxes := 24    
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 119   
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 21    
	   5 Input      8 Bit        Muxes := 89    
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 55    
	   5 Input      7 Bit        Muxes := 25    
	   3 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 11    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 68    
	   5 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 89    
	   3 Input      5 Bit        Muxes := 33    
	   5 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 28    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
Module draw_on_oled 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module variable_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module as_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM_codeScreen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module blankchar__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  71 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
Module blankchar__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  71 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
Module blankchar__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  71 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
Module blankchar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  71 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
Module easterCode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module variable_clock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module variable_clock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Visualiser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 192   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  97 Input     16 Bit        Muxes := 1     
	 192 Input      1 Bit        Muxes := 191   
	   2 Input      1 Bit        Muxes := 191   
Module variable_clock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module variable_clock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Led_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
Module jonathan 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module variable_clock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_clock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk_100Hz/slow_clock_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:33]
WARNING: [Synth 8-6014] Unused sequential element clk_20Hz/slow_clock_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:33]
WARNING: [Synth 8-6014] Unused sequential element clk6p25mhz/slow_clock_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:33]
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyPresses" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "letterWrite_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'encrypt/writeCounter_reg[7:0]' into 'encrypt/writeCounter_reg[7:0]' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:60]
INFO: [Synth 8-4471] merging register 'encrypt/readCounter_reg[7:0]' into 'encrypt/readCounter_reg[7:0]' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:59]
INFO: [Synth 8-4471] merging register 'encrypt/resetCounter_reg[7:0]' into 'encrypt/resetCounter_reg[7:0]' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:57]
WARNING: [Synth 8-6014] Unused sequential element encrypt/writeCounter_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:60]
WARNING: [Synth 8-6014] Unused sequential element encrypt/readCounter_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:59]
WARNING: [Synth 8-6014] Unused sequential element encrypt/resetCounter_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/davia/EE2026 Labs/MODS/MODS/MODS.srcs/sources_1/new/encryption.v:57]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line169/oled/display/clk_10Hz/slow_clock_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/new/variable_clock.v:33]
INFO: [Synth 8-4471] merging register 'nolabel_line49/rad_reg[5:0]' into 'nolabel_line49/rad_reg[5:0]' [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:41]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line49/rad_reg was removed.  [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:76]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/davia/EE2026 Labs/project_1/project_1.srcs/sources_1/imports/new/Audio_Ball.v:76]
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: Generating DSP nolabel_line49/oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
DSP Report: operator nolabel_line49/oled_data3 is absorbed into DSP nolabel_line49/oled_data3.
INFO: [Synth 8-3971] The signal encrypt/image/reg_array_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM encrypt/image/reg_array_reg to conserve power
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[0]' (FDSE) to 'anne1/m/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[1]' (FDSE) to 'anne1/m/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[2]' (FDSE) to 'anne1/m/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[3]' (FDSE) to 'anne1/m/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[4]' (FDSE) to 'anne1/m/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[5]' (FDSE) to 'anne1/m/x_max_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[6]' (FDRE) to 'anne1/m/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[7]' (FDRE) to 'anne1/m/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[8]' (FDRE) to 'anne1/m/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[9]' (FDRE) to 'anne1/m/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[10]' (FDRE) to 'anne1/m/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'anne1/m/y_max_reg[11]' (FDRE) to 'anne1/m/x_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[0]' (FDSE) to 'anne1/m/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[1]' (FDSE) to 'anne1/m/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[2]' (FDSE) to 'anne1/m/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[3]' (FDSE) to 'anne1/m/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[4]' (FDSE) to 'anne1/m/x_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[5]' (FDRE) to 'anne1/m/x_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[7]' (FDRE) to 'anne1/m/x_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[8]' (FDRE) to 'anne1/m/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[9]' (FDRE) to 'anne1/m/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'anne1/m/x_max_reg[10]' (FDRE) to 'anne1/m/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (anne1/m/\x_max_reg[11] )
INFO: [Synth 8-3886] merging instance 'anne1/l/n0/N1/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L1/seg_reg[0]' (FDE) to 'anne1/l/l0/L1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L2/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L3/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/K1/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/C2/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J1/seg_reg[0]' (FDE) to 'anne1/l/j0/J1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J2/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J3/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/g0/G1/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F1/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F2/seg_reg[0]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C1/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C2/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C1/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C2/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C3/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B1/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B2/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B3/seg_reg[0]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/a0/a1/seg_reg[0]' (FDE) to 'anne1/l/a0/a1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/n0/N1/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L1/seg_reg[1]' (FDE) to 'anne1/l/l0/L1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L2/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L3/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/K1/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/C2/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J1/seg_reg[1]' (FDE) to 'anne1/l/j0/J1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J2/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J3/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/g0/G1/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F1/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F2/seg_reg[1]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C1/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C2/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C1/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C2/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C3/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B1/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B2/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B3/seg_reg[1]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/a0/a1/seg_reg[1]' (FDE) to 'anne1/l/a0/a1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/n0/N1/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L1/seg_reg[2]' (FDE) to 'anne1/l/l0/L1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L2/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L3/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/K1/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/C2/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J1/seg_reg[2]' (FDE) to 'anne1/l/j0/J1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J2/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J3/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/g0/G1/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F1/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F2/seg_reg[2]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C1/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/d0/C2/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C1/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C2/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/c0/C3/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B1/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B2/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/b0/B3/seg_reg[2]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/a0/a1/seg_reg[2]' (FDE) to 'anne1/l/a0/a1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L2/seg_reg[3]' (FDS) to 'anne1/l/l0/L2/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L3/seg_reg[3]' (FDS) to 'anne1/l/l0/L3/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J2/seg_reg[3]' (FDS) to 'anne1/l/j0/J2/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J3/seg_reg[3]' (FDS) to 'anne1/l/j0/J3/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'anne1/l/g0/G1/seg_reg[3]' (FDR) to 'anne1/l/g0/G1/an_reg[3]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F1/seg_reg[3]' (FDS) to 'anne1/l/f0/F1/an_reg[1]'
INFO: [Synth 8-3886] merging instance 'anne1/l/f0/F2/seg_reg[3]' (FDS) to 'anne1/l/f0/F2/an_reg[1]'
INFO: [Synth 8-3886] merging instance 'anne1/l/n0/N1/seg_reg[4]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L1/seg_reg[4]' (FDE) to 'anne1/l/l0/L1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L2/seg_reg[4]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/l0/L3/seg_reg[4]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/K1/seg_reg[4]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/k0/C2/seg_reg[4]' (FD) to 'anne1/l/n0/N1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J1/seg_reg[4]' (FDE) to 'anne1/l/j0/J1/an_reg[0]'
INFO: [Synth 8-3886] merging instance 'anne1/l/j0/J2/seg_reg[4]' (FDS) to 'anne1/l/l0/L3/seg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\f0/F1/an_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\l0/L1/an_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\j0/J1/an_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\b0/B1/an_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\a0/a1/an_reg[1] )
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_down_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (middle_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (a0/a1/an_reg[1]) is unused and will be removed from module learn_p1.
WARNING: [Synth 8-3332] Sequential element (j0/J1/an_reg[1]) is unused and will be removed from module learn_p1.
WARNING: [Synth 8-3332] Sequential element (l0/L1/an_reg[1]) is unused and will be removed from module learn_p1.
WARNING: [Synth 8-3332] Sequential element (f0/F1/an_reg[0]) is unused and will be removed from module learn_p1.
WARNING: [Synth 8-3332] Sequential element (b0/B1/an_reg[1]) is unused and will be removed from module learn_p1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line174/\encrypt/resetCounter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line174/\encrypt/initCounter_reg[7]__0 )
WARNING: [Synth 8-3332] Sequential element (encrypt/resetCounter_reg[7]) is unused and will be removed from module steganography.
WARNING: [Synth 8-3332] Sequential element (encrypt/initCounter_reg[7]__0) is unused and will be removed from module steganography.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line169/oled/display/nolabel_line84 /\offset_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line169/oled/display/nolabel_line84 /\char_width_reg[31] )
WARNING: [Synth 8-3332] Sequential element (char_x_reg[31]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[30]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[29]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[28]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[27]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[26]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[25]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[24]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[23]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[22]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[21]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[20]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[19]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[18]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[17]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[16]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[15]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[14]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[13]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[12]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[11]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[10]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[9]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_x_reg[8]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[31]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[30]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[29]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[28]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[27]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[26]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[25]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[24]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[23]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[22]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[21]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[20]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[19]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[18]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[17]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[16]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[15]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[14]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[13]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[12]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[11]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[10]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[9]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[8]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_y_reg[7]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (offset_y_reg[6]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (char_width_reg[31]) is unused and will be removed from module draw_character.
WARNING: [Synth 8-3332] Sequential element (state_reg[2]) is unused and will be removed from module easterCode.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module easterCode.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]) is unused and will be removed from module easterCode.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/nolabel_line165/\nolabel_line49/back_colour_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/nolabel_line165/nolabel_line46/\background_colour_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/nolabel_line165/\nolabel_line49/back_colour_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/nolabel_line165/nolabel_line46/\background_colour_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/nolabel_line165/\levels/dp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/nolabel_line165/\levels/led_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/nolabel_line165/\nolabel_line49/oled_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/nolabel_line165/nolabel_line46/\oled_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/nolabel_line165/\nolabel_line49/oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/nolabel_line165/nolabel_line46/\oled_data_reg[15] )
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module Audio_Visualiser.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[14]) is unused and will be removed from module Audio_Visualiser.
WARNING: [Synth 8-3332] Sequential element (background_colour_reg[14]) is unused and will be removed from module Audio_Visualiser.
WARNING: [Synth 8-3332] Sequential element (background_colour_reg[15]) is unused and will be removed from module Audio_Visualiser.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/counter_reg[12]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/counter_reg[11]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/counter_reg[10]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/counter_reg[9]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[5]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[4]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[3]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[2]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[1]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/max_rad_reg[0]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (levels/dp_reg) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (levels/led_reg[15]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/oled_data_reg[15]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/oled_data_reg[14]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/back_colour_reg[14]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/back_colour_reg[15]) is unused and will be removed from module jonathan.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[6]) is unused and will be removed from module MouseCtl.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (anne1/l/\disp/seg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (disp/seg_reg[6]) is unused and will be removed from module learn_p1.
WARNING: [Synth 8-3332] Sequential element (keyPresses_reg[4]) is unused and will be removed from module messages.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:04:26 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|learn_p1       | p_0_out    | 8192x16       | LUT            | 
|learn_p1       | p_0_out    | 8192x16       | LUT            | 
|process_bitmap | bitmap_1   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_4   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|Led_Control    | led        | 32x16         | LUT            | 
|learn_p1       | p_0_out    | 8192x16       | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|enterLetter    | p_0_out    | 64x16         | LUT            | 
|process_bitmap | bitmap_1   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_2   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_3   | 128x1         | LUT            | 
|process_bitmap | bitmap_4   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|process_bitmap | bitmap_5   | 256x1         | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|blankchar      | p_0_out    | 128x16        | LUT            | 
|jonathan       | levels/led | 32x16         | LUT            | 
+---------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM_messages:   | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_MainMenu:   | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_GroupMenu:  | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_codeScreen: | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object               | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+--------------------------+-----------+----------------------+------------------------------+
|nolabel_line174 | encrypt/originalData_reg | Implied   | 128 x 1              | RAM16X1D x 2  RAM64X1D x 1   | 
+----------------+--------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|jonathan    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jonathan    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_0/messageScreen/reg_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_0/messageScreen/reg_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_0/messageScreen/reg_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_0/messageScreen/reg_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/i_4/encrypt/image/reg_array_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/nolabel_line176/reg_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/nolabel_line176/reg_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/nolabel_line176/reg_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/nolabel_line176/reg_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/easter/i_1/screenData/reg_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/easter/i_1/screenData/reg_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/easter/i_1/screenData/reg_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/easter/i_1/screenData/reg_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     19659|
|2     |top_module__GB1 |           1|      2938|
|3     |top_module__GB2 |           1|      7420|
|4     |steganography   |           1|      4717|
|5     |anne            |           1|      7878|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:04:41 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:04:45 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM_messages:   | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_MainMenu:   | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_GroupMenu:  | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|BRAM_codeScreen: | reg_array_reg | 8 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------+--------------------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object               | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+--------------------------+-----------+----------------------+------------------------------+
|nolabel_line174 | encrypt/originalData_reg | Implied   | 128 x 1              | RAM16X1D x 2  RAM64X1D x 1   | 
+----------------+--------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     19659|
|2     |top_module__GB1 |           1|      2938|
|3     |top_module__GB2 |           1|      7418|
|4     |steganography   |           1|      4717|
|5     |anne            |           1|      7878|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line165/nolabel_line49/x1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line165/nolabel_line49/x1_reg[31]) is unused and will be removed from module top_module.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/messageScreen/reg_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/messageScreen/reg_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/messageScreen/reg_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/messageScreen/reg_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nolabel_line174/encrypt/image/reg_array_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance easter/screenData/reg_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance easter/screenData/reg_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance easter/screenData/reg_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance easter/screenData/reg_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:55 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop anne1/m/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to anne1/m/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop anne1/m/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to anne1/m/Inst_Ps2Interface/ps2_data_h_reg_inv.
INFO: [Synth 8-6064] Net n_0_9345 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_9346 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:58 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:04:58 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:59 ; elapsed = 00:05:00 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:00 ; elapsed = 00:05:00 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:01 ; elapsed = 00:05:02 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:01 ; elapsed = 00:05:02 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     9|
|2     |CARRY4      |   851|
|3     |DSP48E1     |     6|
|4     |LUT1        |   290|
|5     |LUT2        |  1179|
|6     |LUT3        |   710|
|7     |LUT4        |   989|
|8     |LUT5        |  1551|
|9     |LUT6        |  4293|
|10    |MUXF7       |   584|
|11    |MUXF8       |   120|
|12    |RAM16X1D    |     2|
|13    |RAM64X1D    |     1|
|14    |RAMB36E1    |     4|
|15    |RAMB36E1_13 |     4|
|16    |RAMB36E1_14 |     1|
|17    |RAMB36E1_15 |     1|
|18    |RAMB36E1_16 |     1|
|19    |RAMB36E1_17 |     1|
|20    |RAMB36E1_18 |     1|
|21    |RAMB36E1_19 |     1|
|22    |RAMB36E1_20 |     1|
|23    |RAMB36E1_21 |     1|
|24    |RAMB36E1_5  |     2|
|25    |RAMB36E1_6  |     2|
|26    |RAMB36E1_7  |     2|
|27    |RAMB36E1_8  |     2|
|28    |FDE_1       |    32|
|29    |FDRE        |  3990|
|30    |FDSE        |     6|
|31    |LD          |    63|
|32    |IBUF        |    19|
|33    |IOBUF       |     2|
|34    |OBUF        |    37|
+------+------------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  | 14758|
|2     |  R1                    |receiver          |    92|
|3     |  anne1                 |anne              |  3196|
|4     |    clk1000Hz           |variable_clock_35 |    54|
|5     |    clk10Hz             |variable_clock_36 |    55|
|6     |    h                   |homepage          |   117|
|7     |      clk_5Hz           |variable_clock_47 |    55|
|8     |    l                   |learn_p1          |  2086|
|9     |      a0                |learn_A           |   125|
|10    |        a1              |A_disp_46         |    14|
|11    |      b0                |learn_B           |   163|
|12    |        B1              |B1_disp_44        |    14|
|13    |        B2              |B2_disp_45        |    17|
|14    |        B3              |B3_disp           |    20|
|15    |      btn               |button_controls   |    20|
|16    |      c0                |learn_C           |   160|
|17    |        C1              |B1_disp_42        |    12|
|18    |        C2              |C2_disp_43        |    16|
|19    |        C3              |C3_disp           |    17|
|20    |      clk625MHz         |variable_clock_37 |    52|
|21    |      clk_10Hz          |variable_clock_38 |    56|
|22    |      d0                |learn_D           |   141|
|23    |        C1              |B1_disp_41        |    17|
|24    |        C2              |B2_disp           |    15|
|25    |      disp              |display_control   |    15|
|26    |      f0                |learn_F           |   140|
|27    |        F1              |F1_disp           |    12|
|28    |        F2              |F2_disp           |     9|
|29    |      g0                |learn_G           |   126|
|30    |        G1              |G1_disp           |     9|
|31    |      h0                |learn_H           |   110|
|32    |      i0                |learn_I           |   115|
|33    |      j0                |learn_J           |   140|
|34    |        J1              |A_disp_40         |    17|
|35    |        J2              |J2_disp           |     7|
|36    |        J3              |J3_disp           |     8|
|37    |      k0                |learn_K           |   145|
|38    |        C2              |C2_disp           |    14|
|39    |        K1              |B1_disp_39        |    13|
|40    |      l0                |learn_L           |   151|
|41    |        L1              |A_disp            |    20|
|42    |        L2              |L2_disp           |    14|
|43    |        L3              |L3_disp           |     7|
|44    |      m0                |learn_M           |   110|
|45    |      n0                |learn_N           |   123|
|46    |        N1              |B1_disp           |    13|
|47    |      sq                |square_controls   |   140|
|48    |    m                   |MouseCtl          |   883|
|49    |      Inst_Ps2Interface |Ps2Interface      |   282|
|50    |  clk_10Hz              |variable_clock    |    55|
|51    |  clk_6p25MHz           |variable_clock_0  |    51|
|52    |  easter                |easterCode        |   238|
|53    |    create1             |blankchar         |    38|
|54    |    create2             |blankchar_32      |    27|
|55    |    create3             |blankchar_33      |    25|
|56    |    create4             |blankchar_34      |    27|
|57    |    screenData          |BRAM_codeScreen   |     4|
|58    |  nolabel_line165       |jonathan          |  3146|
|59    |    audio0              |Audio_Capture     |    77|
|60    |    clk20khz            |variable_clock_27 |    52|
|61    |    levels              |Led_Control       |   319|
|62    |      clk20khz          |variable_clock_30 |    52|
|63    |      clk2hz            |variable_clock_31 |    55|
|64    |    nolabel_line46      |Audio_Visualiser  |  1900|
|65    |      clk20khz          |variable_clock_29 |    63|
|66    |    nolabel_line49      |Audio_Ball        |   797|
|67    |      clk20khz          |variable_clock_28 |    52|
|68    |  nolabel_line169       |powerpoint        |  3716|
|69    |    display             |as_display        |    90|
|70    |      clk_200Hz         |variable_clock_26 |    55|
|71    |    oled                |oled_display_chat |  3626|
|72    |      clk_6p25MHz       |variable_clock_17 |    52|
|73    |      display           |draw_on_oled      |  3574|
|74    |        d1              |d_ff              |    57|
|75    |          clk_10Hz      |variable_clock_25 |    56|
|76    |        d2              |d_ff_18           |    57|
|77    |          clk_10Hz      |variable_clock_24 |    56|
|78    |        d3              |d_ff_19           |    57|
|79    |          clk_10Hz      |variable_clock_23 |    56|
|80    |        d4              |d_ff_20           |    57|
|81    |          clk_10Hz      |variable_clock_22 |    56|
|82    |        nolabel_line84  |draw_character    |  3331|
|83    |          clk_10Hz      |variable_clock_21 |    63|
|84    |          map           |process_bitmap    |  2582|
|85    |  nolabel_line174       |steganography     |  2082|
|86    |    buttonC             |dff               |     1|
|87    |    buttonD             |dff_1             |     1|
|88    |    buttonL             |dff_2             |     2|
|89    |    buttonR             |dff_3             |     2|
|90    |    buttonU             |dff_4             |     1|
|91    |    clk_100ms           |variableClock     |    81|
|92    |    encrypt             |encryption        |   540|
|93    |      image             |BRAM_csgo         |   154|
|94    |      nolabel_line64    |variableClock_16  |    70|
|95    |    inputmessage        |messages          |   983|
|96    |      char1             |enterLetter       |    48|
|97    |      char10            |enterLetter_6     |    50|
|98    |      char11            |enterLetter_7     |    52|
|99    |      char2             |enterLetter_8     |    56|
|100   |      char3             |enterLetter_9     |    49|
|101   |      char4             |enterLetter_10    |    48|
|102   |      char5             |enterLetter_11    |    55|
|103   |      char6             |enterLetter_12    |    68|
|104   |      char7             |enterLetter_13    |    49|
|105   |      char8             |enterLetter_14    |    47|
|106   |      char9             |enterLetter_15    |    51|
|107   |      selection         |redBox            |    42|
|108   |    messageScreen       |BRAM_messages     |     4|
|109   |    nolabel_line70      |MainMenu          |    77|
|110   |      nolabel_line37    |BRAM_MainMenu     |    22|
|111   |      nolabel_line38    |stegoGreenBox     |    25|
|112   |    segmentDisplay      |letterCount       |   113|
|113   |      nolabel_line33    |variableClock_5   |    79|
|114   |  nolabel_line176       |BRAM_GroupMenu    |    23|
|115   |  nolabel_line177       |menuGreenBox      |     1|
|116   |  nolabel_line91        |Oled_Display      |  2024|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:01 ; elapsed = 00:05:02 . Memory (MB): peak = 1312.117 ; gain = 1055.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:26 ; elapsed = 00:04:51 . Memory (MB): peak = 1312.117 ; gain = 845.715
Synthesis Optimization Complete : Time (s): cpu = 00:04:01 ; elapsed = 00:05:02 . Memory (MB): peak = 1312.117 ; gain = 1055.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1704 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 63 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
713 Infos, 399 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:05:08 . Memory (MB): peak = 1312.117 ; gain = 1068.586
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/davia/EE2026 Labs/project_1/project_1.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1312.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 20:07:39 2023...
