#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19379a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1983700 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1935cd0 .functor NOT 1, L_0x19ae0d0, C4<0>, C4<0>, C4<0>;
L_0x194f130 .functor XOR 8, L_0x19adc60, L_0x19ade20, C4<00000000>, C4<00000000>;
L_0x1984b20 .functor XOR 8, L_0x194f130, L_0x19adf60, C4<00000000>, C4<00000000>;
v0x19ab840_0 .net *"_ivl_10", 7 0, L_0x19adf60;  1 drivers
v0x19ab940_0 .net *"_ivl_12", 7 0, L_0x1984b20;  1 drivers
v0x19aba20_0 .net *"_ivl_2", 7 0, L_0x19adbc0;  1 drivers
v0x19abae0_0 .net *"_ivl_4", 7 0, L_0x19adc60;  1 drivers
v0x19abbc0_0 .net *"_ivl_6", 7 0, L_0x19ade20;  1 drivers
v0x19abcf0_0 .net *"_ivl_8", 7 0, L_0x194f130;  1 drivers
v0x19abdd0_0 .net "areset", 0 0, L_0x19360e0;  1 drivers
v0x19abe70_0 .var "clk", 0 0;
v0x19abf10_0 .net "predict_history_dut", 6 0, v0x19aabd0_0;  1 drivers
v0x19ac060_0 .net "predict_history_ref", 6 0, L_0x19ada30;  1 drivers
v0x19ac100_0 .net "predict_pc", 6 0, L_0x19accc0;  1 drivers
v0x19ac1a0_0 .net "predict_taken_dut", 0 0, v0x19aae10_0;  1 drivers
v0x19ac240_0 .net "predict_taken_ref", 0 0, L_0x19ad870;  1 drivers
v0x19ac2e0_0 .net "predict_valid", 0 0, v0x19a7b00_0;  1 drivers
v0x19ac380_0 .var/2u "stats1", 223 0;
v0x19ac420_0 .var/2u "strobe", 0 0;
v0x19ac4e0_0 .net "tb_match", 0 0, L_0x19ae0d0;  1 drivers
v0x19ac690_0 .net "tb_mismatch", 0 0, L_0x1935cd0;  1 drivers
v0x19ac730_0 .net "train_history", 6 0, L_0x19ad270;  1 drivers
v0x19ac7f0_0 .net "train_mispredicted", 0 0, L_0x19ad110;  1 drivers
v0x19ac890_0 .net "train_pc", 6 0, L_0x19ad400;  1 drivers
v0x19ac950_0 .net "train_taken", 0 0, L_0x19acef0;  1 drivers
v0x19ac9f0_0 .net "train_valid", 0 0, v0x19a8480_0;  1 drivers
v0x19aca90_0 .net "wavedrom_enable", 0 0, v0x19a8550_0;  1 drivers
v0x19acb30_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x19a85f0_0;  1 drivers
v0x19acbd0_0 .net "wavedrom_title", 511 0, v0x19a86d0_0;  1 drivers
L_0x19adbc0 .concat [ 7 1 0 0], L_0x19ada30, L_0x19ad870;
L_0x19adc60 .concat [ 7 1 0 0], L_0x19ada30, L_0x19ad870;
L_0x19ade20 .concat [ 7 1 0 0], v0x19aabd0_0, v0x19aae10_0;
L_0x19adf60 .concat [ 7 1 0 0], L_0x19ada30, L_0x19ad870;
L_0x19ae0d0 .cmp/eeq 8, L_0x19adbc0, L_0x1984b20;
S_0x1935050 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1983700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x193b410 .param/l "LNT" 0 3 22, C4<01>;
P_0x193b450 .param/l "LT" 0 3 22, C4<10>;
P_0x193b490 .param/l "SNT" 0 3 22, C4<00>;
P_0x193b4d0 .param/l "ST" 0 3 22, C4<11>;
P_0x193b510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x19365c0 .functor XOR 7, v0x19a5ca0_0, L_0x19accc0, C4<0000000>, C4<0000000>;
L_0x19603c0 .functor XOR 7, L_0x19ad270, L_0x19ad400, C4<0000000>, C4<0000000>;
v0x1973750_0 .net *"_ivl_11", 0 0, L_0x19ad780;  1 drivers
L_0x7fa8962e61c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1973a20_0 .net *"_ivl_12", 0 0, L_0x7fa8962e61c8;  1 drivers
L_0x7fa8962e6210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1935d40_0 .net *"_ivl_16", 6 0, L_0x7fa8962e6210;  1 drivers
v0x1935f80_0 .net *"_ivl_4", 1 0, L_0x19ad590;  1 drivers
v0x1936150_0 .net *"_ivl_6", 8 0, L_0x19ad690;  1 drivers
L_0x7fa8962e6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x19366b0_0 .net *"_ivl_9", 1 0, L_0x7fa8962e6180;  1 drivers
v0x19a5980_0 .net "areset", 0 0, L_0x19360e0;  alias, 1 drivers
v0x19a5a40_0 .net "clk", 0 0, v0x19abe70_0;  1 drivers
v0x19a5b00 .array "pht", 0 127, 1 0;
v0x19a5bc0_0 .net "predict_history", 6 0, L_0x19ada30;  alias, 1 drivers
v0x19a5ca0_0 .var "predict_history_r", 6 0;
v0x19a5d80_0 .net "predict_index", 6 0, L_0x19365c0;  1 drivers
v0x19a5e60_0 .net "predict_pc", 6 0, L_0x19accc0;  alias, 1 drivers
v0x19a5f40_0 .net "predict_taken", 0 0, L_0x19ad870;  alias, 1 drivers
v0x19a6000_0 .net "predict_valid", 0 0, v0x19a7b00_0;  alias, 1 drivers
v0x19a60c0_0 .net "train_history", 6 0, L_0x19ad270;  alias, 1 drivers
v0x19a61a0_0 .net "train_index", 6 0, L_0x19603c0;  1 drivers
v0x19a6280_0 .net "train_mispredicted", 0 0, L_0x19ad110;  alias, 1 drivers
v0x19a6340_0 .net "train_pc", 6 0, L_0x19ad400;  alias, 1 drivers
v0x19a6420_0 .net "train_taken", 0 0, L_0x19acef0;  alias, 1 drivers
v0x19a64e0_0 .net "train_valid", 0 0, v0x19a8480_0;  alias, 1 drivers
E_0x1945db0 .event posedge, v0x19a5980_0, v0x19a5a40_0;
L_0x19ad590 .array/port v0x19a5b00, L_0x19ad690;
L_0x19ad690 .concat [ 7 2 0 0], L_0x19365c0, L_0x7fa8962e6180;
L_0x19ad780 .part L_0x19ad590, 1, 1;
L_0x19ad870 .functor MUXZ 1, L_0x7fa8962e61c8, L_0x19ad780, v0x19a7b00_0, C4<>;
L_0x19ada30 .functor MUXZ 7, L_0x7fa8962e6210, v0x19a5ca0_0, v0x19a7b00_0, C4<>;
S_0x195f6f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1935050;
 .timescale -12 -12;
v0x1973330_0 .var/i "i", 31 0;
S_0x19a6700 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1983700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x19a68b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x19360e0 .functor BUFZ 1, v0x19a7bd0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8962e60a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19a7390_0 .net *"_ivl_10", 0 0, L_0x7fa8962e60a8;  1 drivers
L_0x7fa8962e60f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x19a7470_0 .net *"_ivl_14", 6 0, L_0x7fa8962e60f0;  1 drivers
L_0x7fa8962e6138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x19a7550_0 .net *"_ivl_18", 6 0, L_0x7fa8962e6138;  1 drivers
L_0x7fa8962e6018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x19a7610_0 .net *"_ivl_2", 6 0, L_0x7fa8962e6018;  1 drivers
L_0x7fa8962e6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19a76f0_0 .net *"_ivl_6", 0 0, L_0x7fa8962e6060;  1 drivers
v0x19a7820_0 .net "areset", 0 0, L_0x19360e0;  alias, 1 drivers
v0x19a78c0_0 .net "clk", 0 0, v0x19abe70_0;  alias, 1 drivers
v0x19a7990_0 .net "predict_pc", 6 0, L_0x19accc0;  alias, 1 drivers
v0x19a7a60_0 .var "predict_pc_r", 6 0;
v0x19a7b00_0 .var "predict_valid", 0 0;
v0x19a7bd0_0 .var "reset", 0 0;
v0x19a7c70_0 .net "tb_match", 0 0, L_0x19ae0d0;  alias, 1 drivers
v0x19a7d30_0 .net "train_history", 6 0, L_0x19ad270;  alias, 1 drivers
v0x19a7e20_0 .var "train_history_r", 6 0;
v0x19a7ee0_0 .net "train_mispredicted", 0 0, L_0x19ad110;  alias, 1 drivers
v0x19a7fb0_0 .var "train_mispredicted_r", 0 0;
v0x19a8050_0 .net "train_pc", 6 0, L_0x19ad400;  alias, 1 drivers
v0x19a8250_0 .var "train_pc_r", 6 0;
v0x19a8310_0 .net "train_taken", 0 0, L_0x19acef0;  alias, 1 drivers
v0x19a83e0_0 .var "train_taken_r", 0 0;
v0x19a8480_0 .var "train_valid", 0 0;
v0x19a8550_0 .var "wavedrom_enable", 0 0;
v0x19a85f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x19a86d0_0 .var "wavedrom_title", 511 0;
E_0x1945250/0 .event negedge, v0x19a5a40_0;
E_0x1945250/1 .event posedge, v0x19a5a40_0;
E_0x1945250 .event/or E_0x1945250/0, E_0x1945250/1;
L_0x19accc0 .functor MUXZ 7, L_0x7fa8962e6018, v0x19a7a60_0, v0x19a7b00_0, C4<>;
L_0x19acef0 .functor MUXZ 1, L_0x7fa8962e6060, v0x19a83e0_0, v0x19a8480_0, C4<>;
L_0x19ad110 .functor MUXZ 1, L_0x7fa8962e60a8, v0x19a7fb0_0, v0x19a8480_0, C4<>;
L_0x19ad270 .functor MUXZ 7, L_0x7fa8962e60f0, v0x19a7e20_0, v0x19a8480_0, C4<>;
L_0x19ad400 .functor MUXZ 7, L_0x7fa8962e6138, v0x19a8250_0, v0x19a8480_0, C4<>;
S_0x19a6970 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x19a6700;
 .timescale -12 -12;
v0x19a6bd0_0 .var/2u "arfail", 0 0;
v0x19a6cb0_0 .var "async", 0 0;
v0x19a6d70_0 .var/2u "datafail", 0 0;
v0x19a6e10_0 .var/2u "srfail", 0 0;
E_0x1945000 .event posedge, v0x19a5a40_0;
E_0x19279f0 .event negedge, v0x19a5a40_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1945000;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945000;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x19279f0;
    %load/vec4 v0x19a7c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19a6d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %wait E_0x1945000;
    %load/vec4 v0x19a7c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19a6bd0_0, 0, 1;
    %wait E_0x1945000;
    %load/vec4 v0x19a7c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19a6e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %load/vec4 v0x19a6e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x19a6bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x19a6cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x19a6d70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x19a6cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x19a6ed0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x19a6700;
 .timescale -12 -12;
v0x19a70d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19a71b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x19a6700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19a8950 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1983700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x19a9850_0 .net "areset", 0 0, L_0x19360e0;  alias, 1 drivers
v0x19a9960_0 .net "clk", 0 0, v0x19abe70_0;  alias, 1 drivers
v0x19a9a70_0 .var "global_history", 6 0;
v0x19a9b10 .array "pht", 0 127, 1 0;
v0x19aabd0_0 .var "predict_history", 6 0;
v0x19aad00_0 .net "predict_pc", 6 0, L_0x19accc0;  alias, 1 drivers
v0x19aae10_0 .var "predict_taken", 0 0;
v0x19aaed0_0 .net "predict_valid", 0 0, v0x19a7b00_0;  alias, 1 drivers
v0x19aafc0_0 .net "train_history", 6 0, L_0x19ad270;  alias, 1 drivers
v0x19ab080_0 .net "train_mispredicted", 0 0, L_0x19ad110;  alias, 1 drivers
v0x19ab170_0 .net "train_pc", 6 0, L_0x19ad400;  alias, 1 drivers
v0x19ab280_0 .net "train_taken", 0 0, L_0x19acef0;  alias, 1 drivers
v0x19ab370_0 .net "train_valid", 0 0, v0x19a8480_0;  alias, 1 drivers
v0x19a9b10_0 .array/port v0x19a9b10, 0;
E_0x198b4c0/0 .event anyedge, v0x19a6000_0, v0x19a5e60_0, v0x19a9a70_0, v0x19a9b10_0;
v0x19a9b10_1 .array/port v0x19a9b10, 1;
v0x19a9b10_2 .array/port v0x19a9b10, 2;
v0x19a9b10_3 .array/port v0x19a9b10, 3;
v0x19a9b10_4 .array/port v0x19a9b10, 4;
E_0x198b4c0/1 .event anyedge, v0x19a9b10_1, v0x19a9b10_2, v0x19a9b10_3, v0x19a9b10_4;
v0x19a9b10_5 .array/port v0x19a9b10, 5;
v0x19a9b10_6 .array/port v0x19a9b10, 6;
v0x19a9b10_7 .array/port v0x19a9b10, 7;
v0x19a9b10_8 .array/port v0x19a9b10, 8;
E_0x198b4c0/2 .event anyedge, v0x19a9b10_5, v0x19a9b10_6, v0x19a9b10_7, v0x19a9b10_8;
v0x19a9b10_9 .array/port v0x19a9b10, 9;
v0x19a9b10_10 .array/port v0x19a9b10, 10;
v0x19a9b10_11 .array/port v0x19a9b10, 11;
v0x19a9b10_12 .array/port v0x19a9b10, 12;
E_0x198b4c0/3 .event anyedge, v0x19a9b10_9, v0x19a9b10_10, v0x19a9b10_11, v0x19a9b10_12;
v0x19a9b10_13 .array/port v0x19a9b10, 13;
v0x19a9b10_14 .array/port v0x19a9b10, 14;
v0x19a9b10_15 .array/port v0x19a9b10, 15;
v0x19a9b10_16 .array/port v0x19a9b10, 16;
E_0x198b4c0/4 .event anyedge, v0x19a9b10_13, v0x19a9b10_14, v0x19a9b10_15, v0x19a9b10_16;
v0x19a9b10_17 .array/port v0x19a9b10, 17;
v0x19a9b10_18 .array/port v0x19a9b10, 18;
v0x19a9b10_19 .array/port v0x19a9b10, 19;
v0x19a9b10_20 .array/port v0x19a9b10, 20;
E_0x198b4c0/5 .event anyedge, v0x19a9b10_17, v0x19a9b10_18, v0x19a9b10_19, v0x19a9b10_20;
v0x19a9b10_21 .array/port v0x19a9b10, 21;
v0x19a9b10_22 .array/port v0x19a9b10, 22;
v0x19a9b10_23 .array/port v0x19a9b10, 23;
v0x19a9b10_24 .array/port v0x19a9b10, 24;
E_0x198b4c0/6 .event anyedge, v0x19a9b10_21, v0x19a9b10_22, v0x19a9b10_23, v0x19a9b10_24;
v0x19a9b10_25 .array/port v0x19a9b10, 25;
v0x19a9b10_26 .array/port v0x19a9b10, 26;
v0x19a9b10_27 .array/port v0x19a9b10, 27;
v0x19a9b10_28 .array/port v0x19a9b10, 28;
E_0x198b4c0/7 .event anyedge, v0x19a9b10_25, v0x19a9b10_26, v0x19a9b10_27, v0x19a9b10_28;
v0x19a9b10_29 .array/port v0x19a9b10, 29;
v0x19a9b10_30 .array/port v0x19a9b10, 30;
v0x19a9b10_31 .array/port v0x19a9b10, 31;
v0x19a9b10_32 .array/port v0x19a9b10, 32;
E_0x198b4c0/8 .event anyedge, v0x19a9b10_29, v0x19a9b10_30, v0x19a9b10_31, v0x19a9b10_32;
v0x19a9b10_33 .array/port v0x19a9b10, 33;
v0x19a9b10_34 .array/port v0x19a9b10, 34;
v0x19a9b10_35 .array/port v0x19a9b10, 35;
v0x19a9b10_36 .array/port v0x19a9b10, 36;
E_0x198b4c0/9 .event anyedge, v0x19a9b10_33, v0x19a9b10_34, v0x19a9b10_35, v0x19a9b10_36;
v0x19a9b10_37 .array/port v0x19a9b10, 37;
v0x19a9b10_38 .array/port v0x19a9b10, 38;
v0x19a9b10_39 .array/port v0x19a9b10, 39;
v0x19a9b10_40 .array/port v0x19a9b10, 40;
E_0x198b4c0/10 .event anyedge, v0x19a9b10_37, v0x19a9b10_38, v0x19a9b10_39, v0x19a9b10_40;
v0x19a9b10_41 .array/port v0x19a9b10, 41;
v0x19a9b10_42 .array/port v0x19a9b10, 42;
v0x19a9b10_43 .array/port v0x19a9b10, 43;
v0x19a9b10_44 .array/port v0x19a9b10, 44;
E_0x198b4c0/11 .event anyedge, v0x19a9b10_41, v0x19a9b10_42, v0x19a9b10_43, v0x19a9b10_44;
v0x19a9b10_45 .array/port v0x19a9b10, 45;
v0x19a9b10_46 .array/port v0x19a9b10, 46;
v0x19a9b10_47 .array/port v0x19a9b10, 47;
v0x19a9b10_48 .array/port v0x19a9b10, 48;
E_0x198b4c0/12 .event anyedge, v0x19a9b10_45, v0x19a9b10_46, v0x19a9b10_47, v0x19a9b10_48;
v0x19a9b10_49 .array/port v0x19a9b10, 49;
v0x19a9b10_50 .array/port v0x19a9b10, 50;
v0x19a9b10_51 .array/port v0x19a9b10, 51;
v0x19a9b10_52 .array/port v0x19a9b10, 52;
E_0x198b4c0/13 .event anyedge, v0x19a9b10_49, v0x19a9b10_50, v0x19a9b10_51, v0x19a9b10_52;
v0x19a9b10_53 .array/port v0x19a9b10, 53;
v0x19a9b10_54 .array/port v0x19a9b10, 54;
v0x19a9b10_55 .array/port v0x19a9b10, 55;
v0x19a9b10_56 .array/port v0x19a9b10, 56;
E_0x198b4c0/14 .event anyedge, v0x19a9b10_53, v0x19a9b10_54, v0x19a9b10_55, v0x19a9b10_56;
v0x19a9b10_57 .array/port v0x19a9b10, 57;
v0x19a9b10_58 .array/port v0x19a9b10, 58;
v0x19a9b10_59 .array/port v0x19a9b10, 59;
v0x19a9b10_60 .array/port v0x19a9b10, 60;
E_0x198b4c0/15 .event anyedge, v0x19a9b10_57, v0x19a9b10_58, v0x19a9b10_59, v0x19a9b10_60;
v0x19a9b10_61 .array/port v0x19a9b10, 61;
v0x19a9b10_62 .array/port v0x19a9b10, 62;
v0x19a9b10_63 .array/port v0x19a9b10, 63;
v0x19a9b10_64 .array/port v0x19a9b10, 64;
E_0x198b4c0/16 .event anyedge, v0x19a9b10_61, v0x19a9b10_62, v0x19a9b10_63, v0x19a9b10_64;
v0x19a9b10_65 .array/port v0x19a9b10, 65;
v0x19a9b10_66 .array/port v0x19a9b10, 66;
v0x19a9b10_67 .array/port v0x19a9b10, 67;
v0x19a9b10_68 .array/port v0x19a9b10, 68;
E_0x198b4c0/17 .event anyedge, v0x19a9b10_65, v0x19a9b10_66, v0x19a9b10_67, v0x19a9b10_68;
v0x19a9b10_69 .array/port v0x19a9b10, 69;
v0x19a9b10_70 .array/port v0x19a9b10, 70;
v0x19a9b10_71 .array/port v0x19a9b10, 71;
v0x19a9b10_72 .array/port v0x19a9b10, 72;
E_0x198b4c0/18 .event anyedge, v0x19a9b10_69, v0x19a9b10_70, v0x19a9b10_71, v0x19a9b10_72;
v0x19a9b10_73 .array/port v0x19a9b10, 73;
v0x19a9b10_74 .array/port v0x19a9b10, 74;
v0x19a9b10_75 .array/port v0x19a9b10, 75;
v0x19a9b10_76 .array/port v0x19a9b10, 76;
E_0x198b4c0/19 .event anyedge, v0x19a9b10_73, v0x19a9b10_74, v0x19a9b10_75, v0x19a9b10_76;
v0x19a9b10_77 .array/port v0x19a9b10, 77;
v0x19a9b10_78 .array/port v0x19a9b10, 78;
v0x19a9b10_79 .array/port v0x19a9b10, 79;
v0x19a9b10_80 .array/port v0x19a9b10, 80;
E_0x198b4c0/20 .event anyedge, v0x19a9b10_77, v0x19a9b10_78, v0x19a9b10_79, v0x19a9b10_80;
v0x19a9b10_81 .array/port v0x19a9b10, 81;
v0x19a9b10_82 .array/port v0x19a9b10, 82;
v0x19a9b10_83 .array/port v0x19a9b10, 83;
v0x19a9b10_84 .array/port v0x19a9b10, 84;
E_0x198b4c0/21 .event anyedge, v0x19a9b10_81, v0x19a9b10_82, v0x19a9b10_83, v0x19a9b10_84;
v0x19a9b10_85 .array/port v0x19a9b10, 85;
v0x19a9b10_86 .array/port v0x19a9b10, 86;
v0x19a9b10_87 .array/port v0x19a9b10, 87;
v0x19a9b10_88 .array/port v0x19a9b10, 88;
E_0x198b4c0/22 .event anyedge, v0x19a9b10_85, v0x19a9b10_86, v0x19a9b10_87, v0x19a9b10_88;
v0x19a9b10_89 .array/port v0x19a9b10, 89;
v0x19a9b10_90 .array/port v0x19a9b10, 90;
v0x19a9b10_91 .array/port v0x19a9b10, 91;
v0x19a9b10_92 .array/port v0x19a9b10, 92;
E_0x198b4c0/23 .event anyedge, v0x19a9b10_89, v0x19a9b10_90, v0x19a9b10_91, v0x19a9b10_92;
v0x19a9b10_93 .array/port v0x19a9b10, 93;
v0x19a9b10_94 .array/port v0x19a9b10, 94;
v0x19a9b10_95 .array/port v0x19a9b10, 95;
v0x19a9b10_96 .array/port v0x19a9b10, 96;
E_0x198b4c0/24 .event anyedge, v0x19a9b10_93, v0x19a9b10_94, v0x19a9b10_95, v0x19a9b10_96;
v0x19a9b10_97 .array/port v0x19a9b10, 97;
v0x19a9b10_98 .array/port v0x19a9b10, 98;
v0x19a9b10_99 .array/port v0x19a9b10, 99;
v0x19a9b10_100 .array/port v0x19a9b10, 100;
E_0x198b4c0/25 .event anyedge, v0x19a9b10_97, v0x19a9b10_98, v0x19a9b10_99, v0x19a9b10_100;
v0x19a9b10_101 .array/port v0x19a9b10, 101;
v0x19a9b10_102 .array/port v0x19a9b10, 102;
v0x19a9b10_103 .array/port v0x19a9b10, 103;
v0x19a9b10_104 .array/port v0x19a9b10, 104;
E_0x198b4c0/26 .event anyedge, v0x19a9b10_101, v0x19a9b10_102, v0x19a9b10_103, v0x19a9b10_104;
v0x19a9b10_105 .array/port v0x19a9b10, 105;
v0x19a9b10_106 .array/port v0x19a9b10, 106;
v0x19a9b10_107 .array/port v0x19a9b10, 107;
v0x19a9b10_108 .array/port v0x19a9b10, 108;
E_0x198b4c0/27 .event anyedge, v0x19a9b10_105, v0x19a9b10_106, v0x19a9b10_107, v0x19a9b10_108;
v0x19a9b10_109 .array/port v0x19a9b10, 109;
v0x19a9b10_110 .array/port v0x19a9b10, 110;
v0x19a9b10_111 .array/port v0x19a9b10, 111;
v0x19a9b10_112 .array/port v0x19a9b10, 112;
E_0x198b4c0/28 .event anyedge, v0x19a9b10_109, v0x19a9b10_110, v0x19a9b10_111, v0x19a9b10_112;
v0x19a9b10_113 .array/port v0x19a9b10, 113;
v0x19a9b10_114 .array/port v0x19a9b10, 114;
v0x19a9b10_115 .array/port v0x19a9b10, 115;
v0x19a9b10_116 .array/port v0x19a9b10, 116;
E_0x198b4c0/29 .event anyedge, v0x19a9b10_113, v0x19a9b10_114, v0x19a9b10_115, v0x19a9b10_116;
v0x19a9b10_117 .array/port v0x19a9b10, 117;
v0x19a9b10_118 .array/port v0x19a9b10, 118;
v0x19a9b10_119 .array/port v0x19a9b10, 119;
v0x19a9b10_120 .array/port v0x19a9b10, 120;
E_0x198b4c0/30 .event anyedge, v0x19a9b10_117, v0x19a9b10_118, v0x19a9b10_119, v0x19a9b10_120;
v0x19a9b10_121 .array/port v0x19a9b10, 121;
v0x19a9b10_122 .array/port v0x19a9b10, 122;
v0x19a9b10_123 .array/port v0x19a9b10, 123;
v0x19a9b10_124 .array/port v0x19a9b10, 124;
E_0x198b4c0/31 .event anyedge, v0x19a9b10_121, v0x19a9b10_122, v0x19a9b10_123, v0x19a9b10_124;
v0x19a9b10_125 .array/port v0x19a9b10, 125;
v0x19a9b10_126 .array/port v0x19a9b10, 126;
v0x19a9b10_127 .array/port v0x19a9b10, 127;
E_0x198b4c0/32 .event anyedge, v0x19a9b10_125, v0x19a9b10_126, v0x19a9b10_127;
E_0x198b4c0 .event/or E_0x198b4c0/0, E_0x198b4c0/1, E_0x198b4c0/2, E_0x198b4c0/3, E_0x198b4c0/4, E_0x198b4c0/5, E_0x198b4c0/6, E_0x198b4c0/7, E_0x198b4c0/8, E_0x198b4c0/9, E_0x198b4c0/10, E_0x198b4c0/11, E_0x198b4c0/12, E_0x198b4c0/13, E_0x198b4c0/14, E_0x198b4c0/15, E_0x198b4c0/16, E_0x198b4c0/17, E_0x198b4c0/18, E_0x198b4c0/19, E_0x198b4c0/20, E_0x198b4c0/21, E_0x198b4c0/22, E_0x198b4c0/23, E_0x198b4c0/24, E_0x198b4c0/25, E_0x198b4c0/26, E_0x198b4c0/27, E_0x198b4c0/28, E_0x198b4c0/29, E_0x198b4c0/30, E_0x198b4c0/31, E_0x198b4c0/32;
S_0x19a90a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 48, 4 48 0, S_0x19a8950;
 .timescale 0 0;
v0x19a92a0_0 .var/2s "i", 31 0;
S_0x19a93a0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x19a8950;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x19a93a0
v0x19a9680_0 .var "history", 6 0;
v0x19a9760_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x19a9760_0;
    %load/vec4 v0x19a9680_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x19ab620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1983700;
 .timescale -12 -12;
E_0x198b7b0 .event anyedge, v0x19ac420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19ac420_0;
    %nor/r;
    %assign/vec4 v0x19ac420_0, 0;
    %wait E_0x198b7b0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19a6700;
T_5 ;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7fb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x19a8250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7b00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x19a7a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19a6cb0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x19a6970;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19a71b0;
    %join;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7b00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x19a7a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7b00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x19a8250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7fb0_0, 0;
    %wait E_0x19279f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945000;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945000;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19a71b0;
    %join;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x19a7a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7b00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x19a8250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a7fb0_0, 0;
    %wait E_0x19279f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a7bd0_0, 0;
    %wait E_0x1945000;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945000;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %wait E_0x1945000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19a8480_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945000;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19a71b0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1945250;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x19a8480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19a83e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x19a8250_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x19a7a60_0, 0;
    %assign/vec4 v0x19a7b00_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x19a7e20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x19a7fb0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1935050;
T_6 ;
    %wait E_0x1945db0;
    %load/vec4 v0x19a5980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x195f6f0;
    %jmp t_0;
    .scope S_0x195f6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1973330_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1973330_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1973330_0;
    %store/vec4a v0x19a5b00, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1973330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1973330_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1935050;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x19a5ca0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x19a6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x19a5ca0_0;
    %load/vec4 v0x19a5f40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x19a5ca0_0, 0;
T_6.5 ;
    %load/vec4 v0x19a64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a5b00, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x19a6420_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a5b00, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19a5b00, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a5b00, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x19a6420_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a5b00, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x19a61a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19a5b00, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x19a6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x19a60c0_0;
    %load/vec4 v0x19a6420_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x19a5ca0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x19a8950;
T_7 ;
    %wait E_0x198b4c0;
    %load/vec4 v0x19aaed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x19aad00_0;
    %load/vec4 v0x19a9a70_0;
    %store/vec4 v0x19a9680_0, 0, 7;
    %store/vec4 v0x19a9760_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x19a93a0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a9b10, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x19aae10_0, 0, 1;
    %load/vec4 v0x19a9a70_0;
    %store/vec4 v0x19aabd0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19aae10_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x19aabd0_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x19a8950;
T_8 ;
    %wait E_0x1945db0;
    %load/vec4 v0x19a9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x19a9a70_0, 0;
    %fork t_3, S_0x19a90a0;
    %jmp t_2;
    .scope S_0x19a90a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19a92a0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x19a92a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x19a92a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19a9b10, 0, 4;
T_8.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19a92a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19a92a0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x19a8950;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x19ab370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x19ab280_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.7, 8;
    %load/vec4 v0x19ab170_0;
    %load/vec4 v0x19aafc0_0;
    %store/vec4 v0x19a9680_0, 0, 7;
    %store/vec4 v0x19a9760_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x19a93a0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a9b10, 4;
    %addi 1, 0, 2;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %load/vec4 v0x19ab170_0;
    %load/vec4 v0x19aafc0_0;
    %store/vec4 v0x19a9680_0, 0, 7;
    %store/vec4 v0x19a9760_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x19a93a0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x19a9b10, 4;
    %subi 1, 0, 2;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %load/vec4 v0x19ab170_0;
    %load/vec4 v0x19aafc0_0;
    %store/vec4 v0x19a9680_0, 0, 7;
    %store/vec4 v0x19a9760_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x19a93a0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x19a9b10, 0, 4;
    %load/vec4 v0x19ab080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x19aafc0_0;
    %assign/vec4 v0x19a9a70_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x19ab280_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.11, 8;
    %load/vec4 v0x19a9a70_0;
    %parti/s 6, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %load/vec4 v0x19a9a70_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %assign/vec4 v0x19a9a70_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1983700;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19abe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ac420_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1983700;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x19abe70_0;
    %inv;
    %store/vec4 v0x19abe70_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1983700;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19a78c0_0, v0x19ac690_0, v0x19abe70_0, v0x19abdd0_0, v0x19ac2e0_0, v0x19ac100_0, v0x19ac9f0_0, v0x19ac950_0, v0x19ac7f0_0, v0x19ac730_0, v0x19ac890_0, v0x19ac240_0, v0x19ac1a0_0, v0x19ac060_0, v0x19abf10_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1983700;
T_12 ;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1983700;
T_13 ;
    %wait E_0x1945250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19ac380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
    %load/vec4 v0x19ac4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19ac380_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x19ac240_0;
    %load/vec4 v0x19ac240_0;
    %load/vec4 v0x19ac1a0_0;
    %xor;
    %load/vec4 v0x19ac240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x19ac060_0;
    %load/vec4 v0x19ac060_0;
    %load/vec4 v0x19abf10_0;
    %xor;
    %load/vec4 v0x19ac060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x19ac380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19ac380_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response32/top_module.sv";
