Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb  8 18:04:02 2026
| Host         : DESKTOP-BSAEVVC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {C:/Users/cj/Desktop/1TOPS project/AES IP/timing_report.txt}
| Design       : aes_pynq_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    3           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.049        0.000                      0                25405        0.015        0.000                      0                25405        3.000        0.000                       0                  8875  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
aes_pynq_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_aes_pynq_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_aes_pynq_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
pl_clk                             {0.000 5.000}      10.000          100.000         
ps_fclk0                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aes_pynq_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_aes_pynq_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     2  
  clkfbout_aes_pynq_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
pl_clk                                   1.122        0.000                      0                20399        0.015        0.000                      0                20399        3.750        0.000                       0                  8868  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pl_clk             pl_clk                   1.049        0.000                      0                 5006        0.771        0.000                      0                 5006  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      pl_clk        
(none)        pl_clk        pl_clk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_aes_pynq_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aes_pynq_i/clk_wiz_0/inst/clk_in1
  To Clock:  aes_pynq_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aes_pynq_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_pynq_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_aes_pynq_clk_wiz_0_0
  To Clock:  clk_out1_aes_pynq_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_aes_pynq_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   aes_pynq_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_aes_pynq_clk_wiz_0_0
  To Clock:  clkfbout_aes_pynq_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_aes_pynq_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   aes_pynq_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_pynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  aes_pynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 0.635ns (7.948%)  route 7.354ns (92.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.782     1.782    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aclk
    SLICE_X94Y25         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y25         FDCE (Prop_fdce_C_Q)         0.518     2.300 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/Q
                         net (fo=144, routed)         6.875     9.175    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/pwropt_1
    SLICE_X8Y12                                                       r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_264_LOPT_REMAP/I1
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.117     9.292 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_264_LOPT_REMAP/O
                         net (fo=1, routed)           0.479     9.771    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_135
    RAMB18_X0Y4          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.620    11.620    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.014    11.634    
                         clock uncertainty           -0.074    11.560    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    10.893    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[9].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.670ns (8.219%)  route 7.482ns (91.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         7.050     9.211    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/pwropt_2
    SLICE_X106Y12                                                     f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/I0
    SLICE_X106Y12        LUT2 (Prop_lut2_I0_O)        0.152     9.363 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.432     9.795    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_31
    RAMB18_X5Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.666    11.666    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/aclk
    RAMB18_X5Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.000    11.666    
                         clock uncertainty           -0.074    11.592    
    RAMB18_X5Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    10.947    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.634ns (7.954%)  route 7.337ns (92.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.782     1.782    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aclk
    SLICE_X94Y25         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y25         FDCE (Prop_fdce_C_Q)         0.518     2.300 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/Q
                         net (fo=144, routed)         7.002     9.302    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/pwropt_1
    SLICE_X8Y12                                                       r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_252_LOPT_REMAP/I1
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.116     9.418 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_252_LOPT_REMAP/O
                         net (fo=1, routed)           0.336     9.753    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_129
    RAMB18_X0Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.620    11.620    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/aclk
    RAMB18_X0Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.014    11.634    
                         clock uncertainty           -0.074    11.560    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    10.913    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 0.668ns (8.221%)  route 7.458ns (91.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 11.664 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         7.025     9.186    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/pwropt_2
    SLICE_X106Y37                                                     f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_100_LOPT_REMAP/I0
    SLICE_X106Y37        LUT2 (Prop_lut2_I0_O)        0.150     9.336 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.432     9.769    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_53
    RAMB18_X5Y15         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.664    11.664    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/aclk
    RAMB18_X5Y15         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.000    11.664    
                         clock uncertainty           -0.074    11.590    
    RAMB18_X5Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    10.945    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[8].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 0.668ns (8.333%)  route 7.348ns (91.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         6.916     9.077    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/pwropt_2
    SLICE_X106Y47                                                     f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_84_LOPT_REMAP/I0
    SLICE_X106Y47        LUT2 (Prop_lut2_I0_O)        0.150     9.227 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_84_LOPT_REMAP/O
                         net (fo=1, routed)           0.432     9.659    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_45
    RAMB18_X5Y18         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.669    11.669    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/aclk
    RAMB18_X5Y18         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.000    11.669    
                         clock uncertainty           -0.074    11.595    
    RAMB18_X5Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    10.950    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.668ns (8.387%)  route 7.297ns (91.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         6.715     8.876    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/pwropt_2
    SLICE_X106Y47                                                     f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_88_LOPT_REMAP/I0
    SLICE_X106Y47        LUT2 (Prop_lut2_I0_O)        0.150     9.026 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_88_LOPT_REMAP/O
                         net (fo=1, routed)           0.582     9.608    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_47
    RAMB18_X5Y19         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.669    11.669    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/aclk
    RAMB18_X5Y19         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.000    11.669    
                         clock uncertainty           -0.074    11.595    
    RAMB18_X5Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    10.944    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 0.667ns (8.392%)  route 7.281ns (91.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         6.700     8.861    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/pwropt_2
    SLICE_X106Y27                                                     f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_208_LOPT_REMAP/I0
    SLICE_X106Y27        LUT2 (Prop_lut2_I0_O)        0.149     9.010 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_208_LOPT_REMAP/O
                         net (fo=1, routed)           0.582     9.591    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_107
    RAMB18_X5Y10         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.654    11.654    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/aclk
    RAMB18_X5Y10         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.074    11.580    
    RAMB18_X5Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    10.929    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.634ns (8.144%)  route 7.151ns (91.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.782     1.782    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aclk
    SLICE_X94Y25         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y25         FDCE (Prop_fdce_C_Q)         0.518     2.300 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/Q
                         net (fo=144, routed)         6.815     9.115    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/pwropt_1
    SLICE_X8Y7                                                        r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_256_LOPT_REMAP/I1
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.116     9.231 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_gate_256_LOPT_REMAP/O
                         net (fo=1, routed)           0.336     9.567    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg_ENBWREN_cooolgate_en_sig_131
    RAMB18_X0Y2          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.623    11.623    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/aclk
    RAMB18_X0Y2          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism              0.014    11.637    
                         clock uncertainty           -0.074    11.563    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    10.916    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[6].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.642ns (8.048%)  route 7.335ns (91.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.782     1.782    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aclk
    SLICE_X94Y25         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y25         FDCE (Prop_fdce_C_Q)         0.518     2.300 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[1].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg_cooolgate_en_gate_5_cooolDelFlop/Q
                         net (fo=144, routed)         7.002     9.302    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/pwropt_1
    SLICE_X8Y12                                                       r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_gate_250_LOPT_REMAP/I1
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     9.426 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_gate_250_LOPT_REMAP/O
                         net (fo=1, routed)           0.333     9.759    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_sig_128
    RAMB18_X0Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.618    11.618    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/aclk
    RAMB18_X0Y5          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg/CLKARDCLK
                         clock pessimism              0.014    11.632    
                         clock uncertainty           -0.074    11.558    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.115    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/u_isb/ISB[4].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.636ns (8.001%)  route 7.313ns (91.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         6.692     8.853    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/pwropt_2
    SLICE_X106Y7                                                      f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_gate_50_LOPT_REMAP/I0
    SLICE_X106Y7         LUT2 (Prop_lut2_I0_O)        0.118     8.971 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           0.622     9.592    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg_ENARDEN_cooolgate_en_sig_28
    RAMB18_X5Y2          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.668    11.668    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/aclk
    RAMB18_X5Y2          RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/CLKARDCLK
                         clock pessimism              0.000    11.668    
                         clock uncertainty           -0.074    11.594    
    RAMB18_X5Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.645    10.949    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[2].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.766%)  route 0.149ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.557     0.557    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y50         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=1, routed)           0.149     0.854    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[19]
    SLICE_X36Y49         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.830     0.830    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y49         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                         clock pessimism              0.000     0.830    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.009     0.839    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/state_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.417%)  route 0.206ns (52.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.553     0.553    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aclk
    SLICE_X52Y51         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[3][0]/Q
                         net (fo=2, routed)           0.206     0.900    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/w_round_keys_flat[384]
    SLICE_X49Y50                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/state_out[0]_i_1__1/I0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/state_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.945    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/state_out_reg[127]_1[0]
    SLICE_X49Y50         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.825     0.825    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/aclk
    SLICE_X49Y50         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/state_out_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     0.912    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[2].round_inst/state_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[10][118]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/state_out_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.409%)  route 0.233ns (55.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.548     0.548    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aclk
    SLICE_X48Y25         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[10][118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/round_keys_reg_reg[10][118]/Q
                         net (fo=2, routed)           0.233     0.921    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/u_sub/SB[4].sbox_i/w_round_keys_flat[14]
    SLICE_X50Y27                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/u_sub/SB[4].sbox_i/state_out[118]_i_1__17/I2
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/u_sub/SB[4].sbox_i/state_out[118]_i_1__17/O
                         net (fo=1, routed)           0.000     0.966    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/ark_out[118]
    SLICE_X50Y27         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/state_out_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.812     0.812    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/aclk
    SLICE_X50Y27         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/state_out_reg[118]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y27         FDCE (Hold_fdce_C_D)         0.121     0.928    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[9].round_inst/state_out_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/state_out_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.822%)  route 0.368ns (69.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.614     0.614    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/aclk
    SLICE_X104Y43        FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/state_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDCE (Prop_fdce_C_Q)         0.164     0.778 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[3].inv_round_inst/state_out_reg[46]/Q
                         net (fo=1, routed)           0.368     1.146    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/Q[6]
    RAMB18_X5Y22         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.920     0.920    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/aclk
    RAMB18_X5Y22         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/CLKARDCLK
                         clock pessimism              0.000     0.920    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.103    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[4].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.562     0.562    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y45         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.822    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X42Y44         SRL16E                                       r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.829     0.829    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y44         SRL16E                                       r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism             -0.233     0.596    
    SLICE_X42Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.779    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.156%)  route 0.186ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.641     0.641    aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.186     0.968    aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X34Y99         SRL16E                                       r  aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.826     0.826    aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X34Y99         SRL16E                                       r  aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.005     0.821    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.923    aes_pynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.557     0.557    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X37Y50         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/Q
                         net (fo=1, routed)           0.249     0.947    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[16]
    SLICE_X37Y49         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.830     0.830    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X37Y49         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     0.900    aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/state_after_ark0_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.561     0.561    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/aclk
    SLICE_X33Y37         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/state_after_ark0_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/state_after_ark0_reg[107]/Q
                         net (fo=1, routed)           0.148     0.850    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/Q[11]
    RAMB18_X2Y15         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.870     0.870    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/aclk
    RAMB18_X2Y15         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg/CLKARDCLK
                         clock pessimism             -0.250     0.620    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.803    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.708%)  route 0.167ns (54.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.613     0.613    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/aclk
    SLICE_X93Y47         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_fdce_C_Q)         0.141     0.754 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[9]/Q
                         net (fo=1, routed)           0.167     0.921    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/Q[9]
    RAMB18_X4Y18         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.924     0.924    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/aclk
    RAMB18_X4Y18         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/dout_reg/CLKARDCLK
                         clock pessimism             -0.233     0.691    
    RAMB18_X4Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.874    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[14].sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/dout_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.844%)  route 0.148ns (51.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.611     0.611    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/aclk
    SLICE_X91Y42         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y42         FDCE (Prop_fdce_C_Q)         0.141     0.752 r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[5].round_inst/state_out_reg[70]/Q
                         net (fo=1, routed)           0.148     0.899    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/Q[6]
    RAMB18_X4Y17         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/dout_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.922     0.922    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/aclk
    RAMB18_X4Y17         RAMB18E1                                     r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/dout_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.669    
    RAMB18_X4Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.852    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[6].round_inst/u_sub/SB[6].sbox_i/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_pynq_i/clk_wiz_0/clk_out1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[0].inv_sbox_i/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[10].inv_sbox_i/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[12].inv_sbox_i/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[14].inv_sbox_i/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0   aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[0].inv_round_inst/u_isb/ISB[2].inv_sbox_i/dout_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  aes_pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/state_out_reg[63]_i_11__7/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 0.642ns (7.641%)  route 7.760ns (92.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.302    10.045    aes_pynq_i/axi_aes_ip_0/inst_n_0
    SLICE_X19Y17         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/state_out_reg[63]_i_11__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.572    11.572    aes_pynq_i/axi_aes_ip_0/aclk
    SLICE_X19Y17         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/state_out_reg[63]_i_11__7/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.499    
    SLICE_X19Y17         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    aes_pynq_i/axi_aes_ip_0/state_out_reg[63]_i_11__7
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[47]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.642ns (7.647%)  route 7.753ns (92.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 11.573 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.295    10.038    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[127]_1
    SLICE_X17Y16         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.573    11.573    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/aclk
    SLICE_X17Y16         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[47]/C
                         clock pessimism              0.000    11.573    
                         clock uncertainty           -0.074    11.500    
    SLICE_X17Y16         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[47]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[31]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 0.642ns (7.567%)  route 7.842ns (92.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.384    10.127    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[127]_1
    SLICE_X20Y9          FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.577    11.577    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/aclk
    SLICE_X20Y9          FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[31]/C
                         clock pessimism              0.000    11.577    
                         clock uncertainty           -0.074    11.504    
    SLICE_X20Y9          FDCE (Recov_fdce_C_CLR)     -0.319    11.185    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[31]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[6]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 0.642ns (7.567%)  route 7.842ns (92.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.384    10.127    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[127]_1
    SLICE_X20Y9          FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.577    11.577    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/aclk
    SLICE_X20Y9          FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[6]/C
                         clock pessimism              0.000    11.577    
                         clock uncertainty           -0.074    11.504    
    SLICE_X20Y9          FDCE (Recov_fdce_C_CLR)     -0.319    11.185    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[8].inv_round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[38]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.216     9.959    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[127]_0
    SLICE_X39Y3          FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.495    11.495    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/aclk
    SLICE_X39Y3          FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[38]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.074    11.422    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.017    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[38]
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[54]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.216     9.959    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[127]_0
    SLICE_X39Y3          FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.495    11.495    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/aclk
    SLICE_X39Y3          FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[54]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.074    11.422    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.017    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[54]
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[62]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 0.642ns (7.720%)  route 7.674ns (92.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.216     9.959    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[127]_0
    SLICE_X39Y3          FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.495    11.495    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/aclk
    SLICE_X39Y3          FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[62]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.074    11.422    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.017    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_DECRYPT/INV_ROUNDS_GEN[7].inv_round_inst/state_out_reg[62]
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/state_out_reg[12]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.642ns (7.649%)  route 7.751ns (92.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 11.573 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.293    10.036    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/state_out_reg[0]_0
    SLICE_X21Y15         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/state_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.573    11.573    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/aclk
    SLICE_X21Y15         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/state_out_reg[12]/C
                         clock pessimism              0.000    11.573    
                         clock uncertainty           -0.074    11.500    
    SLICE_X21Y15         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[0].round_inst/state_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/state_out_reg[28]_i_2/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.642ns (7.649%)  route 7.751ns (92.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 11.573 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.293    10.036    aes_pynq_i/axi_aes_ip_0/inst_n_0
    SLICE_X21Y15         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/state_out_reg[28]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.573    11.573    aes_pynq_i/axi_aes_ip_0/aclk
    SLICE_X21Y15         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/state_out_reg[28]_i_2/C
                         clock pessimism              0.000    11.573    
                         clock uncertainty           -0.074    11.500    
    SLICE_X21Y15         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    aes_pynq_i/axi_aes_ip_0/state_out_reg[28]_i_2
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/state_out_reg[31]_i_2/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pl_clk rise@10.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.642ns (7.649%)  route 7.751ns (92.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 11.573 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.458     2.619    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.743 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        7.293    10.036    aes_pynq_i/axi_aes_ip_0/inst_n_0
    SLICE_X21Y15         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/state_out_reg[31]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.573    11.573    aes_pynq_i/axi_aes_ip_0/aclk
    SLICE_X21Y15         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/state_out_reg[31]_i_2/C
                         clock pessimism              0.000    11.573    
                         clock uncertainty           -0.074    11.500    
    SLICE_X21Y15         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    aes_pynq_i/axi_aes_ip_0/state_out_reg[31]_i_2
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[0]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.982%)  route 0.488ns (70.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.329     1.247    aes_pynq_i/axi_aes_ip_0/inst/aresetn_0
    SLICE_X37Y87         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/axi_aes_ip_0/inst/aclk
    SLICE_X37Y87         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[0]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.476    aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/mode_reg[0]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.982%)  route 0.488ns (70.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.329     1.247    aes_pynq_i/axi_aes_ip_0/inst/aresetn_0
    SLICE_X37Y87         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/axi_aes_ip_0/inst/aclk
    SLICE_X37Y87         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/mode_reg[0]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.476    aes_pynq_i/axi_aes_ip_0/inst/mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/mode_reg[1]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.982%)  route 0.488ns (70.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.329     1.247    aes_pynq_i/axi_aes_ip_0/inst/aresetn_0
    SLICE_X37Y87         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/axi_aes_ip_0/inst/aclk
    SLICE_X37Y87         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/mode_reg[1]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.476    aes_pynq_i/axi_aes_ip_0/inst/mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/r_state_reg/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.982%)  route 0.488ns (70.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.329     1.247    aes_pynq_i/axi_aes_ip_0/inst/aresetn_0
    SLICE_X37Y87         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/r_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/axi_aes_ip_0/inst/aclk
    SLICE_X37Y87         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/r_state_reg/C
                         clock pessimism             -0.252     0.568    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.476    aes_pynq_i/axi_aes_ip_0/inst/r_state_reg
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/key_is_valid_reg/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.913%)  route 0.568ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.409     1.326    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/aresetn_0
    SLICE_X37Y73         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/key_is_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.809     0.809    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/aclk
    SLICE_X37Y73         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/key_is_valid_reg/C
                         clock pessimism             -0.234     0.575    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/key_is_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[1]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.369%)  route 0.649ns (75.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.490     1.407    aes_pynq_i/axi_aes_ip_0/inst/aresetn_0
    SLICE_X31Y87         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.840     0.840    aes_pynq_i/axi_aes_ip_0/inst/aclk
    SLICE_X31Y87         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[1]/C
                         clock pessimism             -0.234     0.606    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.514    aes_pynq_i/axi_aes_ip_0/inst/FSM_sequential_w_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[80]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.209ns (17.905%)  route 0.958ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.799     1.717    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[127]_1
    SLICE_X61Y59         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.847     0.847    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/aclk
    SLICE_X61Y59         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[80]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.750    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[80]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[85]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.209ns (17.905%)  route 0.958ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.799     1.717    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[127]_1
    SLICE_X61Y59         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.847     0.847    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/aclk
    SLICE_X61Y59         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[85]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.750    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[88]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.209ns (17.905%)  route 0.958ns (82.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.799     1.717    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[127]_1
    SLICE_X61Y59         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.847     0.847    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/aclk
    SLICE_X61Y59         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[88]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.750    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[81]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pl_clk rise@0.000ns - pl_clk rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.209ns (17.838%)  route 0.963ns (82.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.159     0.873    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/aresetn
    SLICE_X36Y83                                                      r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/I0
    SLICE_X36Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/KEY_EXP_INST/aes_inst/sub_word_inst/sbox_inst_1/state_out[127]_i_2__0/O
                         net (fo=5014, routed)        0.804     1.721    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[127]_1
    SLICE_X60Y59         FDCE                                         f  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.847     0.847    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/aclk
    SLICE_X60Y59         FDCE                                         r  aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[81]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X60Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.750    aes_pynq_i/axi_aes_ip_0/inst/aes_core_inst/INST_ENCRYPT/ROUNDS_GEN[3].round_inst/state_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.971    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pl_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.603ns  (logic 0.124ns (7.737%)  route 1.479ns (92.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  aes_pynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.479     1.479    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y85                                                      f  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.603 r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.603    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y85         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.474     1.474    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.045ns (7.068%)  route 0.592ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  aes_pynq_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.592     0.592    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y85                                                      f  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.637 r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.637    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y85         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.819     0.819    aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pl_clk
  To Clock:  pl_clk

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 0.642ns (18.397%)  route 2.848ns (81.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.776     5.183    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 0.642ns (18.397%)  route 2.848ns (81.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.776     5.183    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 0.642ns (18.397%)  route 2.848ns (81.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.776     5.183    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.671ns (20.464%)  route 2.608ns (79.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.153     4.436 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     4.972    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.671ns (20.464%)  route 2.608ns (79.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.153     4.436 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     4.972    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.671ns (20.464%)  route 2.608ns (79.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.072     4.283    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y46                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.153     4.436 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     4.972    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y46         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.571     1.571    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y46         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 0.642ns (20.581%)  route 2.477ns (79.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.090     4.301    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     4.812    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.478     1.478    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 0.642ns (20.581%)  route 2.477ns (79.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.090     4.301    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     4.812    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.478     1.478    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 0.642ns (20.581%)  route 2.477ns (79.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.693     1.693    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          2.090     4.301    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     4.812    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.478     1.478    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.642ns (20.912%)  route 2.428ns (79.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.643     1.643    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     2.161 f  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         2.428     4.589    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X27Y55                                                      f  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.713    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X27Y55         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        1.521     1.521    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X27Y55         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.052%)  route 0.518ns (75.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.518     1.232    aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X36Y61         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.822     0.822    aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X36Y61         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.525%)  route 0.564ns (77.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.550     0.550    aes_pynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  aes_pynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=174, routed)         0.564     1.278    aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X33Y63         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X33Y63         FDRE                                         r  aes_pynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.209ns (22.908%)  route 0.703ns (77.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.532     1.266    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y60                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.483    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y62         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y62         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.209ns (22.908%)  route 0.703ns (77.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.532     1.266    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y60                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.483    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y62         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y62         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.209ns (22.908%)  route 0.703ns (77.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.532     1.266    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y60                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.311 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.172     1.483    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y62         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.820     0.820    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y62         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.407%)  route 0.767ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.648     1.383    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y47                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.547    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y47         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.831     0.831    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y47         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.407%)  route 0.767ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.648     1.383    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y47                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.547    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y47         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.831     0.831    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y47         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.407%)  route 0.767ns (78.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.648     1.383    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y47                                                      r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.547    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y47         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.831     0.831    aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y47         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.208ns (20.871%)  route 0.789ns (79.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.532     1.266    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y60                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.044     1.310 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.257     1.567    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y60         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.822     0.822    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y60         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock pl_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.208ns (20.871%)  route 0.789ns (79.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.571     0.571    aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y60         FDRE                                         r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  aes_pynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=10, routed)          0.532     1.266    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y60                                                      r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/I0
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.044     1.310 f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.257     1.567    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y60         FDCE                                         f  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pl_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  aes_pynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8870, routed)        0.822     0.822    aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y60         FDCE                                         r  aes_pynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_aes_pynq_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_aes_pynq_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_aes_pynq_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 f  aes_pynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     6.980    aes_pynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2                                                   f  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287     2.693 f  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     4.899    aes_pynq_i/clk_wiz_0/inst/clkfbout_aes_pynq_clk_wiz_0_0
    BUFGCTRL_X0Y16                                                    f  aes_pynq_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.000 f  aes_pynq_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     6.980    aes_pynq_i/clk_wiz_0/inst/clkfbout_buf_aes_pynq_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_aes_pynq_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_aes_pynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  aes_pynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    aes_pynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2                                                   r  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.722 r  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.026    aes_pynq_i/clk_wiz_0/inst/clkfbout_aes_pynq_clk_wiz_0_0
    BUFGCTRL_X0Y16                                                    r  aes_pynq_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  aes_pynq_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.672    aes_pynq_i/clk_wiz_0/inst/clkfbout_buf_aes_pynq_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  aes_pynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





