[1] M. Kharbutli and Y. Solihin, “Counter-Based Cache Replacement and Bypassing Algorithms,” IEEE Transactions on
Computers, vol. 57, no. 4, pp. 433–447, April 2008.
[2] S. M. Khan, Y. Tian, and D. A. Jimenez, “Sampling Dead
Block Prediction for Last-Level Caches,” in Proceedings of
the International Symposium on Microarchitecture, December
2010, pp. 175–186.
[3] N. Duong, D. Zhao, T. Kim, R. Cammarota, M. Valero, and
A. V. Veidenbaum, “Improving Cache Management Policies
Using Dynamic Reuse Distances,” in Proceedings of the
International Symposium on Microarchitecture, December
2012, pp. 389–400.
[4] E. Teran, Y. Tian, Z. Wang, and D. A. Jimenez, “Minimal
Disturbance Placement and Promotion,” in Proceedings of
the International Symposium on High Performance Computer
Architecture, March 2016, pp. 201–211.
[5] A. Jain and C. Lin, “Back to the Future: Leveraging Belady’s
Algorithm for Improved Cache Replacement,” in Proceedings
of the International Symposium on Computer Architecture,
June 2016, pp. 78–89.
[6] E. Teran, Z. Wang, and D. A. Jimenez, “Perceptron Learning
for Reuse Prediction,” in Proceedings of the International
Symposium on Microarchitecture, October 2016, pp. 1–12.
[7] A.-C. Lai, C. Fide, and B. Falsafi, “Dead-block Prediction
& Dead-block Correlating Prefetchers,” in Proceedings of
the International Symposium on Computer Architecture, June
2001, pp. 144–154.
[8] Z. Hu, S. Kaxiras, and M. Martonosi, “Timekeeping in
the Memory System: Predicting and Optimizing Memory
Behavior,” in Proceedings of the International Symposium on
Computer Architecture, May 2002, pp. 209–220.
[9] R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger,
“Evaluation Techniques for Storage Hierarchies,” IBM Systems Journal, vol. 9, no. 2, pp. 78–117, June 1970.
[10] H. Liu, M. Ferdman, J. Huh, and D. Burger, “Cache Bursts: A
New Approach for Eliminating Dead Blocks and Increasing
Cache Efficiency,” in Proceedings of the International Symposium on Microarchitecture, November 2008, pp. 222–233.
[11] M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt, “A
Case for MLP-Aware Cache Replacement,” in Proceedings of
the International Symposium on Computer Architecture, June
2006, pp. 167–178.
[12] P. Faldu and B. Grot, “LLC Dead Block Prediction Considered Not Useful,” in International Workshop on Duplicating,
Deconstructing and Debunking, June 2016.
[13] A. Jaleel, K. B. Theobald, S. C. Steely, Jr., and J. Emer, “High
Performance Cache Replacement Using Re-reference Interval
Prediction (RRIP),” in Proceedings of the International Symposium on Computer Architecture, June 2010, pp. 60–71.
[14] C.-J. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C.
Steely, Jr., and J. Emer, “SHiP: Signature-based Hit Predictor
for High Performance Caching,” in Proceedings of the International Symposium on Microarchitecture, December 2011,
pp. 430–441.
[15] A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob, “CMP$im:
A Pin-Based On-The-Fly Multi-Core Cache Simulator,” in
Proceedings of the Workshop on Modeling, Benchmarking
and Simulation, June 2008.
[16] A. R. Alameldeen, A. Jaleel, M. Qureshi, and
J. Emer, JILP Workshop on Computer Architecture
Competitions: Cache Replacement Championship, June
2010, http://www.jilp.org/jwac-1.
[17] E. Perelman, G. Hamerly, M. Van Biesbrouck, T. Sherwood,
and B. Calder, “Using SimPoint for Accurate and Efficient
Simulation,” in Proceedings of the International Conference
on Measurement and Modeling of Computer Systems, June
2003, pp. 318–319.
[18] CloudSuite: The Benchmark Suite of Cloud Services, Parallel
Systems Architecture Lab, EPFL, http://cloudsuite.ch/.
[19] M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee,
D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and
B. Falsafi, “Clearing the Clouds: A Study of Emerging Scaleout Workloads on Modern Hardware,” in Proceedings of the
International Conference on Architectural Support for Programming Languages and Operating Systems, March 2012,
pp. 37–48.
[20] T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki,
B. Falsafi, and J. C. Hoe, “SimFlex: Statistical Sampling of
Computer System Simulation,” IEEE Micro, vol. 26, no. 4,
pp. 18–31, July 2006.
[21] M. Demler, “Cortex-A72 Takes Big Step Forward,” Microprocessor Report, February 2015.
[22] R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C.
Hoe, “SMARTS: Accelerating Microarchitecture Simulation
via Rigorous Statistical Sampling,” in Proceedings of the
International Symposium on Computer Architecture, June
2003, pp. 84–97.
[23] L. A. Belady, “A Study of Replacement Algorithms for
a Virtual-storage Computer,” IBM Systems Journal, vol. 5,
no. 2, pp. 78–101, June 1966.
[24] P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer,
and B. Falsafi, “Scale-out Processors,” in Proceedings of
the International Symposium on Computer Architecture, June
2012, pp. 500–511.
[25] R. Sen and D. A. Wood, “Reuse-based Online Models for
Caches,” in Proceedings of the International Conference on
Measurement and Modeling of Computer Systems, June 2013,
pp. 279–292.
[26] C. Ding and Y. Zhong, “Predicting Whole-program Locality
Through Reuse Distance Analysis,” in Proceedings of the
Conference on Programming Language Design and Implementation, May 2003, pp. 245–257.

