$date
	Sun Oct 23 07:29:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#961857
b11001 !
1"
#961858
b11001 &
b11001 %
1$
#961859
0"
#961862
b1001100 &
b1001100 %
#961866
b100110 &
b100110 %
#961870
b10011 &
b10011 %
#961874
b111010 &
b111010 %
#961878
b11101 &
b11101 %
#961882
b1011000 &
b1011000 %
#961886
b101100 &
b101100 %
#961890
b10110 &
b10110 %
#961894
b1011 &
b1011 %
#961898
b100010 &
b100010 %
#961902
b10001 &
b10001 %
#961906
b110100 &
b110100 %
#961910
b11010 &
b11010 %
#961914
b1101 &
b1101 %
#961918
b101000 &
b101000 %
#961922
b10100 &
b10100 %
#961926
b1010 &
b1010 %
#961930
b101 &
b101 %
#961934
b10000 &
b10000 %
#961938
b1000 &
b1000 %
#961942
b100 &
b100 %
#961946
b10 &
b10 %
#961950
b1 &
1#
b1 %
#961954
b0 &
b0 %
0#
0$
#1971256
b10000 !
1"
#1971258
b10000 &
b10000 %
1$
#1971259
0"
#1971262
b1000 &
b1000 %
#1971266
b100 &
b100 %
#1971270
b10 &
b10 %
#1971274
b1 &
b1 %
1#
#1971278
b0 &
0#
b0 %
0$
#2989401
b10100 !
1"
#2989402
b10100 &
b10100 %
1$
#2989403
0"
#2989406
b1010 &
b1010 %
#2989410
b101 &
b101 %
#2989414
b10000 &
b10000 %
#2989418
b1000 &
b1000 %
#2989422
b100 &
b100 %
#2989426
b10 &
b10 %
#2989430
b1 &
1#
b1 %
#2989434
b0 &
b0 %
0#
0$
#4500012
