#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 17:42:59 2020
# Process ID: 8116
# Current directory: C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.runs/synth_1
# Command line: vivado.exe -log wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl
# Log file: C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.runs/synth_1/wrapper.vds
# Journal file: C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7z007sclg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/hzcounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/hzcounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'counterController' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/counter controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counterController' (2#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/counter controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'ssegController' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegController.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispClk' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/dispClk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dispClk' (3#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/dispClk.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'ssegDecoder' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegDecoder' (5#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssegAnodeDecoder' [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegAnodeDecoder' (6#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegController' (7#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/ssegController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (8#1) [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1011.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1011.797 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1024.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1024.379 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.070 ; gain = 28.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     6|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |    17|
|7     |LUT5   |     3|
|8     |LUT6   |     4|
|9     |FDCE   |    16|
|10    |FDRE   |    20|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.867 ; gain = 34.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1045.867 ; gain = 21.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1045.867 ; gain = 34.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1057.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.875 ; gain = 50.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 17:44:21 2020...
