// Seed: 295687281
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    output uwire id_9
    , id_11
);
  wire id_12;
  assign id_0 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd63,
    parameter id_8 = 32'd4
) (
    input uwire id_0,
    output logic id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri1 _id_6,
    input wire id_7,
    input tri _id_8,
    output supply1 id_9,
    input wor id_10,
    input tri0 id_11
);
  always id_1 <= 1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_3,
      id_3,
      id_3,
      id_0,
      id_10,
      id_10,
      id_10,
      id_9
  );
  logic [7:0] id_13;
  parameter id_14 = 1;
  wire id_15;
  initial id_13[{1>=id_6, id_8.id_8}] <= id_7;
  logic id_16;
endmodule
