--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8790 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.326ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_47 (SLICE_X41Y60.A5), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.137ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X43Y55.D2      net (fanout=14)       1.074   Disp_num<11>
    SLICE_X43Y55.D       Tilo                  0.053   U6/XLXI_2/HTS5/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS5/MSEG/AND17
    SLICE_X42Y56.D1      net (fanout=1)        0.684   U6/XLXI_2/HTS5/MSEG/XLXN_46
    SLICE_X42Y56.D       Tilo                  0.053   U6/XLXI_1/buffer<59>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X41Y60.C4      net (fanout=1)        0.646   U6/XLXN_16<47>
    SLICE_X41Y60.C       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X41Y60.A5      net (fanout=1)        0.440   U6/XLXN_14<47>
    SLICE_X41Y60.CLK     Tas                   0.018   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (0.679ns logic, 5.458ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X43Y56.C3      net (fanout=14)       0.968   Disp_num<11>
    SLICE_X43Y56.C       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/AND18
    SLICE_X42Y56.D2      net (fanout=2)        0.463   U6/XLXI_2/HTS5/MSEG/XLXN_24
    SLICE_X42Y56.D       Tilo                  0.053   U6/XLXI_1/buffer<59>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X41Y60.C4      net (fanout=1)        0.646   U6/XLXN_16<47>
    SLICE_X41Y60.C       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X41Y60.A5      net (fanout=1)        0.440   U6/XLXN_14<47>
    SLICE_X41Y60.CLK     Tas                   0.018   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (0.679ns logic, 5.131ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X42Y56.C5      net (fanout=14)       0.835   Disp_num<11>
    SLICE_X42Y56.C       Tilo                  0.053   U6/XLXI_1/buffer<59>
                                                       U6/XLXI_2/HTS5/MSEG/AND20
    SLICE_X42Y56.D3      net (fanout=2)        0.581   U6/XLXI_2/HTS5/MSEG/XLXN_44
    SLICE_X42Y56.D       Tilo                  0.053   U6/XLXI_1/buffer<59>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_41
    SLICE_X41Y60.C4      net (fanout=1)        0.646   U6/XLXN_16<47>
    SLICE_X41Y60.C       Tilo                  0.053   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o421
    SLICE_X41Y60.A5      net (fanout=1)        0.440   U6/XLXN_14<47>
    SLICE_X41Y60.CLK     Tas                   0.018   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (0.679ns logic, 5.116ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_15 (SLICE_X41Y60.B5), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X53Y60.D2      net (fanout=55)       2.224   SW_OK<5>
    SLICE_X53Y60.D       Tilo                  0.053   N33
                                                       M5/Mmux_Disp_num17_SW0
    SLICE_X50Y58.D2      net (fanout=1)        0.665   N33
    SLICE_X50Y58.D       Tilo                  0.053   Disp_num<24>
                                                       M5/Mmux_Disp_num17
    SLICE_X49Y60.B2      net (fanout=14)       0.711   Disp_num<24>
    SLICE_X49Y60.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND18
    SLICE_X46Y59.D1      net (fanout=2)        0.731   U6/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X46Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y60.C2      net (fanout=1)        0.690   U6/XLXN_16<15>
    SLICE_X41Y60.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X41Y60.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X41Y60.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (0.675ns logic, 5.215ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X52Y59.B1      net (fanout=55)       2.127   SW_OK<5>
    SLICE_X52Y59.BMUX    Tilo                  0.184   U6/XLXN_16<1>
                                                       M5/Mmux_Disp_num20_SW0
    SLICE_X47Y59.B4      net (fanout=1)        0.679   N55
    SLICE_X47Y59.B       Tilo                  0.053   U6/XLXI_2/HTS1/MSEG/XLXN_46
                                                       M5/Mmux_Disp_num20
    SLICE_X49Y60.B4      net (fanout=14)       0.600   Disp_num<27>
    SLICE_X49Y60.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND18
    SLICE_X46Y59.D1      net (fanout=2)        0.731   U6/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X46Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y60.C2      net (fanout=1)        0.690   U6/XLXN_16<15>
    SLICE_X41Y60.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X41Y60.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X41Y60.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (0.806ns logic, 5.021ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X53Y60.D2      net (fanout=55)       2.224   SW_OK<5>
    SLICE_X53Y60.D       Tilo                  0.053   N33
                                                       M5/Mmux_Disp_num17_SW0
    SLICE_X50Y58.D2      net (fanout=1)        0.665   N33
    SLICE_X50Y58.D       Tilo                  0.053   Disp_num<24>
                                                       M5/Mmux_Disp_num17
    SLICE_X47Y59.A1      net (fanout=14)       0.783   Disp_num<24>
    SLICE_X47Y59.A       Tilo                  0.053   U6/XLXI_2/HTS1/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND19
    SLICE_X46Y59.D2      net (fanout=2)        0.565   U6/XLXI_2/HTS1/MSEG/XLXN_39
    SLICE_X46Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X41Y60.C2      net (fanout=1)        0.690   U6/XLXN_16<15>
    SLICE_X41Y60.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X41Y60.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X41Y60.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (0.675ns logic, 5.121ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_44 (SLICE_X41Y59.B1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X42Y55.D4      net (fanout=14)       0.958   Disp_num<11>
    SLICE_X42Y55.D       Tilo                  0.053   U6/XLXI_2/HTS5/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS5/MSEG/AND19
    SLICE_X43Y56.B2      net (fanout=2)        0.555   U6/XLXI_2/HTS5/MSEG/XLXN_39
    SLICE_X43Y56.B       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_32
    SLICE_X41Y59.D3      net (fanout=1)        0.589   U6/XLXI_2/HTS5/MSEG/XLXN_63
    SLICE_X41Y59.D       Tilo                  0.053   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o391
    SLICE_X41Y59.B1      net (fanout=1)        0.457   U6/XLXN_14<44>
    SLICE_X41Y59.CLK     Tas                   0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_44_rstpot
                                                       U6/XLXI_1/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (0.680ns logic, 5.173ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X42Y56.C5      net (fanout=14)       0.835   Disp_num<11>
    SLICE_X42Y56.C       Tilo                  0.053   U6/XLXI_1/buffer<59>
                                                       U6/XLXI_2/HTS5/MSEG/AND20
    SLICE_X43Y56.B6      net (fanout=2)        0.346   U6/XLXI_2/HTS5/MSEG/XLXN_44
    SLICE_X43Y56.B       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_32
    SLICE_X41Y59.D3      net (fanout=1)        0.589   U6/XLXI_2/HTS5/MSEG/XLXN_63
    SLICE_X41Y59.D       Tilo                  0.053   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o391
    SLICE_X41Y59.B1      net (fanout=1)        0.457   U6/XLXN_14<44>
    SLICE_X41Y59.CLK     Tas                   0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_44_rstpot
                                                       U6/XLXI_1/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (0.680ns logic, 4.841ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_5 (FF)
  Destination:          U6/XLXI_1/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (1.173 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_5 to U6/XLXI_1/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.269   SW_OK<6>
                                                       M2/SW_OK_5
    SLICE_X54Y56.D2      net (fanout=55)       1.798   SW_OK<5>
    SLICE_X54Y56.DMUX    Tilo                  0.180   N19
                                                       M5/Mmux_Disp_num3_SW0
    SLICE_X54Y50.B2      net (fanout=1)        0.816   N39
    SLICE_X54Y50.B       Tilo                  0.053   XLXI_15/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int34112
                                                       M5/Mmux_Disp_num3
    SLICE_X43Y56.B3      net (fanout=14)       1.114   Disp_num<11>
    SLICE_X43Y56.B       Tilo                  0.053   U6/XLXN_16<42>
                                                       U6/XLXI_2/HTS5/MSEG/XLXI_32
    SLICE_X41Y59.D3      net (fanout=1)        0.589   U6/XLXI_2/HTS5/MSEG/XLXN_63
    SLICE_X41Y59.D       Tilo                  0.053   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o391
    SLICE_X41Y59.B1      net (fanout=1)        0.457   U6/XLXN_14<44>
    SLICE_X41Y59.CLK     Tas                   0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_44_rstpot
                                                       U6/XLXI_1/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (0.627ns logic, 4.774ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_60 (SLICE_X42Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_61 (FF)
  Destination:          U6/XLXI_1/buffer_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_61 to U6/XLXI_1/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.100   U6/XLXI_1/buffer<29>
                                                       U6/XLXI_1/buffer_61
    SLICE_X42Y57.A5      net (fanout=2)        0.092   U6/XLXI_1/buffer<61>
    SLICE_X42Y57.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<28>
                                                       U6/XLXI_1/buffer_60_rstpot
                                                       U6/XLXI_1/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_46 (SLICE_X40Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_47 (FF)
  Destination:          U6/XLXI_1/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_47 to U6/XLXI_1/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.AQ      Tcko                  0.100   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47
    SLICE_X40Y60.B5      net (fanout=2)        0.094   U6/XLXI_1/buffer<47>
    SLICE_X40Y60.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<14>
                                                       U6/XLXI_1/buffer_46_rstpot
                                                       U6/XLXI_1/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.041ns logic, 0.094ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_11 (SLICE_X38Y59.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_12 (FF)
  Destination:          U6/XLXI_1/buffer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_12 to U6/XLXI_1/buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y59.CQ      Tcko                  0.100   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_12
    SLICE_X38Y59.B6      net (fanout=2)        0.107   U6/XLXI_1/buffer<12>
    SLICE_X38Y59.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<11>
                                                       U6/XLXI_1/buffer_11_rstpot
                                                       U6/XLXI_1/buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.326|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8790 paths, 0 nets, and 1927 connections

Design statistics:
   Minimum period:   6.326ns{1}   (Maximum frequency: 158.078MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 19:47:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 789 MB



