ARM S+PPO462
"Wse DMBdWW Rfe DpAddrdR DpCtrldW PosWW PosWR DpDatadW"
Cycle=Rfe DpAddrdR DpCtrldW PosWW PosWR DpDatadW Wse DMBdWW
Relax=
Safe=Rfe Wse PosWW PosWR DMBdWW DpAddrdR DpDatadW DpCtrldW
Prefetch=0:x=F,1:x=W
Orig=Wse DMBdWW Rfe DpAddrdR DpCtrldW PosWW PosWR DpDatadW
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | LDR R2, [R1,%z1] ;
 MOV R1, #1    | CMP R2, R2       ;
 STR R1, [%y0] | BNE LC00         ;
               | LC00:            ;
               | MOV R3, #1       ;
               | STR R3, [%a1]    ;
               | MOV R4, #2       ;
               | STR R4, [%a1]    ;
               | LDR R5, [%a1]    ;
               | EOR R6,R5,R5     ;
               | ADD R6, R6, #1   ;
               | STR R6, [%x1]    ;
exists
(a=2 /\ x=2 /\ 1:R0=1)
