// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_conv3_params (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_weights_local_0_0_0_address1,
        conv3_weights_local_0_0_0_ce1,
        conv3_weights_local_0_0_0_we1,
        conv3_weights_local_0_0_0_d1,
        conv3_weights_local_0_0_1_address1,
        conv3_weights_local_0_0_1_ce1,
        conv3_weights_local_0_0_1_we1,
        conv3_weights_local_0_0_1_d1,
        conv3_weights_local_0_1_0_address1,
        conv3_weights_local_0_1_0_ce1,
        conv3_weights_local_0_1_0_we1,
        conv3_weights_local_0_1_0_d1,
        conv3_weights_local_0_1_1_address1,
        conv3_weights_local_0_1_1_ce1,
        conv3_weights_local_0_1_1_we1,
        conv3_weights_local_0_1_1_d1,
        conv3_weights_local_1_0_0_address1,
        conv3_weights_local_1_0_0_ce1,
        conv3_weights_local_1_0_0_we1,
        conv3_weights_local_1_0_0_d1,
        conv3_weights_local_1_0_1_address1,
        conv3_weights_local_1_0_1_ce1,
        conv3_weights_local_1_0_1_we1,
        conv3_weights_local_1_0_1_d1,
        conv3_weights_local_1_1_0_address1,
        conv3_weights_local_1_1_0_ce1,
        conv3_weights_local_1_1_0_we1,
        conv3_weights_local_1_1_0_d1,
        conv3_weights_local_1_1_1_address1,
        conv3_weights_local_1_1_1_ce1,
        conv3_weights_local_1_1_1_we1,
        conv3_weights_local_1_1_1_d1,
        conv3_weights_local_2_0_0_address1,
        conv3_weights_local_2_0_0_ce1,
        conv3_weights_local_2_0_0_we1,
        conv3_weights_local_2_0_0_d1,
        conv3_weights_local_2_0_1_address1,
        conv3_weights_local_2_0_1_ce1,
        conv3_weights_local_2_0_1_we1,
        conv3_weights_local_2_0_1_d1,
        conv3_weights_local_2_1_0_address1,
        conv3_weights_local_2_1_0_ce1,
        conv3_weights_local_2_1_0_we1,
        conv3_weights_local_2_1_0_d1,
        conv3_weights_local_2_1_1_address1,
        conv3_weights_local_2_1_1_ce1,
        conv3_weights_local_2_1_1_we1,
        conv3_weights_local_2_1_1_d1,
        conv3_weights_local_3_0_0_address1,
        conv3_weights_local_3_0_0_ce1,
        conv3_weights_local_3_0_0_we1,
        conv3_weights_local_3_0_0_d1,
        conv3_weights_local_3_0_1_address1,
        conv3_weights_local_3_0_1_ce1,
        conv3_weights_local_3_0_1_we1,
        conv3_weights_local_3_0_1_d1,
        conv3_weights_local_3_1_0_address1,
        conv3_weights_local_3_1_0_ce1,
        conv3_weights_local_3_1_0_we1,
        conv3_weights_local_3_1_0_d1,
        conv3_weights_local_3_1_1_address1,
        conv3_weights_local_3_1_1_ce1,
        conv3_weights_local_3_1_1_we1,
        conv3_weights_local_3_1_1_d1,
        conv3_weights_local_4_0_0_address1,
        conv3_weights_local_4_0_0_ce1,
        conv3_weights_local_4_0_0_we1,
        conv3_weights_local_4_0_0_d1,
        conv3_weights_local_4_0_1_address1,
        conv3_weights_local_4_0_1_ce1,
        conv3_weights_local_4_0_1_we1,
        conv3_weights_local_4_0_1_d1,
        conv3_weights_local_4_1_0_address1,
        conv3_weights_local_4_1_0_ce1,
        conv3_weights_local_4_1_0_we1,
        conv3_weights_local_4_1_0_d1,
        conv3_weights_local_4_1_1_address1,
        conv3_weights_local_4_1_1_ce1,
        conv3_weights_local_4_1_1_we1,
        conv3_weights_local_4_1_1_d1,
        conv3_weights_local_5_0_0_address1,
        conv3_weights_local_5_0_0_ce1,
        conv3_weights_local_5_0_0_we1,
        conv3_weights_local_5_0_0_d1,
        conv3_weights_local_5_0_1_address1,
        conv3_weights_local_5_0_1_ce1,
        conv3_weights_local_5_0_1_we1,
        conv3_weights_local_5_0_1_d1,
        conv3_weights_local_5_1_0_address1,
        conv3_weights_local_5_1_0_ce1,
        conv3_weights_local_5_1_0_we1,
        conv3_weights_local_5_1_0_d1,
        conv3_weights_local_5_1_1_address1,
        conv3_weights_local_5_1_1_ce1,
        conv3_weights_local_5_1_1_we1,
        conv3_weights_local_5_1_1_d1,
        conv3_weights_local_6_0_0_address1,
        conv3_weights_local_6_0_0_ce1,
        conv3_weights_local_6_0_0_we1,
        conv3_weights_local_6_0_0_d1,
        conv3_weights_local_6_0_1_address1,
        conv3_weights_local_6_0_1_ce1,
        conv3_weights_local_6_0_1_we1,
        conv3_weights_local_6_0_1_d1,
        conv3_weights_local_6_1_0_address1,
        conv3_weights_local_6_1_0_ce1,
        conv3_weights_local_6_1_0_we1,
        conv3_weights_local_6_1_0_d1,
        conv3_weights_local_6_1_1_address1,
        conv3_weights_local_6_1_1_ce1,
        conv3_weights_local_6_1_1_we1,
        conv3_weights_local_6_1_1_d1,
        conv3_weights_local_7_0_0_address1,
        conv3_weights_local_7_0_0_ce1,
        conv3_weights_local_7_0_0_we1,
        conv3_weights_local_7_0_0_d1,
        conv3_weights_local_7_0_1_address1,
        conv3_weights_local_7_0_1_ce1,
        conv3_weights_local_7_0_1_we1,
        conv3_weights_local_7_0_1_d1,
        conv3_weights_local_7_1_0_address1,
        conv3_weights_local_7_1_0_ce1,
        conv3_weights_local_7_1_0_we1,
        conv3_weights_local_7_1_0_d1,
        conv3_weights_local_7_1_1_address1,
        conv3_weights_local_7_1_1_ce1,
        conv3_weights_local_7_1_1_we1,
        conv3_weights_local_7_1_1_d1,
        conv3_biases_local_address1,
        conv3_biases_local_ce1,
        conv3_biases_local_we1,
        conv3_biases_local_d1,
        m_axi_gmem_w3_AWVALID,
        m_axi_gmem_w3_AWREADY,
        m_axi_gmem_w3_AWADDR,
        m_axi_gmem_w3_AWID,
        m_axi_gmem_w3_AWLEN,
        m_axi_gmem_w3_AWSIZE,
        m_axi_gmem_w3_AWBURST,
        m_axi_gmem_w3_AWLOCK,
        m_axi_gmem_w3_AWCACHE,
        m_axi_gmem_w3_AWPROT,
        m_axi_gmem_w3_AWQOS,
        m_axi_gmem_w3_AWREGION,
        m_axi_gmem_w3_AWUSER,
        m_axi_gmem_w3_WVALID,
        m_axi_gmem_w3_WREADY,
        m_axi_gmem_w3_WDATA,
        m_axi_gmem_w3_WSTRB,
        m_axi_gmem_w3_WLAST,
        m_axi_gmem_w3_WID,
        m_axi_gmem_w3_WUSER,
        m_axi_gmem_w3_ARVALID,
        m_axi_gmem_w3_ARREADY,
        m_axi_gmem_w3_ARADDR,
        m_axi_gmem_w3_ARID,
        m_axi_gmem_w3_ARLEN,
        m_axi_gmem_w3_ARSIZE,
        m_axi_gmem_w3_ARBURST,
        m_axi_gmem_w3_ARLOCK,
        m_axi_gmem_w3_ARCACHE,
        m_axi_gmem_w3_ARPROT,
        m_axi_gmem_w3_ARQOS,
        m_axi_gmem_w3_ARREGION,
        m_axi_gmem_w3_ARUSER,
        m_axi_gmem_w3_RVALID,
        m_axi_gmem_w3_RREADY,
        m_axi_gmem_w3_RDATA,
        m_axi_gmem_w3_RLAST,
        m_axi_gmem_w3_RID,
        m_axi_gmem_w3_RFIFONUM,
        m_axi_gmem_w3_RUSER,
        m_axi_gmem_w3_RRESP,
        m_axi_gmem_w3_BVALID,
        m_axi_gmem_w3_BREADY,
        m_axi_gmem_w3_BRESP,
        m_axi_gmem_w3_BID,
        m_axi_gmem_w3_BUSER,
        conv3_weights,
        conv3_biases_0_0_val
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] conv3_weights_local_0_0_0_address1;
output   conv3_weights_local_0_0_0_ce1;
output   conv3_weights_local_0_0_0_we1;
output  [31:0] conv3_weights_local_0_0_0_d1;
output  [5:0] conv3_weights_local_0_0_1_address1;
output   conv3_weights_local_0_0_1_ce1;
output   conv3_weights_local_0_0_1_we1;
output  [31:0] conv3_weights_local_0_0_1_d1;
output  [5:0] conv3_weights_local_0_1_0_address1;
output   conv3_weights_local_0_1_0_ce1;
output   conv3_weights_local_0_1_0_we1;
output  [31:0] conv3_weights_local_0_1_0_d1;
output  [5:0] conv3_weights_local_0_1_1_address1;
output   conv3_weights_local_0_1_1_ce1;
output   conv3_weights_local_0_1_1_we1;
output  [31:0] conv3_weights_local_0_1_1_d1;
output  [5:0] conv3_weights_local_1_0_0_address1;
output   conv3_weights_local_1_0_0_ce1;
output   conv3_weights_local_1_0_0_we1;
output  [31:0] conv3_weights_local_1_0_0_d1;
output  [5:0] conv3_weights_local_1_0_1_address1;
output   conv3_weights_local_1_0_1_ce1;
output   conv3_weights_local_1_0_1_we1;
output  [31:0] conv3_weights_local_1_0_1_d1;
output  [5:0] conv3_weights_local_1_1_0_address1;
output   conv3_weights_local_1_1_0_ce1;
output   conv3_weights_local_1_1_0_we1;
output  [31:0] conv3_weights_local_1_1_0_d1;
output  [5:0] conv3_weights_local_1_1_1_address1;
output   conv3_weights_local_1_1_1_ce1;
output   conv3_weights_local_1_1_1_we1;
output  [31:0] conv3_weights_local_1_1_1_d1;
output  [5:0] conv3_weights_local_2_0_0_address1;
output   conv3_weights_local_2_0_0_ce1;
output   conv3_weights_local_2_0_0_we1;
output  [31:0] conv3_weights_local_2_0_0_d1;
output  [5:0] conv3_weights_local_2_0_1_address1;
output   conv3_weights_local_2_0_1_ce1;
output   conv3_weights_local_2_0_1_we1;
output  [31:0] conv3_weights_local_2_0_1_d1;
output  [5:0] conv3_weights_local_2_1_0_address1;
output   conv3_weights_local_2_1_0_ce1;
output   conv3_weights_local_2_1_0_we1;
output  [31:0] conv3_weights_local_2_1_0_d1;
output  [5:0] conv3_weights_local_2_1_1_address1;
output   conv3_weights_local_2_1_1_ce1;
output   conv3_weights_local_2_1_1_we1;
output  [31:0] conv3_weights_local_2_1_1_d1;
output  [5:0] conv3_weights_local_3_0_0_address1;
output   conv3_weights_local_3_0_0_ce1;
output   conv3_weights_local_3_0_0_we1;
output  [31:0] conv3_weights_local_3_0_0_d1;
output  [5:0] conv3_weights_local_3_0_1_address1;
output   conv3_weights_local_3_0_1_ce1;
output   conv3_weights_local_3_0_1_we1;
output  [31:0] conv3_weights_local_3_0_1_d1;
output  [5:0] conv3_weights_local_3_1_0_address1;
output   conv3_weights_local_3_1_0_ce1;
output   conv3_weights_local_3_1_0_we1;
output  [31:0] conv3_weights_local_3_1_0_d1;
output  [5:0] conv3_weights_local_3_1_1_address1;
output   conv3_weights_local_3_1_1_ce1;
output   conv3_weights_local_3_1_1_we1;
output  [31:0] conv3_weights_local_3_1_1_d1;
output  [5:0] conv3_weights_local_4_0_0_address1;
output   conv3_weights_local_4_0_0_ce1;
output   conv3_weights_local_4_0_0_we1;
output  [31:0] conv3_weights_local_4_0_0_d1;
output  [5:0] conv3_weights_local_4_0_1_address1;
output   conv3_weights_local_4_0_1_ce1;
output   conv3_weights_local_4_0_1_we1;
output  [31:0] conv3_weights_local_4_0_1_d1;
output  [5:0] conv3_weights_local_4_1_0_address1;
output   conv3_weights_local_4_1_0_ce1;
output   conv3_weights_local_4_1_0_we1;
output  [31:0] conv3_weights_local_4_1_0_d1;
output  [5:0] conv3_weights_local_4_1_1_address1;
output   conv3_weights_local_4_1_1_ce1;
output   conv3_weights_local_4_1_1_we1;
output  [31:0] conv3_weights_local_4_1_1_d1;
output  [5:0] conv3_weights_local_5_0_0_address1;
output   conv3_weights_local_5_0_0_ce1;
output   conv3_weights_local_5_0_0_we1;
output  [31:0] conv3_weights_local_5_0_0_d1;
output  [5:0] conv3_weights_local_5_0_1_address1;
output   conv3_weights_local_5_0_1_ce1;
output   conv3_weights_local_5_0_1_we1;
output  [31:0] conv3_weights_local_5_0_1_d1;
output  [5:0] conv3_weights_local_5_1_0_address1;
output   conv3_weights_local_5_1_0_ce1;
output   conv3_weights_local_5_1_0_we1;
output  [31:0] conv3_weights_local_5_1_0_d1;
output  [5:0] conv3_weights_local_5_1_1_address1;
output   conv3_weights_local_5_1_1_ce1;
output   conv3_weights_local_5_1_1_we1;
output  [31:0] conv3_weights_local_5_1_1_d1;
output  [5:0] conv3_weights_local_6_0_0_address1;
output   conv3_weights_local_6_0_0_ce1;
output   conv3_weights_local_6_0_0_we1;
output  [31:0] conv3_weights_local_6_0_0_d1;
output  [5:0] conv3_weights_local_6_0_1_address1;
output   conv3_weights_local_6_0_1_ce1;
output   conv3_weights_local_6_0_1_we1;
output  [31:0] conv3_weights_local_6_0_1_d1;
output  [5:0] conv3_weights_local_6_1_0_address1;
output   conv3_weights_local_6_1_0_ce1;
output   conv3_weights_local_6_1_0_we1;
output  [31:0] conv3_weights_local_6_1_0_d1;
output  [5:0] conv3_weights_local_6_1_1_address1;
output   conv3_weights_local_6_1_1_ce1;
output   conv3_weights_local_6_1_1_we1;
output  [31:0] conv3_weights_local_6_1_1_d1;
output  [5:0] conv3_weights_local_7_0_0_address1;
output   conv3_weights_local_7_0_0_ce1;
output   conv3_weights_local_7_0_0_we1;
output  [31:0] conv3_weights_local_7_0_0_d1;
output  [5:0] conv3_weights_local_7_0_1_address1;
output   conv3_weights_local_7_0_1_ce1;
output   conv3_weights_local_7_0_1_we1;
output  [31:0] conv3_weights_local_7_0_1_d1;
output  [5:0] conv3_weights_local_7_1_0_address1;
output   conv3_weights_local_7_1_0_ce1;
output   conv3_weights_local_7_1_0_we1;
output  [31:0] conv3_weights_local_7_1_0_d1;
output  [5:0] conv3_weights_local_7_1_1_address1;
output   conv3_weights_local_7_1_1_ce1;
output   conv3_weights_local_7_1_1_we1;
output  [31:0] conv3_weights_local_7_1_1_d1;
output  [0:0] conv3_biases_local_address1;
output   conv3_biases_local_ce1;
output   conv3_biases_local_we1;
output  [31:0] conv3_biases_local_d1;
output   m_axi_gmem_w3_AWVALID;
input   m_axi_gmem_w3_AWREADY;
output  [63:0] m_axi_gmem_w3_AWADDR;
output  [0:0] m_axi_gmem_w3_AWID;
output  [31:0] m_axi_gmem_w3_AWLEN;
output  [2:0] m_axi_gmem_w3_AWSIZE;
output  [1:0] m_axi_gmem_w3_AWBURST;
output  [1:0] m_axi_gmem_w3_AWLOCK;
output  [3:0] m_axi_gmem_w3_AWCACHE;
output  [2:0] m_axi_gmem_w3_AWPROT;
output  [3:0] m_axi_gmem_w3_AWQOS;
output  [3:0] m_axi_gmem_w3_AWREGION;
output  [0:0] m_axi_gmem_w3_AWUSER;
output   m_axi_gmem_w3_WVALID;
input   m_axi_gmem_w3_WREADY;
output  [31:0] m_axi_gmem_w3_WDATA;
output  [3:0] m_axi_gmem_w3_WSTRB;
output   m_axi_gmem_w3_WLAST;
output  [0:0] m_axi_gmem_w3_WID;
output  [0:0] m_axi_gmem_w3_WUSER;
output   m_axi_gmem_w3_ARVALID;
input   m_axi_gmem_w3_ARREADY;
output  [63:0] m_axi_gmem_w3_ARADDR;
output  [0:0] m_axi_gmem_w3_ARID;
output  [31:0] m_axi_gmem_w3_ARLEN;
output  [2:0] m_axi_gmem_w3_ARSIZE;
output  [1:0] m_axi_gmem_w3_ARBURST;
output  [1:0] m_axi_gmem_w3_ARLOCK;
output  [3:0] m_axi_gmem_w3_ARCACHE;
output  [2:0] m_axi_gmem_w3_ARPROT;
output  [3:0] m_axi_gmem_w3_ARQOS;
output  [3:0] m_axi_gmem_w3_ARREGION;
output  [0:0] m_axi_gmem_w3_ARUSER;
input   m_axi_gmem_w3_RVALID;
output   m_axi_gmem_w3_RREADY;
input  [31:0] m_axi_gmem_w3_RDATA;
input   m_axi_gmem_w3_RLAST;
input  [0:0] m_axi_gmem_w3_RID;
input  [8:0] m_axi_gmem_w3_RFIFONUM;
input  [0:0] m_axi_gmem_w3_RUSER;
input  [1:0] m_axi_gmem_w3_RRESP;
input   m_axi_gmem_w3_BVALID;
output   m_axi_gmem_w3_BREADY;
input  [1:0] m_axi_gmem_w3_BRESP;
input  [0:0] m_axi_gmem_w3_BID;
input  [0:0] m_axi_gmem_w3_BUSER;
input  [63:0] conv3_weights;
input  [31:0] conv3_biases_0_0_val;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv3_biases_local_ce1;
reg conv3_biases_local_we1;
reg m_axi_gmem_w3_ARVALID;
reg[63:0] m_axi_gmem_w3_ARADDR;
reg[0:0] m_axi_gmem_w3_ARID;
reg[31:0] m_axi_gmem_w3_ARLEN;
reg[2:0] m_axi_gmem_w3_ARSIZE;
reg[1:0] m_axi_gmem_w3_ARBURST;
reg[1:0] m_axi_gmem_w3_ARLOCK;
reg[3:0] m_axi_gmem_w3_ARCACHE;
reg[2:0] m_axi_gmem_w3_ARPROT;
reg[3:0] m_axi_gmem_w3_ARQOS;
reg[3:0] m_axi_gmem_w3_ARREGION;
reg[0:0] m_axi_gmem_w3_ARUSER;
reg m_axi_gmem_w3_RREADY;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_w3_blk_n_AR;
wire  signed [61:0] trunc_ln_fu_223_p4;
reg   [61:0] trunc_ln_reg_244;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_idle;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_ready;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWVALID;
wire   [63:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWADDR;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWID;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWLEN;
wire   [2:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWSIZE;
wire   [1:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWBURST;
wire   [1:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWLOCK;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWCACHE;
wire   [2:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWPROT;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWQOS;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWREGION;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWUSER;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WVALID;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WDATA;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WSTRB;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WLAST;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WID;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WUSER;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARVALID;
wire   [63:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARADDR;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARID;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLEN;
wire   [2:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARSIZE;
wire   [1:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARBURST;
wire   [1:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLOCK;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARCACHE;
wire   [2:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARPROT;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARQOS;
wire   [3:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARREGION;
wire   [0:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARUSER;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_RREADY;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_BREADY;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_d1;
wire   [5:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_address1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_ce1;
wire    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_we1;
wire   [31:0] grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_d1;
reg    grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire  signed [63:0] sext_ln180_fu_233_p1;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg = 1'b0;
end

srcnn_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start),
    .ap_done(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done),
    .ap_idle(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_idle),
    .ap_ready(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_ready),
    .m_axi_gmem_w3_AWVALID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWVALID),
    .m_axi_gmem_w3_AWREADY(1'b0),
    .m_axi_gmem_w3_AWADDR(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWADDR),
    .m_axi_gmem_w3_AWID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWID),
    .m_axi_gmem_w3_AWLEN(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWLEN),
    .m_axi_gmem_w3_AWSIZE(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWSIZE),
    .m_axi_gmem_w3_AWBURST(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWBURST),
    .m_axi_gmem_w3_AWLOCK(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWLOCK),
    .m_axi_gmem_w3_AWCACHE(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWCACHE),
    .m_axi_gmem_w3_AWPROT(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWPROT),
    .m_axi_gmem_w3_AWQOS(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWQOS),
    .m_axi_gmem_w3_AWREGION(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWREGION),
    .m_axi_gmem_w3_AWUSER(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_AWUSER),
    .m_axi_gmem_w3_WVALID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WVALID),
    .m_axi_gmem_w3_WREADY(1'b0),
    .m_axi_gmem_w3_WDATA(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WDATA),
    .m_axi_gmem_w3_WSTRB(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WSTRB),
    .m_axi_gmem_w3_WLAST(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WLAST),
    .m_axi_gmem_w3_WID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WID),
    .m_axi_gmem_w3_WUSER(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_WUSER),
    .m_axi_gmem_w3_ARVALID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARVALID),
    .m_axi_gmem_w3_ARREADY(m_axi_gmem_w3_ARREADY),
    .m_axi_gmem_w3_ARADDR(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARADDR),
    .m_axi_gmem_w3_ARID(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARID),
    .m_axi_gmem_w3_ARLEN(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLEN),
    .m_axi_gmem_w3_ARSIZE(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARSIZE),
    .m_axi_gmem_w3_ARBURST(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARBURST),
    .m_axi_gmem_w3_ARLOCK(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLOCK),
    .m_axi_gmem_w3_ARCACHE(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARCACHE),
    .m_axi_gmem_w3_ARPROT(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARPROT),
    .m_axi_gmem_w3_ARQOS(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARQOS),
    .m_axi_gmem_w3_ARREGION(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARREGION),
    .m_axi_gmem_w3_ARUSER(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARUSER),
    .m_axi_gmem_w3_RVALID(m_axi_gmem_w3_RVALID),
    .m_axi_gmem_w3_RREADY(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_RREADY),
    .m_axi_gmem_w3_RDATA(m_axi_gmem_w3_RDATA),
    .m_axi_gmem_w3_RLAST(m_axi_gmem_w3_RLAST),
    .m_axi_gmem_w3_RID(m_axi_gmem_w3_RID),
    .m_axi_gmem_w3_RFIFONUM(m_axi_gmem_w3_RFIFONUM),
    .m_axi_gmem_w3_RUSER(m_axi_gmem_w3_RUSER),
    .m_axi_gmem_w3_RRESP(m_axi_gmem_w3_RRESP),
    .m_axi_gmem_w3_BVALID(1'b0),
    .m_axi_gmem_w3_BREADY(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_BREADY),
    .m_axi_gmem_w3_BRESP(2'd0),
    .m_axi_gmem_w3_BID(1'd0),
    .m_axi_gmem_w3_BUSER(1'd0),
    .sext_ln180(trunc_ln_reg_244),
    .conv3_weights_local_0_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_address1),
    .conv3_weights_local_0_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_ce1),
    .conv3_weights_local_0_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_we1),
    .conv3_weights_local_0_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_d1),
    .conv3_weights_local_0_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_address1),
    .conv3_weights_local_0_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_ce1),
    .conv3_weights_local_0_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_we1),
    .conv3_weights_local_0_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_d1),
    .conv3_weights_local_0_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_address1),
    .conv3_weights_local_0_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_ce1),
    .conv3_weights_local_0_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_we1),
    .conv3_weights_local_0_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_d1),
    .conv3_weights_local_0_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_address1),
    .conv3_weights_local_0_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_ce1),
    .conv3_weights_local_0_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_we1),
    .conv3_weights_local_0_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_d1),
    .conv3_weights_local_1_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_address1),
    .conv3_weights_local_1_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_ce1),
    .conv3_weights_local_1_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_we1),
    .conv3_weights_local_1_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_d1),
    .conv3_weights_local_1_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_address1),
    .conv3_weights_local_1_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_ce1),
    .conv3_weights_local_1_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_we1),
    .conv3_weights_local_1_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_d1),
    .conv3_weights_local_1_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_address1),
    .conv3_weights_local_1_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_ce1),
    .conv3_weights_local_1_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_we1),
    .conv3_weights_local_1_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_d1),
    .conv3_weights_local_1_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_address1),
    .conv3_weights_local_1_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_ce1),
    .conv3_weights_local_1_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_we1),
    .conv3_weights_local_1_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_d1),
    .conv3_weights_local_2_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_address1),
    .conv3_weights_local_2_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_ce1),
    .conv3_weights_local_2_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_we1),
    .conv3_weights_local_2_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_d1),
    .conv3_weights_local_2_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_address1),
    .conv3_weights_local_2_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_ce1),
    .conv3_weights_local_2_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_we1),
    .conv3_weights_local_2_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_d1),
    .conv3_weights_local_2_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_address1),
    .conv3_weights_local_2_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_ce1),
    .conv3_weights_local_2_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_we1),
    .conv3_weights_local_2_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_d1),
    .conv3_weights_local_2_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_address1),
    .conv3_weights_local_2_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_ce1),
    .conv3_weights_local_2_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_we1),
    .conv3_weights_local_2_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_d1),
    .conv3_weights_local_3_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_address1),
    .conv3_weights_local_3_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_ce1),
    .conv3_weights_local_3_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_we1),
    .conv3_weights_local_3_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_d1),
    .conv3_weights_local_3_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_address1),
    .conv3_weights_local_3_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_ce1),
    .conv3_weights_local_3_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_we1),
    .conv3_weights_local_3_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_d1),
    .conv3_weights_local_3_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_address1),
    .conv3_weights_local_3_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_ce1),
    .conv3_weights_local_3_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_we1),
    .conv3_weights_local_3_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_d1),
    .conv3_weights_local_3_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_address1),
    .conv3_weights_local_3_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_ce1),
    .conv3_weights_local_3_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_we1),
    .conv3_weights_local_3_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_d1),
    .conv3_weights_local_4_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_address1),
    .conv3_weights_local_4_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_ce1),
    .conv3_weights_local_4_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_we1),
    .conv3_weights_local_4_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_d1),
    .conv3_weights_local_4_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_address1),
    .conv3_weights_local_4_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_ce1),
    .conv3_weights_local_4_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_we1),
    .conv3_weights_local_4_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_d1),
    .conv3_weights_local_4_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_address1),
    .conv3_weights_local_4_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_ce1),
    .conv3_weights_local_4_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_we1),
    .conv3_weights_local_4_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_d1),
    .conv3_weights_local_4_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_address1),
    .conv3_weights_local_4_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_ce1),
    .conv3_weights_local_4_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_we1),
    .conv3_weights_local_4_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_d1),
    .conv3_weights_local_5_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_address1),
    .conv3_weights_local_5_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_ce1),
    .conv3_weights_local_5_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_we1),
    .conv3_weights_local_5_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_d1),
    .conv3_weights_local_5_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_address1),
    .conv3_weights_local_5_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_ce1),
    .conv3_weights_local_5_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_we1),
    .conv3_weights_local_5_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_d1),
    .conv3_weights_local_5_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_address1),
    .conv3_weights_local_5_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_ce1),
    .conv3_weights_local_5_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_we1),
    .conv3_weights_local_5_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_d1),
    .conv3_weights_local_5_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_address1),
    .conv3_weights_local_5_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_ce1),
    .conv3_weights_local_5_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_we1),
    .conv3_weights_local_5_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_d1),
    .conv3_weights_local_6_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_address1),
    .conv3_weights_local_6_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_ce1),
    .conv3_weights_local_6_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_we1),
    .conv3_weights_local_6_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_d1),
    .conv3_weights_local_6_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_address1),
    .conv3_weights_local_6_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_ce1),
    .conv3_weights_local_6_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_we1),
    .conv3_weights_local_6_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_d1),
    .conv3_weights_local_6_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_address1),
    .conv3_weights_local_6_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_ce1),
    .conv3_weights_local_6_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_we1),
    .conv3_weights_local_6_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_d1),
    .conv3_weights_local_6_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_address1),
    .conv3_weights_local_6_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_ce1),
    .conv3_weights_local_6_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_we1),
    .conv3_weights_local_6_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_d1),
    .conv3_weights_local_7_0_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_address1),
    .conv3_weights_local_7_0_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_ce1),
    .conv3_weights_local_7_0_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_we1),
    .conv3_weights_local_7_0_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_d1),
    .conv3_weights_local_7_0_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_address1),
    .conv3_weights_local_7_0_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_ce1),
    .conv3_weights_local_7_0_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_we1),
    .conv3_weights_local_7_0_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_d1),
    .conv3_weights_local_7_1_0_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_address1),
    .conv3_weights_local_7_1_0_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_ce1),
    .conv3_weights_local_7_1_0_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_we1),
    .conv3_weights_local_7_1_0_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_d1),
    .conv3_weights_local_7_1_1_address1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_address1),
    .conv3_weights_local_7_1_1_ce1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_ce1),
    .conv3_weights_local_7_1_1_we1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_we1),
    .conv3_weights_local_7_1_1_d1(grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_ready == 1'b1)) begin
            grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_244 <= {{conv3_weights[63:2]}};
    end
end

always @ (*) begin
    if ((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_w3_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv3_biases_local_ce1 = 1'b1;
    end else begin
        conv3_biases_local_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        conv3_biases_local_we1 = 1'b1;
    end else begin
        conv3_biases_local_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem_w3_blk_n_AR = m_axi_gmem_w3_ARREADY;
    end else begin
        gmem_w3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_w3_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_w3_ARADDR = sext_ln180_fu_233_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARADDR = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARADDR;
    end else begin
        m_axi_gmem_w3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARBURST = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARBURST;
    end else begin
        m_axi_gmem_w3_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARCACHE = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARCACHE;
    end else begin
        m_axi_gmem_w3_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARID = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARID;
    end else begin
        m_axi_gmem_w3_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_w3_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_w3_ARLEN = 32'd800;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARLEN = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLEN;
    end else begin
        m_axi_gmem_w3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARLOCK = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARLOCK;
    end else begin
        m_axi_gmem_w3_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARPROT = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARPROT;
    end else begin
        m_axi_gmem_w3_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARQOS = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARQOS;
    end else begin
        m_axi_gmem_w3_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARREGION = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARREGION;
    end else begin
        m_axi_gmem_w3_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARSIZE = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARSIZE;
    end else begin
        m_axi_gmem_w3_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARUSER = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARUSER;
    end else begin
        m_axi_gmem_w3_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_w3_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_w3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_ARVALID = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_ARVALID;
    end else begin
        m_axi_gmem_w3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_w3_RREADY = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_m_axi_gmem_w3_RREADY;
    end else begin
        m_axi_gmem_w3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem_w3_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign conv3_biases_local_address1 = 64'd0;

assign conv3_biases_local_d1 = conv3_biases_0_0_val;

assign conv3_weights_local_0_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_address1;

assign conv3_weights_local_0_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_ce1;

assign conv3_weights_local_0_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_d1;

assign conv3_weights_local_0_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_0_we1;

assign conv3_weights_local_0_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_address1;

assign conv3_weights_local_0_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_ce1;

assign conv3_weights_local_0_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_d1;

assign conv3_weights_local_0_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_0_1_we1;

assign conv3_weights_local_0_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_address1;

assign conv3_weights_local_0_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_ce1;

assign conv3_weights_local_0_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_d1;

assign conv3_weights_local_0_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_0_we1;

assign conv3_weights_local_0_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_address1;

assign conv3_weights_local_0_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_ce1;

assign conv3_weights_local_0_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_d1;

assign conv3_weights_local_0_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_0_1_1_we1;

assign conv3_weights_local_1_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_address1;

assign conv3_weights_local_1_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_ce1;

assign conv3_weights_local_1_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_d1;

assign conv3_weights_local_1_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_0_we1;

assign conv3_weights_local_1_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_address1;

assign conv3_weights_local_1_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_ce1;

assign conv3_weights_local_1_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_d1;

assign conv3_weights_local_1_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_0_1_we1;

assign conv3_weights_local_1_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_address1;

assign conv3_weights_local_1_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_ce1;

assign conv3_weights_local_1_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_d1;

assign conv3_weights_local_1_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_0_we1;

assign conv3_weights_local_1_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_address1;

assign conv3_weights_local_1_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_ce1;

assign conv3_weights_local_1_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_d1;

assign conv3_weights_local_1_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_1_1_1_we1;

assign conv3_weights_local_2_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_address1;

assign conv3_weights_local_2_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_ce1;

assign conv3_weights_local_2_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_d1;

assign conv3_weights_local_2_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_0_we1;

assign conv3_weights_local_2_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_address1;

assign conv3_weights_local_2_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_ce1;

assign conv3_weights_local_2_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_d1;

assign conv3_weights_local_2_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_0_1_we1;

assign conv3_weights_local_2_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_address1;

assign conv3_weights_local_2_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_ce1;

assign conv3_weights_local_2_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_d1;

assign conv3_weights_local_2_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_0_we1;

assign conv3_weights_local_2_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_address1;

assign conv3_weights_local_2_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_ce1;

assign conv3_weights_local_2_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_d1;

assign conv3_weights_local_2_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_2_1_1_we1;

assign conv3_weights_local_3_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_address1;

assign conv3_weights_local_3_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_ce1;

assign conv3_weights_local_3_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_d1;

assign conv3_weights_local_3_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_0_we1;

assign conv3_weights_local_3_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_address1;

assign conv3_weights_local_3_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_ce1;

assign conv3_weights_local_3_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_d1;

assign conv3_weights_local_3_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_0_1_we1;

assign conv3_weights_local_3_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_address1;

assign conv3_weights_local_3_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_ce1;

assign conv3_weights_local_3_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_d1;

assign conv3_weights_local_3_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_0_we1;

assign conv3_weights_local_3_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_address1;

assign conv3_weights_local_3_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_ce1;

assign conv3_weights_local_3_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_d1;

assign conv3_weights_local_3_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_3_1_1_we1;

assign conv3_weights_local_4_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_address1;

assign conv3_weights_local_4_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_ce1;

assign conv3_weights_local_4_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_d1;

assign conv3_weights_local_4_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_0_we1;

assign conv3_weights_local_4_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_address1;

assign conv3_weights_local_4_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_ce1;

assign conv3_weights_local_4_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_d1;

assign conv3_weights_local_4_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_0_1_we1;

assign conv3_weights_local_4_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_address1;

assign conv3_weights_local_4_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_ce1;

assign conv3_weights_local_4_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_d1;

assign conv3_weights_local_4_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_0_we1;

assign conv3_weights_local_4_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_address1;

assign conv3_weights_local_4_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_ce1;

assign conv3_weights_local_4_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_d1;

assign conv3_weights_local_4_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_4_1_1_we1;

assign conv3_weights_local_5_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_address1;

assign conv3_weights_local_5_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_ce1;

assign conv3_weights_local_5_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_d1;

assign conv3_weights_local_5_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_0_we1;

assign conv3_weights_local_5_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_address1;

assign conv3_weights_local_5_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_ce1;

assign conv3_weights_local_5_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_d1;

assign conv3_weights_local_5_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_0_1_we1;

assign conv3_weights_local_5_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_address1;

assign conv3_weights_local_5_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_ce1;

assign conv3_weights_local_5_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_d1;

assign conv3_weights_local_5_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_0_we1;

assign conv3_weights_local_5_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_address1;

assign conv3_weights_local_5_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_ce1;

assign conv3_weights_local_5_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_d1;

assign conv3_weights_local_5_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_5_1_1_we1;

assign conv3_weights_local_6_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_address1;

assign conv3_weights_local_6_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_ce1;

assign conv3_weights_local_6_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_d1;

assign conv3_weights_local_6_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_0_we1;

assign conv3_weights_local_6_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_address1;

assign conv3_weights_local_6_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_ce1;

assign conv3_weights_local_6_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_d1;

assign conv3_weights_local_6_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_0_1_we1;

assign conv3_weights_local_6_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_address1;

assign conv3_weights_local_6_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_ce1;

assign conv3_weights_local_6_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_d1;

assign conv3_weights_local_6_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_0_we1;

assign conv3_weights_local_6_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_address1;

assign conv3_weights_local_6_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_ce1;

assign conv3_weights_local_6_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_d1;

assign conv3_weights_local_6_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_6_1_1_we1;

assign conv3_weights_local_7_0_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_address1;

assign conv3_weights_local_7_0_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_ce1;

assign conv3_weights_local_7_0_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_d1;

assign conv3_weights_local_7_0_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_0_we1;

assign conv3_weights_local_7_0_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_address1;

assign conv3_weights_local_7_0_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_ce1;

assign conv3_weights_local_7_0_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_d1;

assign conv3_weights_local_7_0_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_0_1_we1;

assign conv3_weights_local_7_1_0_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_address1;

assign conv3_weights_local_7_1_0_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_ce1;

assign conv3_weights_local_7_1_0_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_d1;

assign conv3_weights_local_7_1_0_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_0_we1;

assign conv3_weights_local_7_1_1_address1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_address1;

assign conv3_weights_local_7_1_1_ce1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_ce1;

assign conv3_weights_local_7_1_1_d1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_d1;

assign conv3_weights_local_7_1_1_we1 = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_conv3_weights_local_7_1_1_we1;

assign grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start = grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_152_ap_start_reg;

assign m_axi_gmem_w3_AWADDR = 64'd0;

assign m_axi_gmem_w3_AWBURST = 2'd0;

assign m_axi_gmem_w3_AWCACHE = 4'd0;

assign m_axi_gmem_w3_AWID = 1'd0;

assign m_axi_gmem_w3_AWLEN = 32'd0;

assign m_axi_gmem_w3_AWLOCK = 2'd0;

assign m_axi_gmem_w3_AWPROT = 3'd0;

assign m_axi_gmem_w3_AWQOS = 4'd0;

assign m_axi_gmem_w3_AWREGION = 4'd0;

assign m_axi_gmem_w3_AWSIZE = 3'd0;

assign m_axi_gmem_w3_AWUSER = 1'd0;

assign m_axi_gmem_w3_AWVALID = 1'b0;

assign m_axi_gmem_w3_BREADY = 1'b0;

assign m_axi_gmem_w3_WDATA = 32'd0;

assign m_axi_gmem_w3_WID = 1'd0;

assign m_axi_gmem_w3_WLAST = 1'b0;

assign m_axi_gmem_w3_WSTRB = 4'd0;

assign m_axi_gmem_w3_WUSER = 1'd0;

assign m_axi_gmem_w3_WVALID = 1'b0;

assign sext_ln180_fu_233_p1 = trunc_ln_fu_223_p4;

assign trunc_ln_fu_223_p4 = {{conv3_weights[63:2]}};

endmodule //srcnn_load_conv3_params
