library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity MUX_4x1  is
  port (I0,I1,I2,I3, S0,S1: in std_logic; Y: out std_logic);
end entity MUX_2x1;

architecture Struct of MUX_4x1 is
  component  MUX_2x1  is
  port (I0,I1, S: in std_logic; Y: out std_logic);
  end component;
	
  signal tI0, tI1, notS: std_logic;  
begin
  m0: port map (I0 => I0,I1 =>	I1, S => S0, Y => tI0 );
  m1: port map (I0 => I2,I1 =>	I3, S => S0, Y => tI1 );
  tm: port map (I0 => tI0,I1 =>	tI1, S => S1, Y => Y );
  
end Struct;
