
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355953500                       # Number of ticks simulated
final_tick                               2263604297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              198783669                       # Simulator instruction rate (inst/s)
host_op_rate                                198776974                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              508978361                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768576                       # Number of bytes of host memory used
host_seconds                                     0.70                       # Real time elapsed on the host
sim_insts                                   139010037                       # Number of instructions simulated
sim_ops                                     139010037                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256572839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78212463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     84865017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53220435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274193118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159481505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            906545377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256572839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     84865017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274193118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       615630974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291453799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291453799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291453799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256572839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78212463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     84865017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53220435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274193118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159481505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1197999177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            770944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          935                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8078                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12046                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81089243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423605892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9169737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168111846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31464784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452414431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2165855933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81089243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9169737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31464784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121723764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1361076657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1361076657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1361076657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81089243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423605892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9169737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168111846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31464784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452414431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3526932591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.603275                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.025170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898123                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320376                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577747                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.137610                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   252.560222                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577389                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.493282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.494409                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358535000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358699500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089463                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512432                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577030                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873222                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139119500     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151413500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61859500     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4863                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.393069                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65203                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.407979                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.818226                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.574843                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048473                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.801904                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.850377                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129864                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129864                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30690                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30690                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25623                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25623                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56313                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56313                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56313                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56313                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2795                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2795                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2158                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2158                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27781                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27781                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083470                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083470                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077679                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077679                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080844                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080844                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080844                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080844                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3036                       # number of writebacks
system.cpu4.dcache.writebacks::total             3036                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999366                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277166                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           112.990624                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.562616                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.436751                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053833                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946166                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335954                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335954                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164296                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164296                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164296                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164296                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164296                       # number of overall hits
system.cpu4.icache.overall_hits::total         164296                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166750                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166750                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166750                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166750                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166750                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166750                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014717                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014717                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014717                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352457500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358895000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1897126500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2085                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.816864                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46028                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2085                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.075779                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.553533                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.263331                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161237                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.703639                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864877                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79592                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79592                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12694                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12694                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35340                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35340                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35340                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35340                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          688                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          688                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2341                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2341                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2341                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2341                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu5.dcache.writebacks::total              985                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.053363                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.946637                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367292                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632708                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553617500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563351500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681975500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12529                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.495885                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153106                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12529                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.220129                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.203330                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.292556                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195710                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627525                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823234                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356219                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356219                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76397                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76397                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156430                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156430                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156430                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156430                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5852                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5852                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12721                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12721                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12721                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12721                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8221                       # number of writebacks
system.cpu6.dcache.writebacks::total             8221                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871708                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.685714                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.185994                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399777                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599973                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358544000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358708500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786872                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635355                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151517                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2706                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          921                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36254                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35638                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120405                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493421                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32920     92.37%     92.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1793      5.03%     97.40% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.35% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     230      0.65%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35638                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56163                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12048                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18737                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12242                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5807                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              257                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             333                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10579                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14749                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6602                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37450                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80609                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       212824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2938416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32180                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88346                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371335                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787574                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67555     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13202     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3809      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3134      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88346                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3081.978469                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1008.929055                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   321.362133                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   576.203084                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.246321                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078458                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140675                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752436                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19149                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.547577                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22325                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19149                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.165857                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.275648                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    18.021326                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.106637                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803667                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.474908                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205777                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.123386                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   335.392324                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.157994                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.061484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   444.805408                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.119020                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004400                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008571                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088165                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081883                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028847                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029068                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108595                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187285                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974987                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442417                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442417                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          480                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             794                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          731                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2750                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4057                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1089                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2668                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4602                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          731                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          940                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2750                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3148                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9453                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1307                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          731                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          940                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2750                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3148                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9453                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          124                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1764                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6337                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8649                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1700                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4101                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1765                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3217                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5752                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3529                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1700                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9554                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18502                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3529                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1700                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9554                       # number of overall misses
system.l2cache1.overall_misses::total           18502                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          185                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1982                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6817                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9443                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4836                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2258                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12702                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27955                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4836                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2258                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12702                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27955                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.805195                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890010                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915917                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.502697                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.618430                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546644                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555534                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729735                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583702                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.752165                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661849                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729735                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583702                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.752165                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661849                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9180                       # number of writebacks
system.l2cache1.writebacks::total                9180                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4908                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4908                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14430                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14465                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26766                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35627                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710416                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453576                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10317     28.96%     28.96% # Request fanout histogram
system.membus0.snoop_fanout::3                  25310     71.04%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35627                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9855                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9180                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6698                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             284                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            246                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8602                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8585                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9855                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37979                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15425                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53404                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53413                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1338176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767792                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13023                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48619                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267673                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442751                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35605     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13014     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48619                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.671624                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.670928                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.541933                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.541977                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6496                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881240                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6496                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002463                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.800994                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.268659                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.478537                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.941155                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.035651                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.081481                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.272352                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.300062                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079291                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.029909                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058822                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064728                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255093                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204522                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992578                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88556                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88556                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4902                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5098                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5098                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4903                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5099                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5099                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6505                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.824879                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6505                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.105692                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.313138                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.510967                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.957417                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.093179                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.402548                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.435234                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.256606                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.082071                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.031935                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059839                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068324                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275159                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214702                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88637                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88637                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4901                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5097                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5097                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5098                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5098                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.400290                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.399593                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.399975                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.400018                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526798481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524452123.070107                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346357.929893                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526798566                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524452208.026050                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346357.973951                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526798651                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524452292.981992                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346358.018008                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526798736                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524452377.937934                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346358.062066                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33982                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28373                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4586                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62355                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12725                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302133                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166638                       # Number of instructions committed
system.switch_cpus4.committedOps               166638                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160884                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17258                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160884                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221939                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113619                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62619                       # number of memory refs
system.switch_cpus4.num_load_insts              34186                       # Number of load instructions
system.switch_cpus4.num_store_insts             28433                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231324.908525                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70808.091475                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234361                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765639                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22730                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96687     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35139     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28713     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166750                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526799105                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648129270.642450                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878669834.357550                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194104                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805896                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527208596                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643864846.910726                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883343749.089274                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636892                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363108                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526798991                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524452632.805760                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346358.194239                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4904                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3499                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4904                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33309                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42132                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755435                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429834                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10304     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31828     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42132                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.079883                       # Number of seconds simulated
sim_ticks                                 79883268500                       # Number of ticks simulated
final_tick                               2343845166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1860969                       # Simulator instruction rate (inst/s)
host_op_rate                                  1860969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205880833                       # Simulator tick rate (ticks/s)
host_mem_usage                                 785120                       # Number of bytes of host memory used
host_seconds                                   388.01                       # Real time elapsed on the host
sim_insts                                   722069345                       # Number of instructions simulated
sim_ops                                     722069345                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       286144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       232576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       173312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       127104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      2240576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       805952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       715904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       298048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst        81984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        25664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       129344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        45312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst       179520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data        64384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           5411008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       286144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       173312                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      2240576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       715904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        81984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst       179520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      3809536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2343424                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2343424                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         4471                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         3634                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2708                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         1986                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        35009                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        12593                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        11186                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         4657                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1281                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          401                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         2021                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          708                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst         2805                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data         1006                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              84547                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        36616                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             36616                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3582027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2911448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      2169566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      1591122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     28048126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     10089121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      8961877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3731044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      1026298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       321269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      1619163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       567228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        34450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data        30444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      2247279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       805976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             67736437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3582027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      2169566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     28048126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      8961877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      1026298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      1619163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        34450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      2247279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        47688785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       29335605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            29335605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       29335605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3582027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2911448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      2169566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      1591122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     28048126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     10089121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      8961877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3731044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      1026298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       321269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      1619163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       567228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        34450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data        30444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      2247279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       805976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            97072042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        45440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data      2391744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data      1962240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        28608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     11124864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        86336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data      7275840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data      1482944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst        15168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data      1533184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         5760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data      2133440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      2969600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          31076544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        28608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       196928                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     16579136                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       16579136                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          710                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data        37371                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          140                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        30660                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          447                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       173826                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         1349                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data       113685                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data        23171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data        23956                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           90                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data        33335                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        46400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             485571                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       259049                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            259049                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       568830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     29940487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       112164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     24563842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       358123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    139264006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1080777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     91080900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        27240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     18563887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst       189877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     19192805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        72105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst       128187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     26706969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       37174243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            389024443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       568830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       112164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       358123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1080777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        27240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst       189877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst       128187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2465197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      207542034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           207542034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      207542034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       568830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     29940487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       112164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     24563842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       358123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    139264006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1080777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     91080900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        27240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     18563887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst       189877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     19192805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        72105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst       128187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     26706969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      37174243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           596566476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     156                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     32064                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1424     36.09%     36.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    181      4.59%     40.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     82      2.08%     42.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    128      3.24%     46.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2131     54.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3946                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1424     45.70%     45.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     181      5.81%     51.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      82      2.63%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     128      4.11%     58.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1301     41.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3116                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             79591007500     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13575000      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4018000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               18944000      0.02%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              255899000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         79883443500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.610511                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.789660                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.17%      0.17% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  124      2.96%      3.13% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.05%      3.17% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3074     73.35%     76.52% # number of callpals executed
system.cpu0.kern.callpal::rdps                    168      4.01%     80.53% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     80.55% # number of callpals executed
system.cpu0.kern.callpal::rti                     483     11.52%     92.08% # number of callpals executed
system.cpu0.kern.callpal::callsys                  82      1.96%     94.03% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.02%     94.06% # number of callpals executed
system.cpu0.kern.callpal::rdunique                249      5.94%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4191                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              610                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                141                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                142                      
system.cpu0.kern.mode_good::user                  141                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.232787                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.376831                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       34574241500     44.04%     44.04% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         43934842000     55.96%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     124                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           403803                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.457477                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18592278                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           403803                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.042942                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.457477                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.954019                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.954019                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38650739                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38650739                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     15830857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15830857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      2875194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2875194                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2700                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18706051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18706051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18706051                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18706051                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       373658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       373658                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        34330                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        34330                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          752                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1028                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1028                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407988                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407988                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407988                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407988                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     16204515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16204515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      2909524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2909524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3728                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3728                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19114039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19114039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19114039                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19114039                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.023059                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023059                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011799                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011799                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.189612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.189612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.275751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.275751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021345                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021345                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021345                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021345                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        45089                       # number of writebacks
system.cpu0.dcache.writebacks::total            45089                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            46629                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           77979839                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            46629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1672.346372                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000993                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999007                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        177480669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       177480669                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     88670391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88670391                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     88670391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88670391                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     88670391                       # number of overall hits
system.cpu0.icache.overall_hits::total       88670391                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        46629                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        46629                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        46629                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         46629                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        46629                       # number of overall misses
system.cpu0.icache.overall_misses::total        46629                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     88717020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     88717020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     88717020                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     88717020                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     88717020                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     88717020                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000526                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000526                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000526                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        46629                       # number of writebacks
system.cpu0.icache.writebacks::total            46629                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     161                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     31303                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     944     34.52%     34.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     82      3.00%     37.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    124      4.53%     42.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1585     57.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2735                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      944     47.85%     47.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      82      4.16%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     124      6.28%     58.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     823     41.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1973                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             79865942000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4018000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18492500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              201353000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         80089805500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.519243                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.721389                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   52      1.56%      1.56% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  192      5.77%      7.33% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.15%      7.48% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2152     64.62%     72.10% # number of callpals executed
system.cpu1.kern.callpal::rdps                    172      5.17%     77.27% # number of callpals executed
system.cpu1.kern.callpal::rti                     378     11.35%     88.62% # number of callpals executed
system.cpu1.kern.callpal::callsys                 108      3.24%     91.86% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.06%     91.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique                269      8.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3330                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              351                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                216                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                219                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                262                      
system.cpu1.kern.mode_good::user                  216                      
system.cpu1.kern.mode_good::idle                   46                      
system.cpu1.kern.mode_switch_good::kernel     0.746439                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.210046                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.666667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         273871500      0.34%      0.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         41062619500     51.59%     51.93% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         38264063000     48.07%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     192                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           401456                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          463.427709                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17365615                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           401456                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.256584                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.546050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   460.881659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.900159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905132                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         36263096                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        36263096                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     14729342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14729342                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      2785286                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2785286                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2053                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2053                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1582                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17514628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17514628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17514628                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17514628                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       373979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       373979                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        34184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        34184                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          692                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          692                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1096                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1096                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       408163                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        408163                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       408163                       # number of overall misses
system.cpu1.dcache.overall_misses::total       408163                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     15103321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15103321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      2819470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2819470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17922791                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17922791                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17922791                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17922791                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024761                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024761                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012124                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.252095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.252095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.409261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.409261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022773                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022773                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022773                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        42550                       # number of writebacks
system.cpu1.dcache.writebacks::total            42550                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            45212                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           65747834                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            45212                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1454.212023                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    16.073480                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   495.926520                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.031394                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.968606                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165689594                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165689594                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     82776979                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       82776979                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     82776979                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        82776979                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     82776979                       # number of overall hits
system.cpu1.icache.overall_hits::total       82776979                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        45212                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45212                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        45212                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45212                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        45212                       # number of overall misses
system.cpu1.icache.overall_misses::total        45212                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     82822191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     82822191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     82822191                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     82822191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     82822191                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     82822191                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000546                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000546                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000546                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000546                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000546                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000546                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        45212                       # number of writebacks
system.cpu1.icache.writebacks::total            45212                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     448                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30976                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5625     36.60%     36.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    122      0.79%     37.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     82      0.53%     37.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     34      0.22%     38.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9507     61.85%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15370                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5610     49.10%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     122      1.07%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      82      0.72%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      34      0.30%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5578     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                11426                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             79024759500     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8723000      0.01%     98.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4018000      0.01%     98.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4937500      0.01%     98.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1047828000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         80090266000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.586726                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.743396                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.15%      0.15% # number of syscalls executed
system.cpu2.kern.syscall::3                       546     82.11%     82.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      1.20%     83.46% # number of syscalls executed
system.cpu2.kern.syscall::6                        21      3.16%     86.62% # number of syscalls executed
system.cpu2.kern.syscall::17                       16      2.41%     89.02% # number of syscalls executed
system.cpu2.kern.syscall::45                       21      3.16%     92.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     92.33% # number of syscalls executed
system.cpu2.kern.syscall::71                       24      3.61%     95.94% # number of syscalls executed
system.cpu2.kern.syscall::73                       15      2.26%     98.20% # number of syscalls executed
system.cpu2.kern.syscall::74                        9      1.35%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   665                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  499      1.89%      1.89% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      1.27%      3.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      3.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                13698     51.92%     55.09% # number of callpals executed
system.cpu2.kern.callpal::rdps                    797      3.02%     58.11% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     58.11% # number of callpals executed
system.cpu2.kern.callpal::rti                    1435      5.44%     63.55% # number of callpals executed
system.cpu2.kern.callpal::callsys                 757      2.87%     66.42% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     66.43% # number of callpals executed
system.cpu2.kern.callpal::rdunique               8857     33.57%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 26384                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1770                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1218                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1217                      
system.cpu2.kern.mode_good::user                 1218                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.687571                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.814926                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       60905213500     75.31%     75.31% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         19967431500     24.69%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           282008                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          455.906332                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11908436                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           282008                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.227299                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.331596                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   455.574736                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000648                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.889794                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890442                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24724858                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24724858                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8036722                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8036722                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3817105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3817105                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        36875                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        36875                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        38983                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        38983                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     11853827                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        11853827                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     11853827                       # number of overall hits
system.cpu2.dcache.overall_hits::total       11853827                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       170214                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170214                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       114377                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       114377                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3532                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3532                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1182                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1182                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       284591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        284591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       284591                       # number of overall misses
system.cpu2.dcache.overall_misses::total       284591                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8206936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8206936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3931482                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3931482                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        40407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        40407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        40165                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        40165                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     12138418                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12138418                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     12138418                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12138418                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020740                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020740                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.029093                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.029093                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.087411                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.087411                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.029429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.029429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.023445                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023445                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023445                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023445                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       153156                       # number of writebacks
system.cpu2.dcache.writebacks::total           153156                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           176060                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46994171                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           176060                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           266.921339                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.945791                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.054209                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998153                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         94453242                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        94453242                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     46962531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46962531                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     46962531                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46962531                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     46962531                       # number of overall hits
system.cpu2.icache.overall_hits::total       46962531                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       176060                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       176060                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       176060                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        176060                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       176060                       # number of overall misses
system.cpu2.icache.overall_misses::total       176060                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     47138591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47138591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     47138591                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47138591                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     47138591                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47138591                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003735                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003735                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003735                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003735                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003735                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003735                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       176060                       # number of writebacks
system.cpu2.icache.writebacks::total           176060                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     159                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     36239                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1937     38.52%     38.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     82      1.63%     40.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    113      2.25%     42.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2897     57.61%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5029                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1935     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      82      2.07%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     113      2.86%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1827     46.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3957                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             79708946500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4018000      0.01%     99.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               19828000      0.02%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              356970500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         80089763000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998967                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.630652                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.786836                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                        77     86.52%     86.52% # number of syscalls executed
system.cpu3.kern.syscall::6                         2      2.25%     88.76% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      3.37%     92.13% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      4.49%     96.63% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      3.37%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    89                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  184      2.55%      2.55% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  223      3.09%      5.63% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      5.65% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4150     57.44%     63.09% # number of callpals executed
system.cpu3.kern.callpal::rdps                    214      2.96%     66.05% # number of callpals executed
system.cpu3.kern.callpal::rti                     685      9.48%     75.53% # number of callpals executed
system.cpu3.kern.callpal::callsys                 250      3.46%     78.99% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     79.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1517     21.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7225                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              908                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                547                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                547                      
system.cpu3.kern.mode_good::user                  547                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.602423                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.751890                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       25359739000     31.92%     31.92% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         54098172000     68.08%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     223                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           493460                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          474.374757                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           23502306                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           493460                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            47.627581                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     3.391654                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   470.983103                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.006624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.919889                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.926513                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         48602217                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        48602217                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     19460404                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19460404                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      4070130                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4070130                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7947                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7947                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7720                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     23530534                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        23530534                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     23530534                       # number of overall hits
system.cpu3.dcache.overall_hits::total       23530534                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       409366                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       409366                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        92870                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        92870                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1399                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1399                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       502236                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        502236                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       502236                       # number of overall misses
system.cpu3.dcache.overall_misses::total       502236                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     19869770                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19869770                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      4163000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4163000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9119                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9119                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     24032770                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24032770                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     24032770                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24032770                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.020602                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020602                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.022308                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.022308                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.148779                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.148779                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.153416                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.153416                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.020898                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020898                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.020898                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020898                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       107803                       # number of writebacks
system.cpu3.dcache.writebacks::total           107803                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            65782                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           93210381                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            65782                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1416.958758                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.655792                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.344208                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.003234                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996766                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        220443466                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       220443466                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    110123060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      110123060                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    110123060                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       110123060                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    110123060                       # number of overall hits
system.cpu3.icache.overall_hits::total      110123060                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        65782                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        65782                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        65782                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         65782                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        65782                       # number of overall misses
system.cpu3.icache.overall_misses::total        65782                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    110188842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    110188842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    110188842                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    110188842                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    110188842                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    110188842                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000597                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000597                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000597                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000597                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        65782                       # number of writebacks
system.cpu3.icache.writebacks::total            65782                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     167                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      3962                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     797     33.36%     33.36% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     82      3.43%     36.79% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    122      5.11%     41.90% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1388     58.10%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2389                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      797     47.55%     47.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      82      4.89%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     122      7.28%     59.73% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     675     40.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1676                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             79901177000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                4018000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               18378500      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              166189500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         80089763000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.486311                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.701549                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu4.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     4                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   43      1.55%      1.55% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  105      3.79%      5.34% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1912     68.95%     74.29% # number of callpals executed
system.cpu4.kern.callpal::rdps                    166      5.99%     80.27% # number of callpals executed
system.cpu4.kern.callpal::rti                     273      9.84%     90.12% # number of callpals executed
system.cpu4.kern.callpal::callsys                  67      2.42%     92.54% # number of callpals executed
system.cpu4.kern.callpal::rdunique                207      7.46%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  2773                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              378                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                102                      
system.cpu4.kern.mode_good::user                  102                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.269841                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.425000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       47105260000     59.52%     59.52% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         32037944500     40.48%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     105                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            38599                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          451.975635                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           12162741                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            38599                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           315.105080                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   451.975635                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.882765                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.882765                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         24519904                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        24519904                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     11416155                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       11416155                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       776034                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        776034                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1368                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1368                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          848                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          848                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     12192189                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        12192189                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     12192189                       # number of overall hits
system.cpu4.dcache.overall_hits::total       12192189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        28744                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        28744                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        14270                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        14270                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          551                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          551                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          990                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          990                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        43014                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         43014                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        43014                       # number of overall misses
system.cpu4.dcache.overall_misses::total        43014                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     11444899                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     11444899                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       790304                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       790304                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     12235203                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     12235203                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     12235203                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     12235203                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.002512                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.002512                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.018056                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.018056                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.287129                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.287129                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.538629                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.538629                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.003516                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.003516                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.003516                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.003516                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14686                       # number of writebacks
system.cpu4.dcache.writebacks::total            14686                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             7277                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           64362110                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             7277                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          8844.593926                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.789237                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.210763                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001541                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998459                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        129168323                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       129168323                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     64573246                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       64573246                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     64573246                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        64573246                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     64573246                       # number of overall hits
system.cpu4.icache.overall_hits::total       64573246                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         7277                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7277                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         7277                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7277                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         7277                       # number of overall misses
system.cpu4.icache.overall_misses::total         7277                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     64580523                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     64580523                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     64580523                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     64580523                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     64580523                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     64580523                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000113                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000113                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         7277                       # number of writebacks
system.cpu4.icache.writebacks::total             7277                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     144                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    466166                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                  154820     49.87%     49.87% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     82      0.03%     49.90% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    121      0.04%     49.94% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                 155418     50.06%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total              310441                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                   154820     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      82      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     121      0.04%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                  154703     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total               309726                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             75971150500     94.86%     94.86% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                4018000      0.01%     94.86% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               18257500      0.02%     94.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             4096348000      5.11%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         80089774000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.995400                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.997697                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::wripir                   36      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  115      0.02%      0.03% # number of callpals executed
system.cpu5.kern.callpal::swpipl               155869     33.52%     33.56% # number of callpals executed
system.cpu5.kern.callpal::rdps                    167      0.04%     33.59% # number of callpals executed
system.cpu5.kern.callpal::rti                  154370     33.20%     66.79% # number of callpals executed
system.cpu5.kern.callpal::callsys              154166     33.16%     99.95% # number of callpals executed
system.cpu5.kern.callpal::rdunique                225      0.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                464948                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel           154485                       # number of protection mode switches
system.cpu5.kern.mode_switch::user             154209                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel             154209                      
system.cpu5.kern.mode_good::user               154209                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.998213                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.999106                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       45411328500     57.41%     57.41% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         33687445500     42.59%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     115                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            38232                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          472.685155                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           28146663                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            38232                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           736.206921                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   472.685155                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.923213                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.923213                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         56476478                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        56476478                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     19696123                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       19696123                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8166935                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8166935                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data       155472                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       155472                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data       154870                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       154870                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     27863058                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        27863058                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     27863058                       # number of overall hits
system.cpu5.dcache.overall_hits::total       27863058                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        28295                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        28295                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        14172                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        14172                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          560                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          560                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1067                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1067                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        42467                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         42467                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        42467                       # number of overall misses
system.cpu5.dcache.overall_misses::total        42467                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     19724418                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     19724418                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8181107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8181107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data       156032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       156032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data       155937                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       155937                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     27905525                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     27905525                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     27905525                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     27905525                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.001435                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001435                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.001732                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001732                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.003589                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.003589                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.006843                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.006843                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.001522                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.001522                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.001522                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.001522                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        15052                       # number of writebacks
system.cpu5.dcache.writebacks::total            15052                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             7068                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           91435982                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7068                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         12936.613186                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    49.267615                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   462.732385                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.096226                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.903774                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        199817054                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       199817054                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     99897925                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       99897925                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     99897925                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        99897925                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     99897925                       # number of overall hits
system.cpu5.icache.overall_hits::total       99897925                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         7068                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7068                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         7068                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7068                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         7068                       # number of overall misses
system.cpu5.icache.overall_misses::total         7068                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     99904993                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     99904993                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     99904993                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     99904993                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     99904993                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     99904993                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000071                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000071                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         7068                       # number of writebacks
system.cpu5.icache.writebacks::total             7068                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     161                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1724                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     454     29.10%     29.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     82      5.26%     34.36% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     79      5.06%     39.42% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    945     60.58%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1560                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      454     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      82      8.28%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      79      7.98%     62.12% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     375     37.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  990                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             80027953000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                4018000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               12995500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               44753000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         80089719500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.396825                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.634615                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1238     79.21%     79.21% # number of callpals executed
system.cpu6.kern.callpal::rdps                    164     10.49%     89.70% # number of callpals executed
system.cpu6.kern.callpal::rti                     161     10.30%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1563                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              161                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              357                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          418.176729                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               2654                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              357                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             7.434174                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   418.176729                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.816751                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.816751                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           107573                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          107573                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        32434                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          32434                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        18512                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         18512                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          564                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          564                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          304                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          304                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        50946                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           50946                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        50946                       # number of overall hits
system.cpu6.dcache.overall_hits::total          50946                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          847                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          847                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          214                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          107                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          107                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          309                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          309                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1061                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1061                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1061                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1061                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        33281                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        33281                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        18726                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        18726                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          613                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          613                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        52007                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        52007                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        52007                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        52007                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.025450                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025450                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.011428                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.011428                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.159463                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.159463                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.504078                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.504078                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.020401                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.020401                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.020401                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020401                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu6.dcache.writebacks::total               84                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              271                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              27413                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           101.154982                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           302705                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          302705                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       150946                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         150946                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       150946                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          150946                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       150946                       # number of overall hits
system.cpu6.icache.overall_hits::total         150946                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          271                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          271                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          271                       # number of overall misses
system.cpu6.icache.overall_misses::total          271                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       151217                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       151217                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       151217                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       151217                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       151217                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       151217                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001792                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001792                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001792                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001792                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001792                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001792                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          271                       # number of writebacks
system.cpu6.icache.writebacks::total              271                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     155                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     29897                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     793     31.86%     31.86% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     82      3.29%     35.15% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    197      7.91%     43.07% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1417     56.93%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2489                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      793     43.69%     43.69% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      82      4.52%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     197     10.85%     59.06% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     743     40.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1815                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             79910985000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                4018000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               20853000      0.03%     99.81% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              153862500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         80089718500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.524347                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.729209                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                   18      0.62%      0.62% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  106      3.67%      4.29% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2008     69.48%     73.77% # number of callpals executed
system.cpu7.kern.callpal::rdps                    167      5.78%     79.55% # number of callpals executed
system.cpu7.kern.callpal::rti                     275      9.52%     89.07% # number of callpals executed
system.cpu7.kern.callpal::callsys                  66      2.28%     91.35% # number of callpals executed
system.cpu7.kern.callpal::rdunique                250      8.65%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  2890                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              381                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                116                      
system.cpu7.kern.mode_good::user                  116                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.304462                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.466801                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       34520704500     43.84%     43.84% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         44216102500     56.16%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     106                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           393021                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          492.896383                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           16945941                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           393021                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            43.117139                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   492.896383                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.962688                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.962688                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         38545497                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        38545497                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     15885549                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       15885549                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      2784109                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       2784109                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1378                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1378                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          835                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          835                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18669658                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18669658                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     18669658                       # number of overall hits
system.cpu7.dcache.overall_hits::total       18669658                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       366723                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       366723                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        33280                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        33280                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          589                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          589                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1039                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1039                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       400003                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        400003                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       400003                       # number of overall misses
system.cpu7.dcache.overall_misses::total       400003                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     16252272                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16252272                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      2817389                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      2817389                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     19069661                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     19069661                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     19069661                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     19069661                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022564                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022564                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.011812                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011812                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.299441                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.299441                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.554429                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.554429                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020976                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020976                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.020976                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020976                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        41025                       # number of writebacks
system.cpu7.dcache.writebacks::total            41025                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            41210                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.016182                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           70891721                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            41210                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1720.255302                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2293322242500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    53.345894                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   457.670288                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.104191                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.893887                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998078                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        177829791                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       177829791                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     88853076                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       88853076                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     88853076                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        88853076                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     88853076                       # number of overall hits
system.cpu7.icache.overall_hits::total       88853076                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        41213                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        41213                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        41213                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         41213                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        41213                       # number of overall misses
system.cpu7.icache.overall_misses::total        41213                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     88894289                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     88894289                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     88894289                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     88894289                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     88894289                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     88894289                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000464                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000464                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000464                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        41210                       # number of writebacks
system.cpu7.icache.writebacks::total            41210                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2563                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2563                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76547                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76547                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  158220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          911                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        30105                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4598753                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                71561                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          201                       # number of demand (read+write) misses
system.iocache.demand_misses::total               201                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          201                       # number of overall misses
system.iocache.overall_misses::total              201                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          201                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             201                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          201                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            201                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       3862141                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      1683354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       910975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          475713                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       423713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        52000                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                2362                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            1669627                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               4317                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              4317                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       348598                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       168130                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           744521                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             8757                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           4705                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           13462                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            267004                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           267004                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         333683                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1333582                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        99150                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1065945                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       112555                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      1112162                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       473288                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       844303                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       150503                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      1312163                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                5170069                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3361344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     28957233                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      4309952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     28752028                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     19022592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     28173956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      5422144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     38887704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               156886953                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          1657591                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           5513189                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.446516                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.725928                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 3709787     67.29%     67.29% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 1252756     22.72%     90.01% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  448345      8.13%     98.14% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   96923      1.76%     99.90% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    5378      0.10%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             5513189                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       1073621                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       511156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        76445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           81825                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        46899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        34926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp             482245                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                870                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               870                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        70847                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        31133                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           376048                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             5394                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           3405                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            8799                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             56542                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            56542                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          55829                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        426416                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        16590                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       121368                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        15522                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       120850                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          707                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         3485                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       109972                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      1186446                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                1574940                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       596032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      3628856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       541056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side      3620592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        27904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        70088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      4400576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     28130944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                41016048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          1154666                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           2215064                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.145201                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.552277                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 2029738     91.63%     91.63% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  100026      4.52%     96.15% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   47332      2.14%     98.29% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   24932      1.13%     99.41% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   13036      0.59%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             2215064                       # Request fanout histogram
system.l2cache0.tags.replacements              455709                       # number of replacements
system.l2cache0.tags.tagsinuse            3971.160652                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               2291399                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              455709                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                5.028207                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1459.883167                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.054770                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.036623                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.034701                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.028746                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.025454                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    39.084894                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   436.897400                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    24.224319                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   325.516313                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   163.986475                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   632.160548                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    80.019740                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   809.207501                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.356417                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000013                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000009                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000007                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.009542                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.106664                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.005914                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.079472                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.040036                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.154336                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.019536                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.197560                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.969522                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4058                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          405                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2426                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          992                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            26242145                       # Number of tag accesses
system.l2cache0.tags.data_accesses           26242145                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       348598                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       348598                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       168130                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       168130                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           31                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           30                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           19                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data           57                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            137                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           24                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           33                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data           18                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           83                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        19137                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        19806                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        21219                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data        24369                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           84531                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        41448                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        42364                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst       140602                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        53247                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       277661                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data       339947                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data       344543                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        72415                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data       346481                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      1103386                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        41448                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data       359084                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        42364                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data       364349                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst       140602                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data        93634                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        53247                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data       370850                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1465578                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        41448                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data       359084                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        42364                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data       364349                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst       140602                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data        93634                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        53247                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data       370850                       # number of overall hits
system.l2cache0.overall_hits::total           1465578                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1031                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         1631                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          632                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         2689                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         5983                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          549                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          607                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          592                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data          735                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2483                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        13186                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        11171                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        91527                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data        63991                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        179875                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         5181                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2848                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        35458                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst        12535                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        56022                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data        31739                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data        27277                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data        98029                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data        59911                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       216956                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         5181                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        44925                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2848                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        38448                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        35458                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       189556                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst        12535                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data       123902                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           452853                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         5181                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        44925                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2848                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        38448                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        35458                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       189556                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst        12535                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data       123902                       # number of overall misses
system.l2cache0.overall_misses::total          452853                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       348598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       348598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       168130                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       168130                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1062                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         1661                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          651                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         2746                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         6120                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          625                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data          753                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2566                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        32323                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data        30977                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       112746                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data        88360                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       264406                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        46629                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        45212                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst       176060                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        65782                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       333683                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data       371686                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data       371820                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       170444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data       406392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1320342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        46629                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data       404009                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        45212                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data       402797                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst       176060                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       283190                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        65782                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data       494752                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        1918431                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        46629                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data       404009                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        45212                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data       402797                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst       176060                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       283190                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        65782                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data       494752                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       1918431                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.970810                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.981939                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.970814                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.979243                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.977614                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.958115                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.986992                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.947200                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.976096                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.967654                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.407945                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.360622                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.811798                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.724208                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.680298                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.111111                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.062992                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.201397                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.190554                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.167890                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.085392                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.073361                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.575139                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.147422                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.164318                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.111111                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.111198                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.062992                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.095453                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.201397                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.669360                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.190554                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.250433                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.236054                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.111111                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.111198                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.062992                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.095453                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.201397                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.669360                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.190554                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.250433                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.236054                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         192923                       # number of writebacks
system.l2cache0.writebacks::total              192923                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               94938                       # number of replacements
system.l2cache1.tags.tagsinuse            3880.385359                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                544936                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               94938                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.739914                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1187.042086                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.574940                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.281731                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.566765                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.384021                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    44.052158                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   418.315396                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    75.628741                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   414.128768                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   140.478095                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   169.705020                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   217.494398                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data  1211.733241                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.289805                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000069                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000138                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000094                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.010755                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.102128                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.018464                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.101106                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.034296                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.041432                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.053099                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.295833                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.947360                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3967                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2797                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         1167                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.968506                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             8324471                       # Number of tag accesses
system.l2cache1.tags.data_accesses            8324471                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        70847                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        70847                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        31133                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        31133                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           11                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            9                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           20                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          844                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data         1043                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data        19301                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           21188                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         5962                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         4806                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          228                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        38160                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        49156                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data        12284                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data        11291                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          565                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data       336435                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       360575                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         5962                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data        13128                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         4806                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data        12334                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          228                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          565                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        38160                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data       355736                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             430919                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         5962                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data        13128                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         4806                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data        12334                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          228                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          565                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        38160                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data       355736                       # number of overall hits
system.l2cache1.overall_hits::total            430919                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         1321                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         1292                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          173                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         1932                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         4718                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          804                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data          848                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data          218                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data          847                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         2717                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data        11767                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data        11542                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           36                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data        11805                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         35150                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1315                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst         2262                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           43                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst         3053                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         6673                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data        15715                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data        16553                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          203                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data        29567                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        62038                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1315                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        27482                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst         2262                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data        28095                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          239                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst         3053                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data        41372                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           103861                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1315                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        27482                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst         2262                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data        28095                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          239                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst         3053                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data        41372                       # number of overall misses
system.l2cache1.overall_misses::total          103861                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        70847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        70847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        31133                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        31133                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         1334                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         1305                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         1943                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         4755                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          813                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data          856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data          218                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data          850                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         2737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data        12611                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data        12585                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data        31106                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        56338                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         7277                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         7068                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        41213                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        55829                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data        27999                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data        27844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          768                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data       366002                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       422613                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         7277                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        40610                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         7068                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data        40429                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          804                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        41213                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data       397108                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         534780                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         7277                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        40610                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         7068                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data        40429                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          804                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        41213                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data       397108                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        534780                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.990255                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.990038                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.994339                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992219                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.988930                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.990654                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.996471                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.992693                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.933074                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.917124                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.379509                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.623913                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.180706                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.320034                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.158672                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.074079                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.119526                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.561270                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.594491                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.264323                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.080784                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.146796                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.180706                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.676730                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.320034                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.694922                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.158672                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.297264                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.074079                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.104183                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.194213                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.180706                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.676730                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.320034                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.694922                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.158672                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.297264                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.074079                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.104183                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.194213                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          33527                       # number of writebacks
system.l2cache1.writebacks::total               33527                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               2362                       # Transaction distribution
system.membus0.trans_dist::ReadResp            286759                       # Transaction distribution
system.membus0.trans_dist::WriteReq              5187                       # Transaction distribution
system.membus0.trans_dist::WriteResp             5187                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       265338                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          212492                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           11894                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          6256                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          12880                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           181786                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          179087                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       284397                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        71360                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        71360                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       211181                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1122111                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        13358                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      1346650                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        33473                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1740                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        35213                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        74880                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       139602                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       214482                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               1596345                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      5792704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     35454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        23145                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     41270377                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       817472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         6960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       824432                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1597440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2982464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      4579904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               46674713                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         1038199                       # Total snoops (count)
system.membus0.snoop_fanout::samples          2076431                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.493485                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499958                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                1051744     50.65%     50.65% # Request fanout histogram
system.membus0.snoop_fanout::3                1024687     49.35%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            2076431                       # Request fanout histogram
system.membus1.trans_dist::ReadResp            267904                       # Transaction distribution
system.membus1.trans_dist::WriteReq               870                       # Transaction distribution
system.membus1.trans_dist::WriteResp              870                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       260164                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          170193                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           12572                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          5189                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          13918                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           254025                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          251497                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       267904                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port       262009                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        36941                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       298950                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1206156                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      1206156                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               1505106                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      7934144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       837616                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      8771760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     41127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     41127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               49899120                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          218171                       # Total snoops (count)
system.membus1.snoop_fanout::samples          1246291                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.170576                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.376138                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                1033704     82.94%     82.94% # Request fanout histogram
system.membus1.snoop_fanout::2                 212587     17.06%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            1246291                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       423017                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.687822                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         3554                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       423017                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.008402                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.458525                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.040847                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.611277                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.006924                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     1.662175                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.047509                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     2.384381                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.225642                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     3.250542                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.403658                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.002553                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.100705                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000433                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.103886                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.002969                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.149024                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.014103                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.203159                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.980489                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      7257957                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      7257957                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       228722                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       228722                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data          599                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data          464                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1116                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           11                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           90                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data           29                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          134                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data          610                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           41                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          105                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data          493                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         1250                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data          610                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           41                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          105                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data          493                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         1250                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          513                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         1499                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          392                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data         2614                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         5018                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          240                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          294                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data          126                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          364                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         1024                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data        11310                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         9990                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        88442                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data        61419                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       171161                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          710                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        28543                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          140                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data        25041                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          447                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data        87340                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst         1349                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data        55674                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       199244                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        46400                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        46400                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          710                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data        39853                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          140                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data        35031                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          447                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       175782                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst         1349                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data       117093                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       370405                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          710                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data        39853                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          140                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data        35031                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          447                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       175782                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst         1349                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data       117093                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       370405                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       228722                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       228722                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          513                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         1499                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          392                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data         2614                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         5018                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          240                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          364                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         1024                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data        11909                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data        10028                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        88457                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data        61883                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       172277                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          710                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        28554                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data        25044                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data        87430                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst         1349                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data        55703                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       199378                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        46400                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        46400                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          710                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data        40463                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          140                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data        35072                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          448                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       175887                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst         1349                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data       117586                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       371655                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          710                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data        40463                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          140                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data        35072                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          448                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       175887                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst         1349                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data       117586                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       371655                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.949702                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.996211                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999830                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.992502                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.993522                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999615                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999880                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.997768                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998971                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999479                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999328                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.984924                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998831                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst     0.997768                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999403                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.995807                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996637                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.984924                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998831                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst     0.997768                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999403                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.995807                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996637                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       227467                       # number of writebacks
system.numa_caches_downward0.writebacks::total       227467                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         9673                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.329220                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1903                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         9673                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.196733                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.656530                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.137802                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.347012                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     1.450198                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.850507                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.091959                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.257636                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     4.860813                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.676763                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.166033                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.071113                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.021688                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.090637                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.053157                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.005747                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.016102                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.303801                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.104798                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.833076                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       169778                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       169778                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1115                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1115                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data            8                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           11                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.inst           86                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data            8                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          110                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data           15                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.inst           86                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data           11                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          121                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data           15                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.inst           86                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data           11                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          121                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          577                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          528                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           82                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          544                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1731                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          386                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          453                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          135                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data          421                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1395                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           91                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data          132                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data          277                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          502                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1281                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         1448                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         2021                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data         1597                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           43                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          147                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst         2807                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data         1897                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        11241                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1281                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         1539                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         2021                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data         1729                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          149                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst         2807                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data         2174                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        11743                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1281                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         1539                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         2021                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data         1729                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          149                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst         2807                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data         2174                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        11743                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1115                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1115                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          577                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          529                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           82                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          544                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1732                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          453                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1395                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           91                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data          140                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data          280                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          513                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         1453                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         2025                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data         1604                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst         2893                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data         1905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        11351                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1281                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         1544                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         2025                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data         1744                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          149                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst         2893                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data         2185                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        11864                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1281                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         1544                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         2025                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data         1744                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          149                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst         2893                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data         2185                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        11864                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.998110                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999423                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.942857                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.989286                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.978558                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.996559                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.998025                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.995636                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst     0.970273                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.995801                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.990309                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.996762                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.998025                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.991399                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst     0.970273                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.994966                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.989801                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.996762                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.998025                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.991399                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst     0.970273                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.994966                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.989801                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1079                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1079                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         9637                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.491957                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         1775                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         9637                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.184186                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.558134                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.306677                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.377576                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     1.726180                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.914373                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.101709                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.243574                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     5.514410                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.749325                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.097383                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.081667                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.023599                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.107886                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.057148                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.006357                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.015223                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.344651                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.109333                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.843247                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       168285                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       168285                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1079                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1079                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data           13                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            6                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data           14                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           25                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            6                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data           14                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           25                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          577                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          528                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           82                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          544                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1731                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          386                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          453                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          135                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data          421                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1395                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           91                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data          131                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          276                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          500                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1281                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         1445                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         2021                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         1592                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           43                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          147                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst         2805                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         1884                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        11218                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1281                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         1536                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         2021                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         1723                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          149                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst         2805                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data         2160                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        11718                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1281                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         1536                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         2021                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         1723                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          149                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst         2805                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data         2160                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        11718                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1079                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1079                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          577                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          528                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           82                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          544                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1731                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          453                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1395                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           91                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data          132                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data          277                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          502                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         1448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         2021                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data         1597                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst         2807                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         1897                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        11241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1281                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         1539                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         2021                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data         1729                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          149                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst         2807                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data         2174                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        11743                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1281                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         1539                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         2021                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data         1729                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          149                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst         2807                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data         2174                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        11743                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.992424                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.996390                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.996016                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.997928                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996869                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.999287                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.993147                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997954                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.998051                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996530                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.999287                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.993560                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.997871                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.998051                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996530                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.999287                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.993560                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.997871                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1055                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1055                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       422094                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.668345                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         3112                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       422094                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.007373                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.426934                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.040888                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.631723                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.007001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     1.637856                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.054997                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.400922                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.227352                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     3.240672                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.401683                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.002555                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.101983                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000438                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.102366                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.003437                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.150058                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.014210                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.202542                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.979272                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      7282181                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      7282181                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       227467                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       227467                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data          384                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data           45                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data          327                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          773                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           33                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data           11                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           51                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data          388                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           48                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           50                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data          338                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          824                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data          388                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           48                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           50                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data          338                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          824                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          513                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         1499                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          393                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data         2615                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         5020                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          240                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          294                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data          126                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          364                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         1024                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data        10926                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         9945                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        88424                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data        61091                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        46400                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       216786                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          710                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data        28539                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          140                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data        25038                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          447                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        87307                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst         1349                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data        55663                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       199193                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          710                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data        39465                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          140                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data        34983                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          447                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       175731                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst         1349                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data       116754                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        46400                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       415979                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          710                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data        39465                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          140                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data        34983                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          447                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       175731                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst         1349                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data       116754                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        46400                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       415979                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       227467                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       227467                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          513                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         1499                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          393                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data         2615                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         5020                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          240                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          364                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         1024                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data        11310                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         9990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        88441                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data        61418                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        46400                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       217559                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          710                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data        28543                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data        25041                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          447                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        87340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst         1349                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data        55674                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       199244                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          710                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data        39853                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          140                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data        35031                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          447                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       175781                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst         1349                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data       117092                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        46400                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       416803                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          710                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data        39853                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          140                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data        35031                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          447                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       175781                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst         1349                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data       117092                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        46400                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       416803                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.966048                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.995495                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999808                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.994676                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.996447                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999860                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999880                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999622                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999802                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999744                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.990264                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998630                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999716                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.997113                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998023                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.990264                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998630                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999716                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.997113                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998023                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       226637                       # number of writebacks
system.numa_caches_upward1.writebacks::total       226637                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            16205306                       # DTB read hits
system.switch_cpus0.dtb.read_misses             26211                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        16053752                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            2914114                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1071                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        2806071                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            19119420                       # DTB hits
system.switch_cpus0.dtb.data_misses             27282                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        18859823                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           87939366                       # ITB hits
system.switch_cpus0.itb.fetch_misses              192                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       87939558                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               159766693                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           88689728                       # Number of instructions committed
system.switch_cpus0.committedOps             88689728                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     61931977                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      37661802                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             222175                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      6409627                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            61931977                       # number of integer instructions
system.switch_cpus0.num_fp_insts             37661802                       # number of float instructions
system.switch_cpus0.num_int_register_reads    115662895                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     42292793                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     47219805                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     34729152                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             19151562                       # number of memory refs
system.switch_cpus0.num_load_insts           16235780                       # Number of load instructions
system.switch_cpus0.num_store_insts           2915782                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      71049550.373582                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      88717142.626418                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.555292                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.444708                       # Percentage of idle cycles
system.switch_cpus0.Branches                  7954042                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       334133      0.38%      0.38% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         36690883     41.36%     41.73% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1145552      1.29%     43.03% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     43.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       16230753     18.29%     61.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         319136      0.36%     61.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5611978      6.33%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       8716454      9.83%     77.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         160820      0.18%     78.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt         51088      0.06%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16244161     18.31%     96.38% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        2916251      3.29%     99.67% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        295811      0.33%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          88717020                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            15101589                       # DTB read hits
system.switch_cpus1.dtb.read_misses             26467                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        14980861                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            2821987                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1058                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        2741129                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            17923576                       # DTB hits
system.switch_cpus1.dtb.data_misses             27525                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        17721990                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           82175658                       # ITB hits
system.switch_cpus1.itb.fetch_misses              222                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       82175880                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               160179772                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts           82794645                       # Number of instructions committed
system.switch_cpus1.committedOps             82794645                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     57389318                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      35585968                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             199336                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      5921151                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            57389318                       # number of integer instructions
system.switch_cpus1.num_fp_insts             35585968                       # number of float instructions
system.switch_cpus1.num_int_register_reads    108064455                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     39139720                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     45145901                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     32758603                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             17956436                       # number of memory refs
system.switch_cpus1.num_load_insts           15132549                       # Number of load instructions
system.switch_cpus1.num_store_insts           2823887                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      77143300.841334                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      83036471.158666                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.518395                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.481605                       # Percentage of idle cycles
system.switch_cpus1.Branches                  7320952                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass       332292      0.40%      0.40% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         33715633     40.71%     41.11% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1132922      1.37%     42.48% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     42.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       15326083     18.50%     60.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         319136      0.39%     61.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5185687      6.26%     67.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       8343630     10.07%     77.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         160827      0.19%     77.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt         51088      0.06%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        15137435     18.28%     96.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2824085      3.41%     99.65% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        293373      0.35%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          82822191                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8237125                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1690                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         6966287                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            3974081                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1180                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        3080180                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            12211206                       # DTB hits
system.switch_cpus2.dtb.data_misses              2870                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        10046467                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           40140925                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1484                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       40142409                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               160181055                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           47135720                       # Number of instructions committed
system.switch_cpus2.committedOps             47135720                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     43419438                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       4180731                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             692805                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      3133777                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            43419438                       # number of integer instructions
system.switch_cpus2.num_fp_insts              4180731                       # number of float instructions
system.switch_cpus2.num_int_register_reads     69188621                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     35127203                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      5435503                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3524601                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             12227148                       # number of memory refs
system.switch_cpus2.num_load_insts            8250263                       # Number of load instructions
system.switch_cpus2.num_store_insts           3976885                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      112919103.738606                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      47261951.261394                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.295053                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.704947                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4048154                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       758537      1.61%      1.61% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         30624313     64.97%     66.58% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          434018      0.92%     67.50% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1647695      3.50%     70.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         353677      0.75%     71.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         258550      0.55%     72.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult        608637      1.29%     73.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16067      0.03%     73.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         16000      0.03%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8317431     17.64%     91.29% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3979335      8.44%     99.74% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        124331      0.26%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          47138591                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            19873312                       # DTB read hits
system.switch_cpus3.dtb.read_misses             26635                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        19569056                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            4172330                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1889                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        3763830                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            24045642                       # DTB hits
system.switch_cpus3.dtb.data_misses             28524                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        23332886                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          108278143                       # ITB hits
system.switch_cpus3.itb.fetch_misses              296                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      108278439                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               160179685                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          110160318                       # Number of instructions committed
system.switch_cpus3.committedOps            110160318                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     78096936                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      43975062                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             254419                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      7486685                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            78096936                       # number of integer instructions
system.switch_cpus3.num_fp_insts             43975062                       # number of float instructions
system.switch_cpus3.num_int_register_reads    144271968                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     54493486                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     55531322                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     40825571                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             24081047                       # number of memory refs
system.switch_cpus3.num_load_insts           19905781                       # Number of load instructions
system.switch_cpus3.num_store_insts           4175266                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      49705763.001737                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      110473921.998263                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.689687                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.310313                       # Percentage of idle cycles
system.switch_cpus3.Branches                  9157918                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass       873262      0.79%      0.79% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         46640267     42.33%     43.12% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1170841      1.06%     44.18% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     44.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       19053816     17.29%     61.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         541368      0.49%     61.97% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        6913805      6.27%     68.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      10364642      9.41%     77.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         163447      0.15%     77.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         51912      0.05%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        19921880     18.08%     95.92% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4176126      3.79%     99.71% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        317476      0.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         110188842                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            11445950                       # DTB read hits
system.switch_cpus4.dtb.read_misses               686                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        11333852                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             792144                       # DTB write hits
system.switch_cpus4.dtb.write_misses              228                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses         734497                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            12238094                       # DTB hits
system.switch_cpus4.dtb.data_misses               914                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        12068349                       # DTB accesses
system.switch_cpus4.itb.fetch_hits           64116351                       # ITB hits
system.switch_cpus4.itb.fetch_misses               71                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses       64116422                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               160179693                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts           64579609                       # Number of instructions committed
system.switch_cpus4.committedOps             64579609                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     44992532                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      27804177                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              22663                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      4301206                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            44992532                       # number of integer instructions
system.switch_cpus4.num_fp_insts             27804177                       # number of float instructions
system.switch_cpus4.num_int_register_reads     82350829                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     31027944                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     32143326                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     26643764                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             12240438                       # number of memory refs
system.switch_cpus4.num_load_insts           11447504                       # Number of load instructions
system.switch_cpus4.num_store_insts            792934                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      95432261.123578                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      64747431.876422                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.404217                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.595783                       # Percentage of idle cycles
system.switch_cpus4.Branches                  5423514                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        12307      0.02%      0.02% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         27398918     42.43%     42.45% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          232725      0.36%     42.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     42.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       12284955     19.02%     61.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         497848      0.77%     62.60% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        5762678      8.92%     71.52% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult       6119930      9.48%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv           2594      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt           824      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     81.00% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        11451642     17.73%     98.74% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         793071      1.23%     99.96% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         23031      0.04%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total          64580523                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            19879522                       # DTB read hits
system.switch_cpus5.dtb.read_misses               702                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        11453713                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            8491131                       # DTB write hits
system.switch_cpus5.dtb.write_misses              240                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses         884849                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            28370653                       # DTB hits
system.switch_cpus5.dtb.data_misses               942                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        12338562                       # DTB accesses
system.switch_cpus5.itb.fetch_hits           73115768                       # ITB hits
system.switch_cpus5.itb.fetch_misses               74                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses       73115842                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               160179692                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts           99904051                       # Number of instructions committed
system.switch_cpus5.committedOps             99904051                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     78749942                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      27643588                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             638930                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      7216967                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            78749942                       # number of integer instructions
system.switch_cpus5.num_fp_insts             27643588                       # number of float instructions
system.switch_cpus5.num_int_register_reads    129647703                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     54821086                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     31916980                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     26486750                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             28373106                       # number of memory refs
system.switch_cpus5.num_load_insts           19881152                       # Number of load instructions
system.switch_cpus5.num_store_insts           8491954                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      60016415.661205                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      100163276.338795                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.625318                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.374682                       # Percentage of idle cycles
system.switch_cpus5.Branches                  9725769                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass       320381      0.32%      0.32% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         43362907     43.40%     43.72% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          232696      0.23%     43.96% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     43.96% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       12211910     12.22%     56.18% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         490192      0.49%     56.67% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        5728136      5.73%     62.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult       6073898      6.08%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv           2596      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt           824      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        20038623     20.06%     88.55% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        8492075      8.50%     97.05% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       2950755      2.95%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total          99904993                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               33952                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              19557                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               53509                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              24517                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          24517                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               160179600                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             151217                       # Number of instructions committed
system.switch_cpus6.committedOps               151217                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       143977                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               6142                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        11225                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              143977                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       193586                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       112169                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                53670                       # number of memory refs
system.switch_cpus6.num_load_insts              33952                       # Number of load instructions
system.switch_cpus6.num_store_insts             19718                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      160028153.457366                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      151446.542634                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000945                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999055                       # Percentage of idle cycles
system.switch_cpus6.Branches                    20486                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          894      0.59%      0.59% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            87208     57.67%     58.26% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             414      0.27%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           35294     23.34%     81.88% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          19718     13.04%     94.92% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          7689      5.08%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            151217                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            16250535                       # DTB read hits
system.switch_cpus7.dtb.read_misses             25659                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        16177133                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            2819274                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1073                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        2765862                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            19069809                       # DTB hits
system.switch_cpus7.dtb.data_misses             26732                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        18942995                       # DTB accesses
system.switch_cpus7.itb.fetch_hits           88473234                       # ITB hits
system.switch_cpus7.itb.fetch_misses               69                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses       88473303                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               160179592                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts           88867557                       # Number of instructions committed
system.switch_cpus7.committedOps             88867557                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     62087467                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      37769918                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             189209                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      6437709                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            62087467                       # number of integer instructions
system.switch_cpus7.num_fp_insts             37769918                       # number of float instructions
system.switch_cpus7.num_int_register_reads    115950332                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     42413711                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     47162751                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     34846912                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             19100787                       # number of memory refs
system.switch_cpus7.num_load_insts           16279898                       # Number of load instructions
system.switch_cpus7.num_store_insts           2820889                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      71055564.935891                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      89124027.064109                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.556401                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.443599                       # Percentage of idle cycles
system.switch_cpus7.Branches                  7977311                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass       323328      0.36%      0.36% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         36870725     41.48%     41.84% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         1143348      1.29%     43.13% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     43.13% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       16280850     18.31%     61.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         312548      0.35%     61.79% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        5668016      6.38%     68.17% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult       8701156      9.79%     77.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         158230      0.18%     78.14% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt         50264      0.06%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     78.19% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        16283071     18.32%     96.51% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        2821027      3.17%     99.68% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        281726      0.32%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total          88894289                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         210485                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            870                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           870                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       228546                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       183016                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         8762                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         3438                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         9170                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        220486                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       218061                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       210485                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1257549                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      1257549                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        36640                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        36640                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            1294189                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     41233280                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     41233280                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       827568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       827568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            42060848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       823711                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       1660187                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.484635                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499764                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              855603     51.54%     51.54% # Request fanout histogram
system.system_bus.snoop_fanout::2              804584     48.46%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         1660187                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122626                       # Number of seconds simulated
sim_ticks                                122626242000                       # Number of ticks simulated
final_tick                               2466471408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2685679                       # Simulator instruction rate (inst/s)
host_op_rate                                  2685679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205758084                       # Simulator tick rate (ticks/s)
host_mem_usage                                 786144                       # Number of bytes of host memory used
host_seconds                                   595.97                       # Real time elapsed on the host
sim_insts                                  1600591959                       # Number of instructions simulated
sim_ops                                    1600591959                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       445248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       379648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       439296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       381696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      1004544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       804672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       552768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       214848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       307456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       172096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       458304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       229056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         3776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         2624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst       284288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data       225920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           5906240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       445248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       439296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      1004544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       552768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       307456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       458304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst       284288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      3495680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       931840                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         931840                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         6957                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         5932                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         6864                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         5964                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        15696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        12573                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         8637                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         3357                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         4804                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         2689                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         7161                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         3579                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst         4442                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data         3530                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              92285                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        14560                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             14560                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3630936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      3095977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      3582398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      3112678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      8191917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      6561989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      4507746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      1752056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      2507261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data      1403419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      3737406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data      1867920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        30793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data        21398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      2318329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data      1842346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             48164568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3630936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      3582398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      8191917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      4507746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      2507261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      3737406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        30793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      2318329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        28506786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        7599026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             7599026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        7599026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3630936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      3095977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      3582398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      3112678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      8191917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      6561989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      4507746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      1752056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      2507261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data      1403419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      3737406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data      1867920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        30793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data        21398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      2318329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data      1842346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            55763594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        67200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data      4199296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       117632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data      4220672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        37248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     21962624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       155712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data      4726656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        71936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data      4017280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst       250112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data      4941248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         1984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst        87040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data      3903552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       122880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          48883072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        67200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       117632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        37248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       155712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        71936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst       250112                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       786880                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     17039872                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       17039872                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data        65614                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         1838                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        65948                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          582                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       343166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         2433                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data        73854                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst         1124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data        62770                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst         3908                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data        77207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst         1360                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data        60993                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1920                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             763798                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       266248                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            266248                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       548007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     34244677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       959273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     34418995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       303752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    179102153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1269810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     38545224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst       586628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     32760361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      2039629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     40295192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        16179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst       709799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     31832925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1002069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            398634674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       548007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       959273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       303752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1269810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst       586628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      2039629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst       709799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         6416897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      138957793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           138957793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      138957793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       548007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     34244677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       959273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     34418995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       303752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    179102153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1269810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     38545224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst       586628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     32760361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      2039629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     40295192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        16179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst       709799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     31832925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1002069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           537592467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     143                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     96623                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1037     29.80%     29.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     87      2.50%     32.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    125      3.59%     35.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     82      2.36%     38.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2149     61.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3480                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1037     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      87      3.81%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     125      5.47%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      82      3.59%     58.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     955     41.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2286                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            122238545000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6525000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6125000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               13596000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              215585000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        122480376000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.444393                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.656897                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   15      0.37%      0.37% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  118      2.89%      3.26% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2834     69.43%     72.68% # number of callpals executed
system.cpu0.kern.callpal::rdps                    251      6.15%     78.83% # number of callpals executed
system.cpu0.kern.callpal::rti                     352      8.62%     87.46% # number of callpals executed
system.cpu0.kern.callpal::callsys                  56      1.37%     88.83% # number of callpals executed
system.cpu0.kern.callpal::rdunique                456     11.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4082                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              468                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                120                      
system.cpu0.kern.mode_good::user                  120                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.256410                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.408163                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       60195643500     48.60%     48.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         63655654000     51.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     118                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1271202                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.550999                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           30585328                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1271202                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.060164                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.550999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         65002761                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        65002761                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     22425128                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       22425128                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      8144743                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8144743                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2273                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2273                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1890                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1890                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     30569871                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        30569871                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     30569871                       # number of overall hits
system.cpu0.dcache.overall_hits::total       30569871                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1206457                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1206457                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        78206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        78206                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1076                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1076                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1284663                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1284663                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1284663                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1284663                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     23631585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23631585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      8222949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8222949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     31854534                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31854534                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     31854534                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31854534                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.051053                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.051053                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009511                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009511                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.262253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.262253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.362778                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.362778                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040329                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       106921                       # number of writebacks
system.cpu0.dcache.writebacks::total           106921                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           131731                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          123815694                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           131731                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           939.913111                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        255970395                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       255970395                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    127787601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      127787601                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    127787601                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       127787601                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    127787601                       # number of overall hits
system.cpu0.icache.overall_hits::total      127787601                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       131731                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131731                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       131731                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131731                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       131731                       # number of overall misses
system.cpu0.icache.overall_misses::total       131731                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    127919332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127919332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    127919332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127919332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    127919332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127919332                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001030                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       131731                       # number of writebacks
system.cpu0.icache.writebacks::total           131731                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     140                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     95647                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     935     30.76%     30.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    125      4.11%     34.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     87      2.86%     37.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1893     62.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3040                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      935     46.82%     46.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     125      6.26%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      87      4.36%     57.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     850     42.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1997                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            122262555500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6125000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               14137000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              198414000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        122481231500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.449023                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.656908                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   47      1.21%      1.21% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  154      3.97%      5.18% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2514     64.83%     70.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                    250      6.45%     76.46% # number of callpals executed
system.cpu1.kern.callpal::rti                     314      8.10%     84.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                 102      2.63%     87.18% # number of callpals executed
system.cpu1.kern.callpal::rdunique                497     12.82%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3878                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              248                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                167                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                220                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                202                      
system.cpu1.kern.mode_good::user                  167                      
system.cpu1.kern.mode_good::idle                   35                      
system.cpu1.kern.mode_switch_good::kernel     0.814516                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.159091                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.636220                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         204668500      0.17%      0.17% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         63117243500     50.96%     51.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         60531907000     48.87%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     154                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1259157                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.398316                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29334952                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1259157                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.297295                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   496.398316                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.969528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.969528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         64422308                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        64422308                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22225422                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22225422                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8075263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8075263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1486                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1486                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     30300685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30300685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     30300685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30300685                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1194246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1194246                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        76781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        76781                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          807                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          807                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1088                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1271027                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1271027                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1271027                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1271027                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23419668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23419668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8152044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8152044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     31571712                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31571712                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     31571712                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31571712                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.050993                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050993                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009419                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.307546                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.307546                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.422688                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422688                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040258                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       104351                       # number of writebacks
system.cpu1.dcache.writebacks::total           104351                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           127723                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          120447632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           127723                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           943.037918                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        253722355                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       253722355                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    126669593                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      126669593                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    126669593                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       126669593                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    126669593                       # number of overall hits
system.cpu1.icache.overall_hits::total      126669593                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       127723                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       127723                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       127723                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        127723                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       127723                       # number of overall misses
system.cpu1.icache.overall_misses::total       127723                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    126797316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    126797316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    126797316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    126797316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    126797316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    126797316                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001007                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001007                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       127723                       # number of writebacks
system.cpu1.icache.writebacks::total           127723                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      95                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     20447                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3948     43.66%     43.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.04%     43.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    125      1.38%     45.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     17      0.19%     45.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4948     54.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                9042                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3940     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.05%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     125      1.56%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      17      0.21%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3923     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8009                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            122287779000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6125000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2001000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              329923500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        122626114500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997974                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.792846                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.885755                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       308     52.20%     52.20% # number of syscalls executed
system.cpu2.kern.syscall::4                       228     38.64%     90.85% # number of syscalls executed
system.cpu2.kern.syscall::6                         9      1.53%     92.37% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      2.03%     94.41% # number of syscalls executed
system.cpu2.kern.syscall::45                        9      1.53%     95.93% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      1.69%     97.63% # number of syscalls executed
system.cpu2.kern.syscall::73                       14      2.37%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   590                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  327      2.07%      2.07% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   90      0.57%      2.64% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.01%      2.65% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7711     48.81%     51.46% # number of callpals executed
system.cpu2.kern.callpal::rdps                    766      4.85%     56.30% # number of callpals executed
system.cpu2.kern.callpal::rti                    1185      7.50%     63.81% # number of callpals executed
system.cpu2.kern.callpal::callsys                 633      4.01%     67.81% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     67.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5084     32.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 15798                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1275                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1090                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1090                      
system.cpu2.kern.mode_good::user                 1090                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.854902                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.921776                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       67046783000     54.68%     54.68% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         55579331500     45.32%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           451417                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          467.452141                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30350341                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           451417                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            67.233491                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   467.452141                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.912992                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912992                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62153140                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62153140                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     23882598                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23882598                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6462263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6462263                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        23542                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        23542                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        25285                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25285                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     30344861                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30344861                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     30344861                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30344861                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       222364                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       222364                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       230060                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       230060                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2596                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2596                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          656                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          656                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       452424                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        452424                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       452424                       # number of overall misses
system.cpu2.dcache.overall_misses::total       452424                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     24104962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24104962                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6692323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6692323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        26138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        26138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        25941                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        25941                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     30797285                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     30797285                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     30797285                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     30797285                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009225                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009225                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.034377                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034377                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.099319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.099319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.025288                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025288                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014690                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014690                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014690                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014690                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       269015                       # number of writebacks
system.cpu2.dcache.writebacks::total           269015                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            87305                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          114902268                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            87305                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1316.101804                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232805701                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232805701                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    116271893                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      116271893                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    116271893                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       116271893                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    116271893                       # number of overall hits
system.cpu2.icache.overall_hits::total      116271893                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        87305                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87305                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        87305                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87305                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        87305                       # number of overall misses
system.cpu2.icache.overall_misses::total        87305                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    116359198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    116359198                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    116359198                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    116359198                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    116359198                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    116359198                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000750                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000750                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000750                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000750                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000750                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000750                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        87305                       # number of writebacks
system.cpu2.icache.writebacks::total            87305                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     133                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     97925                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     950     30.37%     30.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    125      4.00%     34.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     75      2.40%     36.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1978     63.24%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3128                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      950     46.87%     46.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     125      6.17%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      75      3.70%     56.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     877     43.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2027                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            122254575500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                6125000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               12793000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              210497000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        122483990500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.443377                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.648018                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   79      1.95%      1.95% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  141      3.49%      5.44% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2623     64.85%     70.28% # number of callpals executed
system.cpu3.kern.callpal::rdps                    250      6.18%     76.46% # number of callpals executed
system.cpu3.kern.callpal::rti                     305      7.54%     84.00% # number of callpals executed
system.cpu3.kern.callpal::callsys                 102      2.52%     86.53% # number of callpals executed
system.cpu3.kern.callpal::rdunique                545     13.47%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4045                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              446                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                170                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                170                      
system.cpu3.kern.mode_good::user                  170                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.381166                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.551948                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       60092174000     48.52%     48.52% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         63761188500     51.48%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     141                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1274320                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.181788                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30616026                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1274320                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.025383                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   491.181788                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.959339                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959339                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         65082681                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        65082681                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     22446265                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       22446265                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8156911                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8156911                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2105                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2105                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1712                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     30603176                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        30603176                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     30603176                       # number of overall hits
system.cpu3.dcache.overall_hits::total       30603176                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1208066                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1208066                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        81679                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        81679                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          758                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          758                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1089                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1089                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1289745                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1289745                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1289745                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1289745                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     23654331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23654331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8238590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8238590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2801                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2801                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     31892921                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31892921                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     31892921                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31892921                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.051072                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.051072                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009914                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009914                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.264757                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.264757                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.388790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.388790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040440                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040440                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040440                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040440                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       107238                       # number of writebacks
system.cpu3.dcache.writebacks::total           107238                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           128308                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          119890297                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           128308                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           934.394558                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        256312858                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       256312858                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    127963967                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      127963967                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    127963967                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       127963967                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    127963967                       # number of overall hits
system.cpu3.icache.overall_hits::total      127963967                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       128308                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       128308                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       128308                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        128308                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       128308                       # number of overall misses
system.cpu3.icache.overall_misses::total       128308                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    128092275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    128092275                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    128092275                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    128092275                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    128092275                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    128092275                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001002                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       128308                       # number of writebacks
system.cpu3.icache.writebacks::total           128308                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     138                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     94964                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     794     29.03%     29.03% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    125      4.57%     33.60% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     77      2.82%     36.42% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1739     63.58%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2735                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      794     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     125      7.29%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      77      4.49%     58.11% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     718     41.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1714                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            122290778000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                6125000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               13079500      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              167946000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        122477928500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.412881                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.626691                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   47      1.36%      1.36% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  108      3.13%      4.49% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.03%      4.52% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2269     65.79%     70.31% # number of callpals executed
system.cpu4.kern.callpal::rdps                    250      7.25%     77.56% # number of callpals executed
system.cpu4.kern.callpal::rti                     264      7.65%     85.21% # number of callpals executed
system.cpu4.kern.callpal::callsys                  60      1.74%     86.95% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.03%     86.98% # number of callpals executed
system.cpu4.kern.callpal::rdunique                449     13.02%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  3449                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              372                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                126                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                126                      
system.cpu4.kern.mode_good::user                  126                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.338710                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.506024                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       61123445500     49.35%     49.35% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         62722862500     50.65%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1241930                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          495.634813                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           28976430                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1241930                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.331774                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   495.634813                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.968037                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.968037                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         63941953                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        63941953                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     22057862                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       22057862                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8033111                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8033111                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1519                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1519                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1140                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1140                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     30090973                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        30090973                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     30090973                       # number of overall hits
system.cpu4.dcache.overall_hits::total       30090973                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1176569                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1176569                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        74551                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        74551                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          710                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          710                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1015                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1015                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1251120                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1251120                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1251120                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1251120                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     23234431                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     23234431                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8107662                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8107662                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         2155                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2155                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     31342093                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     31342093                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     31342093                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     31342093                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.050639                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.050639                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.009195                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.009195                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.318528                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.318528                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.470998                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.470998                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.039918                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.039918                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.039918                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.039918                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       103473                       # number of writebacks
system.cpu4.dcache.writebacks::total           103473                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           124294                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          104708490                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           124294                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           842.425942                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        251977616                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       251977616                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    125802367                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      125802367                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    125802367                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       125802367                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    125802367                       # number of overall hits
system.cpu4.icache.overall_hits::total      125802367                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       124294                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       124294                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       124294                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        124294                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       124294                       # number of overall misses
system.cpu4.icache.overall_misses::total       124294                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    125926661                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    125926661                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    125926661                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    125926661                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    125926661                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    125926661                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000987                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000987                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       124294                       # number of writebacks
system.cpu4.icache.writebacks::total           124294                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     143                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     96877                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     787     30.08%     30.08% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    125      4.78%     34.86% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     83      3.17%     38.04% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1621     61.96%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2616                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      787     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     125      7.36%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      83      4.89%     58.56% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     704     41.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1699                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            122317603000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                6125000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               14109500      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              144486500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        122482324000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.434300                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.649465                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::71                        1     25.00%     50.00% # number of syscalls executed
system.cpu5.kern.syscall::73                        1     25.00%     75.00% # number of syscalls executed
system.cpu5.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     4                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   10      0.30%      0.30% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  122      3.69%      4.00% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2137     64.68%     68.67% # number of callpals executed
system.cpu5.kern.callpal::rdps                    251      7.60%     76.27% # number of callpals executed
system.cpu5.kern.callpal::rti                     271      8.20%     84.47% # number of callpals executed
system.cpu5.kern.callpal::callsys                  62      1.88%     86.35% # number of callpals executed
system.cpu5.kern.callpal::rdunique                451     13.65%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  3304                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              393                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                128                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                128                      
system.cpu5.kern.mode_good::user                  128                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.325700                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.491363                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       60236689500     48.64%     48.64% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         63613782500     51.36%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     122                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1279612                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          497.500203                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           29329928                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1279612                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.920954                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   497.500203                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.971680                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.971680                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         64851042                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        64851042                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     22368915                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       22368915                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8116476                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8116476                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1483                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1483                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1131                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1131                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     30485391                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        30485391                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     30485391                       # number of overall hits
system.cpu5.dcache.overall_hits::total       30485391                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      1210712                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1210712                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        80904                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        80904                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          698                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          698                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          932                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          932                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      1291616                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1291616                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1291616                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1291616                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     23579627                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     23579627                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8197380                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8197380                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2063                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2063                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     31777007                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     31777007                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     31777007                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     31777007                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.051346                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.051346                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.009869                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.009869                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.320037                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.320037                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.451769                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.451769                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.040646                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040646                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.040646                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.040646                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       111522                       # number of writebacks
system.cpu5.dcache.writebacks::total           111522                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           127323                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          114116762                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           127323                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           896.277672                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     1.003980                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   510.996020                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.001961                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.998039                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        255456877                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       255456877                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    127537454                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      127537454                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    127537454                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       127537454                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    127537454                       # number of overall hits
system.cpu5.icache.overall_hits::total      127537454                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       127323                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       127323                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       127323                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        127323                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       127323                       # number of overall misses
system.cpu5.icache.overall_misses::total       127323                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    127664777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    127664777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    127664777                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    127664777                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    127664777                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    127664777                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000997                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000997                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000997                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000997                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000997                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000997                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       127323                       # number of writebacks
system.cpu5.icache.writebacks::total           127323                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      2285                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     546     26.83%     26.83% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    125      6.14%     32.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     46      2.26%     35.23% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1318     64.77%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                2035                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      546     44.86%     44.86% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     125     10.27%     55.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      46      3.78%     58.92% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     500     41.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1217                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            122369781500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                6125000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                7572500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               65626000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        122449105000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.379363                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.598034                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1693     80.09%     80.09% # number of callpals executed
system.cpu6.kern.callpal::rdps                    250     11.83%     91.91% # number of callpals executed
system.cpu6.kern.callpal::rti                     171      8.09%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  2114                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              171                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              291                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          416.335391                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1311                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              291                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             4.505155                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   416.335391                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.813155                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.813155                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           133600                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          133600                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        41278                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          41278                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        22940                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         22940                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          591                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          591                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          401                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          401                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        64218                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           64218                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        64218                       # number of overall hits
system.cpu6.dcache.overall_hits::total          64218                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          726                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          726                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          199                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           63                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          192                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          925                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           925                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          925                       # number of overall misses
system.cpu6.dcache.overall_misses::total          925                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        42004                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        42004                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        23139                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        23139                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          593                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          593                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        65143                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        65143                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        65143                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        65143                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017284                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017284                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008600                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008600                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096330                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096330                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.323777                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.323777                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.014200                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.014200                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.014200                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014200                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu6.dcache.writebacks::total               14                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              274                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               2733                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs             9.974453                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           377860                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          377860                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       188519                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         188519                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       188519                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          188519                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       188519                       # number of overall hits
system.cpu6.icache.overall_hits::total         188519                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          274                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          274                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          274                       # number of overall misses
system.cpu6.icache.overall_misses::total          274                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       188793                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       188793                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       188793                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       188793                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       188793                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       188793                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001451                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001451                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001451                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001451                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001451                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          274                       # number of writebacks
system.cpu6.icache.writebacks::total              274                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     140                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     94977                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     822     28.99%     28.99% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    125      4.41%     33.40% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    127      4.48%     37.88% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1761     62.12%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2835                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      822     44.15%     44.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     125      6.71%     50.86% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     127      6.82%     57.68% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     788     42.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1862                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            122301598500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                6125000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               14922000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              156795500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        122479441000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.447473                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.656790                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   23      0.65%      0.65% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  116      3.30%      3.95% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.03%      3.98% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2366     67.22%     71.19% # number of callpals executed
system.cpu7.kern.callpal::rdps                    250      7.10%     78.30% # number of callpals executed
system.cpu7.kern.callpal::rti                     263      7.47%     85.77% # number of callpals executed
system.cpu7.kern.callpal::callsys                  54      1.53%     87.30% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.03%     87.33% # number of callpals executed
system.cpu7.kern.callpal::rdunique                446     12.67%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  3520                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              379                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                123                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                123                      
system.cpu7.kern.mode_good::user                  123                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.324538                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.490040                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       61018047500     49.27%     49.27% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         62834602500     50.73%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     116                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          1259344                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          502.970795                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           30752751                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1259344                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            24.419659                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   502.970795                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.982365                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.982365                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         64065844                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        64065844                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     22100196                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       22100196                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8026404                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8026404                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1565                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1565                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1156                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1156                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     30126600                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        30126600                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     30126600                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30126600                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      1191198                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1191198                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        77777                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        77777                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          634                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          634                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          982                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          982                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      1268975                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1268975                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1268975                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1268975                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     23291394                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     23291394                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8104181                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8104181                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         2138                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2138                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     31395575                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31395575                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     31395575                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     31395575                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.051143                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.051143                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.009597                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.009597                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.288313                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.288313                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.459308                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.459308                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.040419                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.040419                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.040419                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.040419                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       107570                       # number of writebacks
system.cpu7.dcache.writebacks::total           107570                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           125623                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          120035627                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           125623                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           955.522691                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     2.000710                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   509.999290                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.003908                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.996092                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        252388175                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       252388175                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    126005653                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      126005653                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    126005653                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       126005653                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    126005653                       # number of overall hits
system.cpu7.icache.overall_hits::total      126005653                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       125623                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       125623                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       125623                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        125623                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       125623                       # number of overall misses
system.cpu7.icache.overall_misses::total       125623                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    126131276                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    126131276                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    126131276                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    126131276                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    126131276                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    126131276                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000996                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000996                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000996                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000996                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000996                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000996                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       125623                       # number of writebacks
system.cpu7.icache.writebacks::total           125623                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  574                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 574                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4439                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4439                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        17560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19101                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   142029                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1926                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1926                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17334                       # Number of tag accesses
system.iocache.tags.data_accesses               17334                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       9512967                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      4114849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2523148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          866250                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       729562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       136688                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 568                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            4311737                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1652                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1652                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       587525                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       169870                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2099481                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            12818                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           3909                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           16727                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            453908                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           453908                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         475067                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       3836102                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       283952                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      3326211                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       293291                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      3308845                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       252508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      1355053                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       290253                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      3314811                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               12424924                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      9742144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     88869153                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     10596352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     87863768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     10572992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     46303316                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side     10364480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     89138168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               353450373                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          2335664                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          11825943                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.524717                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.735334                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 7186073     60.77%     60.77% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 3224439     27.27%     88.03% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 1272672     10.76%     98.79% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  135540      1.15%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    7219      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            11825943                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       8354067                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      3578877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      2416732                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          222648                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       131418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        91230                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp            3958824                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                867                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               867                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       322579                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        94560                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          1926233                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            10362                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           3121                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           13483                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            223069                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           223069                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         377514                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       3581310                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       290209                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      3288169                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       269383                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side      3294275                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          684                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         2890                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       289312                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      3300936                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               10735858                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side     10618560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     86560200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      9091840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     89605712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        26240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        54744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side     10476096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     87911592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               294344984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          1607069                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           9939267                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.528871                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.744434                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 6074224     61.11%     61.11% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 2578820     25.95%     87.06% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 1199848     12.07%     99.13% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   67428      0.68%     99.81% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   18947      0.19%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             9939267                       # Request fanout histogram
system.l2cache0.tags.replacements              648024                       # number of replacements
system.l2cache0.tags.tagsinuse            3959.571498                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               6615693                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              648024                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               10.209025                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1129.660782                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    41.989839                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   560.807603                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    49.000926                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   622.363925                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    50.553450                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   752.726030                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    51.254764                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   701.214177                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.275796                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.010251                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.136916                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.011963                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.151944                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.012342                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.183771                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.012513                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.171195                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.966692                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4036                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1948                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1195                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            62037790                       # Number of tag accesses
system.l2cache0.tags.data_accesses           62037790                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       587525                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       587525                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       169870                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       169870                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           65                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           28                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data           27                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            128                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           64                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            9                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           78                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        59865                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        61292                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        25732                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data        64245                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          211134                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst       123724                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst       119021                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        71027                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst       117238                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       431010                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      1134134                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      1121495                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        69257                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data      1127761                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      3452647                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst       123724                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      1193999                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst       119021                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      1182787                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        71027                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data        94989                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst       117238                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data      1192006                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            4094791                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst       123724                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      1193999                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst       119021                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      1182787                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        71027                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data        94989                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst       117238                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data      1192006                       # number of overall hits
system.l2cache0.overall_hits::total           4094791                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         2955                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         2425                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          426                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         4023                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         9829                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          484                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          604                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          423                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data          572                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2083                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        13103                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        10611                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       203690                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data        11029                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        238433                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         8007                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         8702                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        16278                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst        11070                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        44057                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data        69543                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data        68895                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       154219                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data        76253                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       368910                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         8007                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        82646                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         8702                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        79506                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        16278                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       357909                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst        11070                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data        87282                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           651400                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         8007                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        82646                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         8702                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        79506                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        16278                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       357909                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst        11070                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data        87282                       # number of overall misses
system.l2cache0.overall_misses::total          651400                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       587525                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       587525                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       169870                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       169870                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         3020                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         2453                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          434                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         4050                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         9957                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          423                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data          581                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        72968                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data        71903                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       229422                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data        75274                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       449567                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst       131731                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst       127723                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        87305                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst       128308                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       475067                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      1203677                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      1190390                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       223476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data      1204014                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      3821557                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst       131731                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      1276645                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst       127723                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      1262293                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        87305                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data       452898                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst       128308                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data      1279288                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        4746191                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst       131731                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      1276645                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst       127723                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      1262293                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        87305                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data       452898                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst       128308                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data      1279288                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       4746191                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.978477                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.988585                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.981567                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.993333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.987145                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.883212                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.991790                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.984509                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.963906                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.179572                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.147574                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.887840                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.146518                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.530361                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.060783                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.068132                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.186450                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.086277                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.092738                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.057775                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.057876                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.690092                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.063332                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.096534                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.060783                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.064737                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.068132                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.062985                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.186450                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.790264                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.086277                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.068227                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.137247                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.060783                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.064737                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.068132                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.062985                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.186450                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.790264                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.086277                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.068227                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.137247                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         250279                       # number of writebacks
system.l2cache0.writebacks::total              250279                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              258905                       # number of replacements
system.l2cache1.tags.tagsinuse            3982.526851                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               5704155                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              258905                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               22.031846                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   438.975478                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   117.292771                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   792.006081                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    77.620594                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data  1195.959156                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     0.045316                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data     0.472495                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   119.600321                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data  1240.554641                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.107172                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.028636                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.193361                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.018950                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.291982                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.000115                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.029199                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.302870                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.972297                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3952                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3339                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            52728330                       # Number of tag accesses
system.l2cache1.tags.data_accesses           52728330                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       322579                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       322579                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        94560                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        94560                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            6                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            9                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           17                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             32                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           13                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data        60641                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data        64427                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data        62236                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          187304                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst       118138                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst       114921                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          215                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst       119452                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       352726                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data      1111711                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      1129004                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          506                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data      1127197                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      3368418                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst       118138                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data      1172352                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst       114921                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data      1193431                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          215                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          506                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst       119452                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data      1189433                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            3908448                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst       118138                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data      1172352                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst       114921                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data      1193431                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          215                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          506                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst       119452                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data      1189433                       # number of overall hits
system.l2cache1.overall_hits::total           3908448                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         2282                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         3429                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          168                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         3029                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         8908                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          733                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data          688                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data          136                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data          579                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         2136                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         9972                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data        12304                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           31                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data        10629                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         32936                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         6156                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst        12402                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           59                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst         6171                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        24788                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data        63749                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data        81081                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          106                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data        63105                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       208041                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         6156                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        73721                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst        12402                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data        93385                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           59                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          137                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst         6171                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data        73734                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           265765                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         6156                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        73721                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst        12402                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data        93385                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           59                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          137                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst         6171                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data        73734                       # number of overall misses
system.l2cache1.overall_misses::total          265765                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       322579                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       322579                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        94560                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        94560                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         2288                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         3438                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         3046                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         8940                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          741                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data          690                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data          582                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         2149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data        70613                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data        76731                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data        72865                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       220240                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst       124294                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst       127323                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          274                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst       125623                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       377514                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data      1175460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data      1210085                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          612                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data      1190302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      3576459                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst       124294                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data      1246073                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst       127323                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data      1286816                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          274                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          643                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst       125623                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data      1263167                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        4174213                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst       124294                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data      1246073                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst       127323                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data      1286816                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          274                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          643                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst       125623                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data      1263167                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       4174213                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.997378                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.997382                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.994419                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.996421                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.989204                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.997101                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.994845                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993951                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.141220                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.160352                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.145873                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.149546                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.049528                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.097406                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.215328                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.049123                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.065661                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.054233                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.067004                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.173203                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.053016                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.058170                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.049528                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.059163                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.097406                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.072571                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.215328                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.213064                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.049123                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.058372                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.063668                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.049528                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.059163                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.097406                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.072571                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.215328                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.213064                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.049123                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.058372                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.063668                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          38157                       # number of writebacks
system.l2cache1.writebacks::total               38157                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                568                       # Transaction distribution
system.membus0.trans_dist::ReadResp            440774                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2519                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2519                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       255575                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          344833                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           18343                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          5113                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          18219                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           241418                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          236829                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       440206                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1920                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       182953                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1742774                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4440                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      1930167                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        73083                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1734                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        74817                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         5772                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         5772                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               2010756                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      5119680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     52343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        12165                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     57475589                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2100352                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         6936                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      2107288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               59706141                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         1635857                       # Total snoops (count)
system.membus0.snoop_fanout::samples          2934666                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.549040                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.497589                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                1323417     45.10%     45.10% # Request fanout histogram
system.membus0.snoop_fanout::3                1611249     54.90%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            2934666                       # Request fanout histogram
system.membus1.trans_dist::ReadResp            583716                       # Transaction distribution
system.membus1.trans_dist::WriteReq               867                       # Transaction distribution
system.membus1.trans_dist::WriteResp              867                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       274950                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          263737                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           25470                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          4708                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          25125                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           264043                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          257105                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       583716                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port       575470                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       101241                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       676711                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1607593                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      1607593                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               2284304                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     16446080                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      2918872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     19364952                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     52051328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     52051328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               71416280                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          183096                       # Total snoops (count)
system.membus1.snoop_fanout::samples          1832125                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.097496                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.296632                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                1653500     90.25%     90.25% # Request fanout histogram
system.membus1.snoop_fanout::2                 178625      9.75%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            1832125                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       583924                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.650350                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         4972                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       583924                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.008515                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.055021                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.121307                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.293983                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.182605                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.321724                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.061774                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     2.872561                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.213514                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     2.527860                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.315939                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.007582                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.143374                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.011413                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.145108                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.003861                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.179535                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.013345                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.157991                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.978147                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     10004870                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     10004870                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       241015                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       241015                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data          786                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data          193                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           76                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data          825                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1880                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           36                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           35                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data          124                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data           54                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          249                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data          822                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data          228                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          200                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data          879                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2129                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data          822                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data          228                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          200                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data          879                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2129                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         3938                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         2775                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          220                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data         4786                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        11719                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          205                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          304                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data           95                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          300                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          904                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         9007                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         5953                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       202929                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data         7654                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       225543                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1050                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        64601                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         1838                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data        65536                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          582                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data       141512                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst         2433                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data        73514                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       351066                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1920                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1920                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1050                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data        73608                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         1838                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data        71489                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          582                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       344441                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst         2433                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data        81168                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       576609                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1050                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data        73608                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         1838                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data        71489                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          582                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       344441                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst         2433                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data        81168                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       576609                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       241015                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       241015                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         3940                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         2775                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          220                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data         4786                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        11721                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          300                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          905                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         9793                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         6146                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       203005                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data         8479                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       227423                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        64637                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         1838                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data        65571                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data       141636                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst         2433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data        73568                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       351315                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1050                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data        74430                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         1838                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data        71717                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          582                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       344641                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst         2433                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data        82047                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       578738                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1050                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data        74430                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         1838                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data        71717                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          582                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       344641                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst         2433                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data        82047                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       578738                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data     0.999492                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999829                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.996721                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.998895                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.919739                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.968597                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999626                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.902701                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.991733                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999443                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999466                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999125                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999266                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999291                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.988956                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.996821                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999420                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.989287                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996321                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.988956                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.996821                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999420                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.989287                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996321                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       238831                       # number of writebacks
system.numa_caches_downward0.writebacks::total       238831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        29772                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.425822                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         8342                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        29772                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.280196                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.675171                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.174637                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.588237                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     3.069195                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.768293                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.000023                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.000029                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     1.435128                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.715108                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.104698                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.073415                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.036765                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.191825                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.048018                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.089695                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.107194                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.651614                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       514113                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       514113                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         8702                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         8702                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data         3073                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data         1489                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         4562                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.inst          135                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data           17                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst          912                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data          241                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.inst          198                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data           19                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1522                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.inst          135                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data           17                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst          912                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data         3314                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.inst          198                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data         1508                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         6084                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.inst          135                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data           17                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst          912                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data         3314                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.inst          198                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data         1508                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         6084                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          455                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          469                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data           76                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          448                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1448                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          321                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          335                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data           89                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data          301                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1046                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          100                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data         1288                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data         1337                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2725                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         4897                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         3702                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         7582                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data         3691                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           59                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          106                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst         4613                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data         3338                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        27988                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         4897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         3802                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         7582                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data         4979                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           59                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          106                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst         4613                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data         4675                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        30713                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         4897                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         3802                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         7582                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data         4979                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           59                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          106                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst         4613                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data         4675                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        30713                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         8702                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         8702                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          455                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          469                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data           76                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          448                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1448                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          321                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data          301                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1046                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data         4361                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data         2826                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         7287                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         5032                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         3719                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         8494                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data         3932                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           59                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst         4811                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data         3357                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        29510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         5032                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         3819                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         8494                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data         8293                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           59                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          106                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst         4811                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data         6183                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        36797                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         5032                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         3819                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         8494                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data         8293                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           59                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          106                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst         4811                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data         6183                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        36797                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.295345                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.473107                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.373954                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst     0.973172                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.995429                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.892630                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.938708                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst     0.958844                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.994340                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.948424                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst     0.973172                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.995549                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.892630                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.600386                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst     0.958844                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.756105                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.834660                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst     0.973172                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.995549                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.892630                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.600386                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst     0.958844                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.756105                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.834660                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         3927                       # number of writebacks
system.numa_caches_downward1.writebacks::total         3927                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        28309                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.205661                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         3132                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        28309                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.110636                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.387096                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.409928                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.664000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     3.437181                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.873199                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.000020                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.000030                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     1.660265                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.773942                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.086694                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.088121                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.041500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.214824                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.054575                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.103767                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.110871                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.700354                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       417065                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       417065                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         3927                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         3927                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data          341                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data          175                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          516                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.inst           93                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst          421                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data           33                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst          171                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data           22                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          755                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.inst           93                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data           15                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst          421                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data          374                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst          171                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data          197                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         1271                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.inst           93                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data           15                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst          421                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data          374                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst          171                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data          197                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         1271                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          455                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          469                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data           76                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          448                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1448                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          321                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          335                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data           89                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data          301                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1046                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          100                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data          947                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data         1162                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2209                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         4804                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         3687                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         7161                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         3658                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           59                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          106                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst         4442                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         3316                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        27233                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         4804                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         3787                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         7161                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         4605                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           59                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          106                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst         4442                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data         4478                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        29442                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         4804                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         3787                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         7161                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         4605                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           59                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          106                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst         4442                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data         4478                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        29442                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         3927                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         3927                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          455                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          469                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data           76                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          448                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1448                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          321                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data          301                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1046                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data         1288                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data         1337                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2725                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         4897                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         3702                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         7582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data         3691                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           59                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst         4613                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         3338                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        27988                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         4897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         3802                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         7582                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data         4979                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           59                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          106                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst         4613                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data         4675                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        30713                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         4897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         3802                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         7582                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data         4979                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           59                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          106                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst         4613                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data         4675                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        30713                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.735248                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.869110                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.810642                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst     0.981009                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.995948                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.944474                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.991059                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.962931                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.993409                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.973024                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst     0.981009                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.996055                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.944474                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.924885                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.962931                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.957861                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.958617                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst     0.981009                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.996055                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.944474                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.924885                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.962931                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.957861                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.958617                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         3376                       # number of writebacks
system.numa_caches_upward0.writebacks::total         3376                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       581711                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.588559                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         4808                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       581711                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.008265                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     4.821006                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.121864                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.338431                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.183334                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.332793                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.180060                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.833258                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.214057                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     2.563756                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.301313                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.007616                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.146152                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.011458                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.145800                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.011254                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.177079                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.013379                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.160235                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.974285                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      9968052                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      9968052                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       238831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       238831                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data          966                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data          144                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           54                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data          672                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         1836                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           19                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          128                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data           17                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          179                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data          981                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data          163                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          182                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data          689                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         2015                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data          981                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data          163                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          182                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data          689                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         2015                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         3940                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         2775                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          220                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data         4786                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        11721                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          205                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          304                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data           95                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          300                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          904                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         8039                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         5809                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data       202875                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data         6982                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1920                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       225625                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1050                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data        64586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         1838                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data        65517                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          582                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       141384                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst         2433                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data        73497                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       350887                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1050                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data        72625                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         1838                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data        71326                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          582                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       344259                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst         2433                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data        80479                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1920                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       576512                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1050                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data        72625                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         1838                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data        71326                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          582                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       344259                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst         2433                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data        80479                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1920                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       576512                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       238831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       238831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         3940                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         2775                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          220                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data         4786                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        11721                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          304                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          300                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          904                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         9005                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         5953                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       202929                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data         7654                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1920                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       227461                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data        64601                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         1838                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data        65536                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       141512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst         2433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data        73514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       351066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1050                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data        73606                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         1838                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data        71489                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          582                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       344441                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst         2433                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data        81168                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1920                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       578527                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1050                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data        73606                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         1838                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data        71489                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          582                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       344441                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst         2433                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data        81168                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1920                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       578527                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.892726                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.975811                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999734                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.912203                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.991928                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999768                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999710                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999095                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999769                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999490                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.986672                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.997720                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999472                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.991511                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.996517                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.986672                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.997720                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999472                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.991511                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.996517                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       236793                       # number of writebacks
system.numa_caches_upward1.writebacks::total       236793                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            23623156                       # DTB read hits
system.switch_cpus0.dtb.read_misses             88400                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        23579038                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            8226278                       # DTB write hits
system.switch_cpus0.dtb.write_misses             3799                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        8157695                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            31849434                       # DTB hits
system.switch_cpus0.dtb.data_misses             92199                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        31736733                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          127368765                       # ITB hits
system.switch_cpus0.itb.fetch_misses               48                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      127368813                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               244960857                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          127827133                       # Number of instructions committed
system.switch_cpus0.committedOps            127827133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     86483673                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      56517864                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             788256                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      9409359                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            86483673                       # number of integer instructions
system.switch_cpus0.num_fp_insts             56517864                       # number of float instructions
system.switch_cpus0.num_int_register_reads    171262927                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     57848728                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     80681168                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     49381066                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             31954245                       # number of memory refs
system.switch_cpus0.num_load_insts           23723592                       # Number of load instructions
system.switch_cpus0.num_store_insts           8230653                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      117193726.343695                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      127767130.656305                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.521582                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.478418                       # Percentage of idle cycles
system.switch_cpus0.Branches                 11395694                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      1273373      1.00%      1.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         47550436     37.17%     38.17% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         3415810      2.67%     40.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     40.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       23524434     18.39%     59.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         264379      0.21%     59.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3914545      3.06%     62.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      14331841     11.20%     73.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         557369      0.44%     74.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        185480      0.14%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        23729404     18.55%     92.83% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        8230955      6.43%     99.26% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        941306      0.74%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         127919332                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            23410285                       # DTB read hits
system.switch_cpus1.dtb.read_misses             87666                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        23377581                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            8154492                       # DTB write hits
system.switch_cpus1.dtb.write_misses             3842                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        8091447                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            31564777                       # DTB hits
system.switch_cpus1.dtb.data_misses             91508                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        31469028                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          126283966                       # ITB hits
system.switch_cpus1.itb.fetch_misses               49                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      126284015                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               244962663                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          126705808                       # Number of instructions committed
system.switch_cpus1.committedOps            126705808                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     85725432                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      56026428                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             774926                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      9329639                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            85725432                       # number of integer instructions
system.switch_cpus1.num_fp_insts             56026428                       # number of float instructions
system.switch_cpus1.num_int_register_reads    169789636                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     57338296                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     79970668                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     48948459                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             31669013                       # number of memory refs
system.switch_cpus1.num_load_insts           23509958                       # Number of load instructions
system.switch_cpus1.num_store_insts           8159055                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      118315277.456060                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      126647385.543940                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.517007                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.482993                       # Percentage of idle cycles
system.switch_cpus1.Branches                 11292434                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      1265634      1.00%      1.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         47138610     37.18%     38.17% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         3386116      2.67%     40.84% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     40.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       23317911     18.39%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         265730      0.21%     59.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3880313      3.06%     62.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      14200792     11.20%     73.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         552251      0.44%     74.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        183960      0.15%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        23513951     18.54%     92.83% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        8159236      6.43%     99.26% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        932812      0.74%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         126797316                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            24125156                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1994                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        23374494                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            6719259                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1904                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        5857801                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            30844415                       # DTB hits
system.switch_cpus2.dtb.data_misses              3898                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        29232295                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          111285855                       # ITB hits
system.switch_cpus2.itb.fetch_misses              605                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      111286460                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               245252579                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          116355300                       # Number of instructions committed
system.switch_cpus2.committedOps            116355300                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     84580068                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      49731489                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             997828                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5294073                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            84580068                       # number of integer instructions
system.switch_cpus2.num_fp_insts             49731489                       # number of float instructions
system.switch_cpus2.num_int_register_reads    157182399                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     54480405                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     52551220                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     46092375                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             30855038                       # number of memory refs
system.switch_cpus2.num_load_insts           24133136                       # Number of load instructions
system.switch_cpus2.num_store_insts           6721902                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      128892824.378327                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      116359754.621673                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.474449                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.525551                       # Percentage of idle cycles
system.switch_cpus2.Branches                  6608689                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      1576120      1.35%      1.35% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         43451140     37.34%     38.70% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           69493      0.06%     38.76% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     38.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20626905     17.73%     56.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         465586      0.40%     56.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       10299640      8.85%     65.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       8872570      7.63%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            513      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt            40      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        24177932     20.78%     94.14% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        6722963      5.78%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         96296      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         116359198                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            23644958                       # DTB read hits
system.switch_cpus3.dtb.read_misses             89481                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        23613574                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            8241307                       # DTB write hits
system.switch_cpus3.dtb.write_misses             4150                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        8174744                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            31886265                       # DTB hits
system.switch_cpus3.dtb.data_misses             93631                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        31788318                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          127571946                       # ITB hits
system.switch_cpus3.itb.fetch_misses               49                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      127571995                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               244968174                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          127998644                       # Number of instructions committed
system.switch_cpus3.committedOps            127998644                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     86611942                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      56579760                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             784770                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      9422118                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            86611942                       # number of integer instructions
system.switch_cpus3.num_fp_insts             56579760                       # number of float instructions
system.switch_cpus3.num_int_register_reads    171518471                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     57933995                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     80753171                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     49430036                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             31992834                       # number of memory refs
system.switch_cpus3.num_load_insts           23746675                       # Number of load instructions
system.switch_cpus3.num_store_insts           8246159                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      117024474.426000                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      127943699.574000                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.522287                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.477713                       # Percentage of idle cycles
system.switch_cpus3.Branches                 11406656                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      1282772      1.00%      1.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         47622153     37.18%     38.18% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         3420429      2.67%     40.85% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     40.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       23544953     18.38%     59.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         270414      0.21%     59.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3917845      3.06%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      14338488     11.19%     73.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         557684      0.44%     74.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        185840      0.15%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        23751015     18.54%     92.82% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        8246451      6.44%     99.26% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        954231      0.74%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         128092275                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            23222791                       # DTB read hits
system.switch_cpus4.dtb.read_misses             87462                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        23206933                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            8109804                       # DTB write hits
system.switch_cpus4.dtb.write_misses             3802                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        8057225                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            31332595                       # DTB hits
system.switch_cpus4.dtb.data_misses             91264                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        31264158                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          125489352                       # ITB hits
system.switch_cpus4.itb.fetch_misses               49                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      125489401                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               244956055                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          125835397                       # Number of instructions committed
system.switch_cpus4.committedOps            125835397                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     85202758                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      55553233                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             785311                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      9244062                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            85202758                       # number of integer instructions
system.switch_cpus4.num_fp_insts             55553233                       # number of float instructions
system.switch_cpus4.num_int_register_reads    168679610                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     57014321                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     79239684                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     48522334                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             31438301                       # number of memory refs
system.switch_cpus4.num_load_insts           23324122                       # Number of load instructions
system.switch_cpus4.num_store_insts           8114179                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      119181686.506583                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      125774368.493417                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.513457                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.486543                       # Percentage of idle cycles
system.switch_cpus4.Branches                 11206798                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass      1281427      1.02%      1.02% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         46894236     37.24%     38.26% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         3367931      2.67%     40.93% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     40.93% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       23107471     18.35%     59.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         295458      0.23%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        3844429      3.05%     62.57% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      14036382     11.15%     73.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         546147      0.43%     74.15% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        183224      0.15%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        23327505     18.52%     92.82% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        8114341      6.44%     99.26% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        928110      0.74%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         125926661                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            23569841                       # DTB read hits
system.switch_cpus5.dtb.read_misses             88503                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        23564753                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            8199431                       # DTB write hits
system.switch_cpus5.dtb.write_misses             4809                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        8151008                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            31769272                       # DTB hits
system.switch_cpus5.dtb.data_misses             93312                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        31715761                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          127270459                       # ITB hits
system.switch_cpus5.itb.fetch_misses               53                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      127270512                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               244964851                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          127571465                       # Number of instructions committed
system.switch_cpus5.committedOps            127571465                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     86252272                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      56491106                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             771269                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      9393004                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            86252272                       # number of integer instructions
system.switch_cpus5.num_fp_insts             56491106                       # number of float instructions
system.switch_cpus5.num_int_register_reads    170923599                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     57672010                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     80645135                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     49357166                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             31875135                       # number of memory refs
system.switch_cpus5.num_load_insts           23670311                       # Number of load instructions
system.switch_cpus5.num_store_insts           8204824                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      117449889.607553                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      127514961.392447                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.520544                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.479456                       # Percentage of idle cycles
system.switch_cpus5.Branches                 11359660                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      1273665      1.00%      1.00% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         47395701     37.13%     38.12% # Class of executed instruction
system.switch_cpus5.op_class::IntMult         3410581      2.67%     40.79% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     40.79% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       23513267     18.42%     59.21% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         261707      0.20%     59.42% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        3912752      3.06%     62.48% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      14327853     11.22%     73.71% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         557210      0.44%     74.14% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        185360      0.15%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        23673493     18.54%     92.83% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        8204845      6.43%     99.26% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        948343      0.74%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         127664777                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               42658                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              23963                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               66621                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              29746                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          29746                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               244898381                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             188793                       # Number of instructions committed
system.switch_cpus6.committedOps               188793                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       179776                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               7926                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        13373                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              179776                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       242316                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       141152                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                66792                       # number of memory refs
system.switch_cpus6.num_load_insts              42658                       # Number of load instructions
system.switch_cpus6.num_store_insts             24134                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      244710031.338185                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      188349.661815                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000769                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999231                       # Percentage of idle cycles
system.switch_cpus6.Branches                    25371                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1217      0.64%      0.64% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           109208     57.85%     58.49% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             625      0.33%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           43927     23.27%     82.09% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          24137     12.78%     94.87% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9679      5.13%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            188793                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            23281837                       # DTB read hits
system.switch_cpus7.dtb.read_misses             87149                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        23270752                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            8106265                       # DTB write hits
system.switch_cpus7.dtb.write_misses             4053                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        8053979                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            31388102                       # DTB hits
system.switch_cpus7.dtb.data_misses             91202                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        31324731                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          125713864                       # ITB hits
system.switch_cpus7.itb.fetch_misses               49                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      125713913                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               244959082                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          126040074                       # Number of instructions committed
system.switch_cpus7.committedOps            126040074                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     85249103                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      55769173                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             767613                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      9276643                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            85249103                       # number of integer instructions
system.switch_cpus7.num_fp_insts             55769173                       # number of float instructions
system.switch_cpus7.num_int_register_reads    168896359                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     57015003                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     79603902                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     48723802                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             31491637                       # number of memory refs
system.switch_cpus7.num_load_insts           23380742                       # Number of load instructions
system.switch_cpus7.num_store_insts           8110895                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      118978791.056565                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      125980290.943435                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.514291                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.485709                       # Percentage of idle cycles
system.switch_cpus7.Branches                 11225081                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass      1260375      1.00%      1.00% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         46869538     37.16%     38.16% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         3371171      2.67%     40.83% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     40.83% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       23211734     18.40%     59.23% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         265751      0.21%     59.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        3862579      3.06%     62.51% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      14134285     11.21%     73.71% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         549647      0.44%     74.15% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        183136      0.15%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        23384071     18.54%     92.83% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        8111035      6.43%     99.26% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        927954      0.74%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         126131276                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         379054                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            867                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           867                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       242758                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       324934                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        15524                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         2882                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        15119                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        234543                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       230186                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       379054                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1742009                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      1742009                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        83779                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        83779                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            1825788                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     52310912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     52310912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      2223896                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      2223896                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            54534808                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      1205324                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       2376740                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.494870                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499974                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             1200562     50.51%     50.51% # Request fanout histogram
system.system_bus.snoop_fanout::2             1176178     49.49%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         2376740                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000798                       # Number of seconds simulated
sim_ticks                                   798489500                       # Number of ticks simulated
final_tick                               2467269898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1149512099                       # Simulator instruction rate (inst/s)
host_op_rate                               1149491932                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              572802054                       # Simulator tick rate (ticks/s)
host_mem_usage                                 786144                       # Number of bytes of host memory used
host_seconds                                     1.39                       # Real time elapsed on the host
sim_insts                                  1602372156                       # Number of instructions simulated
sim_ops                                    1602372156                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         3008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       172672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       155648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        33216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        19008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       111616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       133952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            638208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         7744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       172672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       111616                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       326016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        97472                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          97472                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2698                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         2432                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          519                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          297                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1744                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         2093                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               9972                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1523                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1523                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      9698312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      3767113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       801513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       721362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    216248304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    194928049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     41598543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     23804947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst    139783930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data    167756746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        80151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        80151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            799269120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      9698312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       801513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    216248304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     41598543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    139783930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        80151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        80151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       408290904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      122070484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           122070484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      122070484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      9698312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      3767113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       801513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       721362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    216248304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    194928049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     41598543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     23804947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    139783930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data    167756746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        80151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        80151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           921339604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        49472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       428416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        64512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       476800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1034752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        49472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       431424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         431424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          773                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         6694                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1008                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         7450                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              16168                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6741                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6741                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       240454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       480908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     61956983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    536533041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      4408323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     80792546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst     14026484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    597127451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        80151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        80151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data       160303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1295886796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     61956983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      4408323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     14026484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        80391790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      540300154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           540300154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      540300154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       240454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       480908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     61956983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    536533041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      4408323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     80792546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     14026484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    597127451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        80151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        80151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data       160303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1836186950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       699                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     291     41.87%     41.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     13.24%     55.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.14%     55.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.14%     55.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    310     44.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 695                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      291     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     13.63%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.15%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     290     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  675                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               691414500     93.39%     93.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.93%     94.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     94.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     94.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               41797500      5.65%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           740325500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.935484                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.971223                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  507     83.80%     83.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.66%     84.46% # number of callpals executed
system.cpu0.kern.callpal::rti                      94     15.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   605                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               94                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               66                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          442.749591                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             112918                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              495                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           228.117172                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   442.749591                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.864745                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.864745                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            77286                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           77286                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        23801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          23801                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13422                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13422                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          657                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          657                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          568                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        37223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           37223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        37223                       # number of overall hits
system.cpu0.dcache.overall_hits::total          37223                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           82                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           33                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          115                       # number of overall misses
system.cpu0.dcache.overall_misses::total          115                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        23883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        23883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        13455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        13455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        37338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        37338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        37338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        37338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003433                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003433                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002453                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002453                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003080                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003080                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003080                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003080                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              238                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14952545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              750                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         19936.726667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           254064                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          254064                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       126675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126675                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       126675                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       126675                       # number of overall hits
system.cpu0.icache.overall_hits::total         126675                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          238                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          238                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           238                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          238                       # number of overall misses
system.cpu0.icache.overall_misses::total          238                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       126913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       126913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       126913                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       126913                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       126913                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       126913                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001875                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001875                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001875                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001875                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001875                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001875                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          238                       # number of writebacks
system.cpu0.icache.writebacks::total              238                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               739211500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 579000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           740004000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    21                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               24                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          430.947244                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1120160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              445                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2517.213483                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   430.947244                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.841694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.841694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1446                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1446                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          405                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            405                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          645                       # number of overall hits
system.cpu1.dcache.overall_hits::total            645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           32                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           39                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           39                       # number of overall misses
system.cpu1.dcache.overall_misses::total           39                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          684                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          684                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          684                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          684                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.073227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.073227                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.028340                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028340                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.057018                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.057018                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.057018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.057018                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu1.dcache.writebacks::total               10                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               79                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23273782                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              591                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         39380.341794                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4093                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4093                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1928                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1928                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1928                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1928                       # number of overall hits
system.cpu1.icache.overall_hits::total           1928                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         2007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         2007                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2007                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         2007                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2007                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.039362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.039362                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.039362                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.039362                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.039362                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.039362                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu1.icache.writebacks::total               79                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2260                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     715     47.99%     47.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.07%     48.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     48.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    773     51.88%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1490                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      715     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.07%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.07%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     714     49.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1431                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               473445000     79.62%     79.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     79.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.03%     79.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              121002000     20.35%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           594660500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.923674                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.960403                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      1.27%      1.34% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.13%      1.46% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1449     92.18%     93.64% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.13%     93.77% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.06%     93.83% # number of callpals executed
system.cpu2.kern.callpal::rti                      39      2.48%     96.31% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      1.27%     97.58% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.32%     97.90% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      2.10%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1572                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               60                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 38                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 39                      
system.cpu2.kern.mode_good::user                   38                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.650000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.785714                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         279066000     53.04%     53.04% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           247068500     46.96%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12725                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.103787                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             382933                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13230                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.944293                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.103787                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996296                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996296                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           657623                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          657623                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       183906                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         183906                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       112620                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        112620                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6357                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6357                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6613                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6613                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       296526                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          296526                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       296526                       # number of overall hits
system.cpu2.dcache.overall_hits::total         296526                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9655                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9655                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          293                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          293                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           34                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12601                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12601                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12601                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12601                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       193561                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       193561                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       115566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       115566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6647                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6647                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       309127                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       309127                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       309127                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       309127                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.049881                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049881                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.025492                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025492                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.044060                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.044060                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.040763                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040763                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.040763                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040763                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7529                       # number of writebacks
system.cpu2.dcache.writebacks::total             7529                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5617                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.986944                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2433124                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6129                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           396.985479                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.986944                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999975                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2116136                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2116136                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1049635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1049635                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1049635                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1049635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1049635                       # number of overall hits
system.cpu2.icache.overall_hits::total        1049635                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5622                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5622                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5622                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5622                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5622                       # number of overall misses
system.cpu2.icache.overall_misses::total         5622                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1055257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1055257                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1055257                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1055257                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1055257                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1055257                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005328                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005328                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005328                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005328                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005328                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005328                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5617                       # number of writebacks
system.cpu2.icache.writebacks::total             5617                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       812                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     102     45.74%     45.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.45%     46.19% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.90%     47.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    118     52.91%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 223                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      102     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.49%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.98%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     100     48.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  205                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               730586500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                6375500      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           737341500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.847458                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.919283                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     19.46%     19.80% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.68%     21.48% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  150     50.34%     71.81% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      1.01%     72.82% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     23.49%     96.31% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      3.02%     99.33% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   298                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         706758000     98.85%     98.85% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.15%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2169                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          456.398398                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              88254                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2630                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            33.556654                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   456.398398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.891403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            80815                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           80815                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        22980                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          22980                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13000                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13000                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          446                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          446                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          462                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          462                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35980                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35980                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35980                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35980                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1634                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1634                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          669                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           40                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2303                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2303                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2303                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2303                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13669                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13669                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38283                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38283                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38283                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.066385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.066385                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.048943                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048943                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.082305                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.082305                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.041494                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.041494                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.060157                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.060157                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.060157                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060157                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1036                       # number of writebacks
system.cpu3.dcache.writebacks::total             1036                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1380                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25173879                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1892                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13305.432875                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           280400                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          280400                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       138130                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         138130                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       138130                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          138130                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       138130                       # number of overall hits
system.cpu3.icache.overall_hits::total         138130                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1380                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1380                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1380                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1380                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1380                       # number of overall misses
system.cpu3.icache.overall_misses::total         1380                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139510                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139510                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139510                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139510                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009892                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009892                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009892                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009892                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009892                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009892                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1380                       # number of writebacks
system.cpu3.icache.writebacks::total             1380                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1208                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     243     49.29%     49.29% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      0.20%     49.49% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    248     50.30%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 493                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      241     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      0.21%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.21%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     240     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  483                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               937858500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.03% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.01%     99.05% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                9042500      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           947062000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.991770                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.967742                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.979716                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      9.27%     10.49% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  390     68.18%     78.67% # number of callpals executed
system.cpu4.kern.callpal::rdps                      3      0.52%     79.20% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.17%     79.37% # number of callpals executed
system.cpu4.kern.callpal::rti                     101     17.66%     97.03% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      2.62%     99.65% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   572                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel         874730000     92.05%     92.05% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      7.95%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12499                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          454.761827                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1319319                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13011                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           101.400277                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   454.761827                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.888207                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.888207                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           355666                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          355666                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76487                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76487                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        79873                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         79873                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1147                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1147                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1179                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1179                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       156360                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          156360                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       156360                       # number of overall hits
system.cpu4.dcache.overall_hits::total         156360                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5662                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5662                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6949                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6949                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          129                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           87                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12611                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12611                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12611                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12611                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        82149                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        82149                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        86822                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        86822                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1266                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1266                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       168971                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       168971                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       168971                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       168971                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.068924                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.068924                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.080037                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.080037                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.101097                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.101097                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.068720                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.068720                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.074634                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.074634                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.074634                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.074634                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8000                       # number of writebacks
system.cpu4.dcache.writebacks::total             8000                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4561                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.961535                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           21795473                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5073                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4296.367633                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.961535                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999925                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           907879                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          907879                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       447095                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         447095                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       447095                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          447095                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       447095                       # number of overall hits
system.cpu4.icache.overall_hits::total         447095                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4563                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4563                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4563                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4563                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4563                       # number of overall misses
system.cpu4.icache.overall_misses::total         4563                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       451658                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       451658                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       451658                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       451658                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       451658                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       451658                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.010103                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010103                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.010103                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010103                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.010103                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010103                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4561                       # number of writebacks
system.cpu4.icache.writebacks::total             4561                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               738108000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 579000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           738900500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    21                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               18                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          431.111062                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              94609                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              432                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           219.002315                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   431.111062                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.842014                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.842014                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1527                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1527                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          436                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            436                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          241                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           241                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           12                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          677                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             677                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          677                       # number of overall hits
system.cpu5.dcache.overall_hits::total            677                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           37                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            6                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           43                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           43                       # number of overall misses
system.cpu5.dcache.overall_misses::total           43                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          473                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          473                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          720                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          720                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          720                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          720                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.078224                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.078224                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.024291                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.024291                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.059722                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.059722                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.059722                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.059722                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu5.dcache.writebacks::total                5                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               75                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           21924241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              587                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         37349.643952                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst            1                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          511                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.001953                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.998047                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4269                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4269                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2022                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2022                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2022                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2022                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2022                       # number of overall hits
system.cpu5.icache.overall_hits::total           2022                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           75                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           75                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           75                       # number of overall misses
system.cpu5.icache.overall_misses::total           75                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2097                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2097                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2097                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2097                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2097                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2097                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.035765                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.035765                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.035765                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.035765                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.035765                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.035765                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu5.icache.writebacks::total               75                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               771385500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 575000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           772174000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu6.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    19                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements                3                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          393.665152                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             115132                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              343                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           335.661808                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   393.665152                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.768877                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.768877                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1373                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1373                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          413                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            413                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          237                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           237                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            7                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          650                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             650                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          650                       # number of overall hits
system.cpu6.dcache.overall_hits::total            650                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data            8                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            5                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            6                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           13                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           13                       # number of overall misses
system.cpu6.dcache.overall_misses::total           13                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          421                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          421                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          242                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          242                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          663                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          663                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          663                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          663                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019002                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019002                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.020661                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.020661                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019608                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019608                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019608                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019608                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             359636                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           702.414062                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             3890                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            3890                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         1945                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1945                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         1945                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1945                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         1945                       # number of overall hits
system.cpu6.icache.overall_hits::total           1945                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         1945                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1945                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         1945                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1945                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         1945                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1945                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               740960500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.03%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 590000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           741794500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               18                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          443.950304                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              27255                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              446                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            61.109865                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   443.950304                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.867090                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.867090                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1479                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1479                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          424                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            424                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          242                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           242                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            8                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          666                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             666                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          666                       # number of overall hits
system.cpu7.dcache.overall_hits::total            666                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           25                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            7                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           37                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           37                       # number of overall misses
system.cpu7.dcache.overall_misses::total           37                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          254                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          254                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          703                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          703                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          703                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          703                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.055679                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.055679                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.047244                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047244                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.700000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.700000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.052632                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.052632                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.052632                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.052632                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu7.dcache.writebacks::total                3                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               79                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           24037389                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              591                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         40672.401015                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          511                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.001953                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4209                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4209                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1986                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1986                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1986                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1986                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1986                       # number of overall hits
system.cpu7.icache.overall_hits::total           1986                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           79                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           79                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           79                       # number of overall misses
system.cpu7.icache.overall_misses::total           79                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2065                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2065                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2065                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2065                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2065                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2065                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.038257                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.038257                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.038257                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.038257                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.038257                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.038257                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu7.icache.writebacks::total               79                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 400                       # Transaction distribution
system.iobus.trans_dist::WriteResp                400                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2422                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         45094                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        20770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         4384                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           16235                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        14973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1262                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              19623                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                385                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               385                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         8590                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5565                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5386                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              171                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             70                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             241                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              3484                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             3484                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           7319                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         11752                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2169                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        16115                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side        37985                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         3365                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         6536                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  67007                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        18944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        10227                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         3088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       671552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      1299483                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       127040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       214368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2351742                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            58647                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            104542                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.280117                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.636741                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   82748     79.15%     79.15% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   17331     16.58%     95.73% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1571      1.50%     97.23% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    2757      2.64%     99.87% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     135      0.13%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              104542                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34915                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        16394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2522                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            8093                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1748                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10585                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 15                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                15                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8008                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3412                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3979                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              117                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            105                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             222                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6855                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6855                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4717                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5868                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        12487                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        37635                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side          198                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50753                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       507136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1321032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         2960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         7616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         2192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1847160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            46275                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             81127                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.214787                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.624373                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   69698     85.91%     85.91% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    7944      9.79%     95.70% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1439      1.77%     97.48% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    1581      1.95%     99.43% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     465      0.57%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               81127                       # Request fanout histogram
system.l2cache0.tags.replacements               15548                       # number of replacements
system.l2cache0.tags.tagsinuse            3981.638567                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 39762                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               19351                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.054778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   867.674998                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    21.947403                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    10.547128                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    30.335505                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data    12.007318                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   724.860679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  1942.903596                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst   158.867424                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   212.494517                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.211835                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.005358                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.002575                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.007406                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.002931                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.176968                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.474342                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.038786                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.051879                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.972080                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3803                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.928467                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              355100                       # Number of tag accesses
system.l2cache0.tags.data_accesses             355100                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         8590                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         8590                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5565                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5565                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              8                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            4                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data          599                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           81                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             681                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          117                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst           69                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst         2151                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst          806                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3143                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           27                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data           15                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data         2753                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          829                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         3624                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          117                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           28                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst           69                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data           15                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst         2151                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data         3352                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst          806                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data          910                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               7448                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          117                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           28                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst           69                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data           15                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst         2151                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data         3352                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst          806                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data          910                       # number of overall hits
system.l2cache0.overall_hits::total              7448                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          100                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          123                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           13                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data         2212                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          557                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2786                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          121                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           10                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         3471                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          574                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4176                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           41                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data           17                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data         7058                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          767                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         7883                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          121                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           54                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data           21                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         3471                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data         9270                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          574                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1324                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            14845                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          121                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           54                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data           21                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         3471                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data         9270                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          574                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1324                       # number of overall misses
system.l2cache0.overall_misses::total           14845                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         8590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         8590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5565                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5565                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          131                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data         2811                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         3467                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          238                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst         5622                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1380                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         7319                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data         9811                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         1596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        11507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          238                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           82                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data           36                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst         5622                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data        12622                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1380                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         2234                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          22293                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          238                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           82                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data           36                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst         5622                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data        12622                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1380                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         2234                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         22293                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.990099                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.938931                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.851852                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.786909                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.873041                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.803577                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.508403                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.126582                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.617396                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.415942                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.570570                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.602941                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.531250                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.719397                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.480576                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.685061                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.508403                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.658537                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.126582                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.583333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.617396                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.734432                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.415942                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.592659                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.665904                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.508403                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.658537                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.126582                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.583333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.617396                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.734432                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.415942                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.592659                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.665904                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           5356                       # number of writebacks
system.l2cache0.writebacks::total                5356                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               11360                       # number of replacements
system.l2cache1.tags.tagsinuse            3905.354897                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                639476                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               15401                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               41.521719                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   791.550155                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   598.461404                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   736.147358                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    26.178579                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   589.250827                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   173.552961                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   990.213612                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.193250                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.146109                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.179723                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.006391                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.143860                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.042371                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.241751                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.953456                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4041                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          992                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2942                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              282690                       # Number of tag accesses
system.l2cache1.tags.data_accesses             282690                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8008                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8008                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3412                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3412                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          455                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             457                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         2644                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst           74                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst           78                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2796                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         2282                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data            6                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data           20                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2334                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         2644                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         2737                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst           74                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data            6                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst           78                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data           21                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5587                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         2644                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         2737                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst           74                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data            6                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst           78                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data           21                       # number of overall hits
system.l2cache1.overall_hits::total              5587                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data           97                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          113                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           83                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           93                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6394                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6398                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1919                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1921                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         3484                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3487                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1919                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         9878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11806                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1919                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         9878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data            3                       # number of overall misses
system.l2cache1.overall_misses::total           11806                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8008                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8008                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3412                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3412                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          114                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6849                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6855                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         4563                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4717                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         5766                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         4563                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        12615                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst           75                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data            7                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst           79                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data           24                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17393                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         4563                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        12615                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst           75                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data            7                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst           79                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data           24                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17393                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.989796                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.991228                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.933567                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.933333                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.420557                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.013333                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.012658                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.407250                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.604232                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.071429                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.047619                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.599038                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.420557                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.783036                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.013333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.100000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.142857                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.012658                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.125000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.678779                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.420557                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.783036                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.013333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.100000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.142857                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.012658                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.125000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.678779                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           2947                       # number of writebacks
system.l2cache1.writebacks::total                2947                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             15220                       # Transaction distribution
system.membus0.trans_dist::WriteReq               400                       # Transaction distribution
system.membus0.trans_dist::WriteResp              400                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         5547                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            9385                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             194                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           145                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            242                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             4111                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            4094                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        14668                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        17630                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        25281                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1874                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        44785                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        10143                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           30                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        10173                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 54958                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       484224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       808128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2302                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1294654                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       263424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       263544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1558198                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           36759                       # Total snoops (count)
system.membus0.snoop_fanout::samples            72378                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.503164                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499993                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  35960     49.68%     49.68% # Request fanout histogram
system.membus0.snoop_fanout::3                  36418     50.32%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              72378                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             12060                       # Transaction distribution
system.membus1.trans_dist::WriteReq                15                       # Transaction distribution
system.membus1.trans_dist::WriteResp               15                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6948                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           10248                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             258                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           126                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            327                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8335                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8330                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        12060                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        23051                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        10597                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        33648                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        25074                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        25074                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 58722                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       678656                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       264824                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       943480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       806272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       806272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1749752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           18409                       # Total snoops (count)
system.membus1.snoop_fanout::samples            56607                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.323211                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.467707                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  38311     67.68%     67.68% # Request fanout histogram
system.membus1.snoop_fanout::2                  18296     32.32%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              56607                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        10613                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.956307                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           62                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        10625                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.005835                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.098627                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.001545                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.255750                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.480564                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     5.046542                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.116280                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.957000                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.506164                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000097                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.015984                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.030035                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.315409                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.007267                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.059813                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.934769                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       144806                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       144806                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         4024                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         4024                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           97                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          103                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data         1399                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          544                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1946                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          773                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data         5346                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          470                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6652                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data            6                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          773                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data         6745                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1014                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8598                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data            6                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          773                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data         6745                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1014                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8598                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         4024                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         4024                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          103                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data         1400                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          545                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1948                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data         5347                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         6655                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          773                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data         6747                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1017                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         8603                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          773                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data         6747                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1017                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         8603                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999286                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.998165                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998973                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999813                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995763                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999549                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999704                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.997050                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999419                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999704                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.997050                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999419                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         4011                       # number of writebacks
system.numa_caches_downward0.writebacks::total         4011                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2730                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.092762                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           86                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2746                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.031318                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.779549                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     2.120878                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     2.121297                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     1.029503                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     5.731360                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.310176                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.111222                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.132555                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.132581                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.064344                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.358210                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.019386                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.818298                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        56421                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        56421                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          207                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          207                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data           12                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           63                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           68                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         1317                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1317                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1744                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          863                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2609                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1744                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         2180                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         3926                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1744                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         2180                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         3926                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          207                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          207                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           68                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          866                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2612                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1744                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         2183                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         3929                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1744                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         2183                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         3929                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.996536                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998851                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.998626                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999236                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.998626                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999236                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          199                       # number of writebacks
system.numa_caches_downward1.writebacks::total          199                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2721                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.074031                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           83                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2737                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.030325                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.519654                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     2.295989                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     2.187688                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.310772                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     6.449752                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.310176                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.094978                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.143499                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.136731                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.019423                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.403110                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.019386                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.817127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        56324                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        56324                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          199                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          199                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data           12                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           63                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           68                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         1316                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1316                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1744                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          863                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2609                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1744                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         2179                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         3925                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1744                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         2179                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         3925                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          199                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          199                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           68                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2609                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1744                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         2180                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         3926                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1744                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         2180                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         3926                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999541                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999745                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999541                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999745                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          191                       # number of writebacks
system.numa_caches_upward0.writebacks::total          191                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        10600                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.475099                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           56                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        10610                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.005278                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.759958                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.001403                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.255690                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.500392                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     5.170701                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.102708                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.684247                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.484997                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000088                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.015981                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.031274                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.323169                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.006419                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.042765                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.904694                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       144648                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       144648                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         4011                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         4011                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           97                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          103                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data         1398                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          544                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         1945                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          773                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data         5346                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          470                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         6652                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data            6                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          773                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data         6744                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1014                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         8597                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data            6                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          773                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data         6744                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1014                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         8597                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         4011                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         4011                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          103                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data         1399                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          544                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         1946                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data         5346                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          470                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         6652                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          773                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data         6745                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1014                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         8598                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          773                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data         6745                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1014                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         8598                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999285                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999486                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999852                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999884                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999852                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999884                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         4001                       # number of writebacks
system.numa_caches_upward1.writebacks::total         4001                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               24922                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14499                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               39421                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13843                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13843                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1480595                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             126913                       # Number of instructions committed
system.switch_cpus0.committedOps               126913                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       121897                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              11596                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8421                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              121897                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       155041                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        94453                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                39607                       # number of memory refs
system.switch_cpus0.num_load_insts              25106                       # Number of load instructions
system.switch_cpus0.num_store_insts             14501                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1362934.823742                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      117660.176258                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.079468                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.920532                       # Percentage of idle cycles
system.switch_cpus0.Branches                    21682                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          571      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            80933     63.77%     64.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              99      0.08%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           27180     21.42%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          14504     11.43%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3626      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            126913                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 448                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                259                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 707                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                319                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1479950                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               2007                       # Number of instructions committed
system.switch_cpus1.committedOps                 2007                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1910                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          160                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1910                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2558                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1480                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  709                       # number of memory refs
system.switch_cpus1.num_load_insts                448                       # Number of load instructions
system.switch_cpus1.num_store_insts               261                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1478091.929389                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       1858.070611                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001255                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998745                       # Percentage of idle cycles
system.switch_cpus1.Branches                      283                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1162     57.90%     58.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.25%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             468     23.32%     81.91% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            261     13.00%     94.92% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           102      5.08%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              2007                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              199974                       # DTB read hits
system.switch_cpus2.dtb.read_misses               345                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          103043                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             122195                       # DTB write hits
system.switch_cpus2.dtb.write_misses               30                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          65654                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              322169                       # DTB hits
system.switch_cpus2.dtb.data_misses               375                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          168697                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             508911                       # ITB hits
system.switch_cpus2.itb.fetch_misses              299                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         509210                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1188993                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1054870                       # Number of instructions committed
system.switch_cpus2.committedOps              1054870                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1017144                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           836                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              28505                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       147599                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1017144                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  836                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1364266                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       740304                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          491                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          433                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               322856                       # number of memory refs
system.switch_cpus2.num_load_insts             200556                       # Number of load instructions
system.switch_cpus2.num_store_insts            122300                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      403104.453849                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      785888.546151                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.660970                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.339030                       # Percentage of idle cycles
system.switch_cpus2.Branches                   183758                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19693      1.87%      1.87% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           690556     65.44%     67.31% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1570      0.15%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            138      0.01%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             17      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             20      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.47% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          208774     19.78%     87.26% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         122587     11.62%     98.87% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         11900      1.13%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1055257                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24554                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14049                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               38603                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23472                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23597                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1474626                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             139124                       # Number of instructions committed
system.switch_cpus3.committedOps               139124                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       133712                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2823                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              133712                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  297                       # number of float instructions
system.switch_cpus3.num_int_register_reads       177395                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       101682                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                39713                       # number of memory refs
system.switch_cpus3.num_load_insts              25439                       # Number of load instructions
system.switch_cpus3.num_store_insts             14274                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1345691.945530                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      128934.054470                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.087435                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.912565                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20673                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2833      2.03%      2.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            89281     64.00%     66.03% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              98      0.07%     66.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             25      0.02%     66.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26498     18.99%     85.11% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14283     10.24%     95.35% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6489      4.65%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            139510                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               82957                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              88033                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              170990                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             161852                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         162004                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1894458                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             451176                       # Number of instructions committed
system.switch_cpus4.committedOps               451176                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       434213                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               8559                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        47430                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              434213                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       624218                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       294493                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               172108                       # number of memory refs
system.switch_cpus4.num_load_insts              83796                       # Number of load instructions
system.switch_cpus4.num_store_insts             88312                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1358488.971740                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      535969.028260                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.282914                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.717086                       # Percentage of idle cycles
system.switch_cpus4.Branches                    58867                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9719      2.15%      2.15% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           256621     56.82%     58.97% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             508      0.11%     59.08% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           86046     19.05%     78.44% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          88383     19.57%     98.01% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          8982      1.99%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            451658                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 487                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                262                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 749                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                319                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1477743                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2097                       # Number of instructions committed
system.switch_cpus5.committedOps                 2097                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1997                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          202                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1997                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2648                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1525                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  751                       # number of memory refs
system.switch_cpus5.num_load_insts                487                       # Number of load instructions
system.switch_cpus5.num_store_insts               264                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1475804.419980                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       1938.580020                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001312                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998688                       # Percentage of idle cycles
system.switch_cpus5.Branches                      328                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1210     57.70%     58.13% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.37% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             507     24.18%     82.55% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            264     12.59%     95.14% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           102      4.86%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2097                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 430                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                253                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 683                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                301                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1544350                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               1945                       # Number of instructions committed
system.switch_cpus6.committedOps                 1945                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         1853                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          145                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                1853                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2486                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1441                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  685                       # number of memory refs
system.switch_cpus6.num_load_insts                430                       # Number of load instructions
system.switch_cpus6.num_store_insts               255                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1542471.032245                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       1878.967755                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001217                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998783                       # Percentage of idle cycles
system.switch_cpus6.Branches                      264                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           11      0.57%      0.57% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1131     58.15%     58.71% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.26%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             449     23.08%     82.06% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            255     13.11%     95.17% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess            94      4.83%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              1945                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 460                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                266                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 726                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1483531                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2065                       # Number of instructions committed
system.switch_cpus7.committedOps                 2065                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1966                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          163                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1966                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2630                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1524                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  728                       # number of memory refs
system.switch_cpus7.num_load_insts                460                       # Number of load instructions
system.switch_cpus7.num_store_insts               268                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1481614.553729                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       1916.446271                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001292                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998708                       # Percentage of idle cycles
system.switch_cpus7.Branches                      290                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1199     58.06%     58.50% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.24%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             481     23.29%     82.03% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            269     13.03%     95.06% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      4.94%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2065                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           9261                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             15                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            15                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         4210                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6100                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          152                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          100                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3268                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3263                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         9261                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        25258                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        25258                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        10583                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        10583                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              35841                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       806976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       806976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       264120                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       264120                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1071096                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        41831                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         64477                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.641640                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.479522                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               23106     35.84%     35.84% # Request fanout histogram
system.system_bus.snoop_fanout::2               41371     64.16%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           64477                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
