# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000128 2048 0.39 4690 165888 28.1787 17.6782 1645.73 523.433 2215.17 2215.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000128 2048 0.39 4690 165312 28.2173 17.8125 1952.27 522.505 2520.95 2521.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000128 2048 0.39 4690 165760 28.209 17.7011 2036.61 524.262 2606.93 2607.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000128 2048 0.39 4690 165888 28.1405 17.6722 1901.77 523.455 2471.18 2471.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000128 2048 0.39 4690 165600 28.3726 17.9575 1921.51 529.068 2497.06 2497.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000128 2048 0.39 4690 164864 28.1612 17.6489 1965.14 521.908 2533 2533.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000128 2048 0.39 4690 165120 28.2858 17.8012 1976.68 523.142 2546.05 2546.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000128 2048 0.39 4690 164864 28.1139 17.6345 1909.58 522.741 2478.21 2478.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000128 2048 0.39 4690 165888 28.1636 17.7418 1939.42 523.929 2509.4 2509.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000128 2048 0.39 4690 163200 28.244 17.6022 2049.17 519.918 2615.08 2615.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000128 2048 0.39 4690 163840 28.2181 17.642 2399.54 522.492 2968.04 2968.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 0.000128 2048 0.39 4695 165888 28.1491 17.7127 1673.66 523.907 2243.57 2243.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000128 2048 0.39 4695 165760 28.3252 17.7268 1694 523.697 2263.89 2264.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000128 2048 0.39 4695 165888 28.1984 17.6722 1681.99 523.377 2251.38 2251.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000128 2048 0.39 4695 165312 28.2424 17.6931 1717.6 522.825 2286.51 2286.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000128 2048 0.39 4695 165888 28.1699 17.664 1699.58 523.569 2269.13 2269.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000128 2048 0.39 4695 165312 28.2111 17.7185 1993.63 522.522 2562.23 2562.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000128 2048 0.39 4695 165760 28.2085 17.705 1952.55 524.258 2522.86 2522.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000128 2048 0.39 4695 165888 28.1146 17.6699 2082.66 523.594 2652.19 2652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000128 2048 0.39 4695 165600 28.3462 17.8188 2061.03 524.433 2631.77 2631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000128 2048 0.39 4695 164864 28.141 17.6538 2066.9 521.776 2634.61 2634.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000128 2048 0.39 4695 165120 28.2481 17.6992 2034.24 523.531 2603.87 2603.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000128 2048 0.39 4695 164864 28.0961 17.6857 1946.93 522.208 2515.08 2515.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000128 2048 0.39 4695 165888 28.1761 17.7493 2290.76 523.861 2860.7 2860.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000128 2048 0.39 4695 163200 28.2254 17.6007 2266.56 519.913 2832.46 2832.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000128 2048 0.39 4695 163840 28.2391 17.6435 2071.84 522.735 2640.6 2640.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000128 2048 0.39 4700 165888 28.1642 17.6573 1583.49 523.853 2153.31 2153.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000128 2048 0.39 4700 166080 28.2713 17.8196 1782.79 524.269 2353.29 2353.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000128 2048 0.39 4700 165888 28.1795 17.6821 1662.5 523.849 2232.35 2232.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000128 2048 0.39 4700 165760 28.1933 17.6973 1686.44 523.45 2255.92 2256.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000128 2048 0.39 4700 165888 28.179 17.6771 1638.88 524.007 2208.9 2209.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000128 2048 0.39 4700 165312 28.1919 17.6836 2094.96 522.472 2663.45 2663.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000128 2048 0.39 4700 164736 28.1491 17.6716 1452.23 523.19 2021.38 2021.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000128 2048 0.39 4700 165760 28.1933 17.7409 2019.89 523.89 2589.86 2589.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000128 2048 0.39 4700 165120 28.0443 17.653 1406.31 522.396 1974.56 1974.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000128 2048 0.39 4700 165888 28.1275 17.7568 1894.64 523.637 2464.32 2464.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000128 2048 0.39 4700 165888 28.1644 17.7221 1356.82 524.334 1927.18 1927.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000128 2048 0.39 4700 165600 28.3446 17.7336 1975.69 524.032 2545.94 2546.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000128 2048 0.39 4700 163200 28.256 17.635 1372.75 520.422 1939.21 1939.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000128 2048 0.39 4700 164864 28.1497 17.8053 2511.53 522.314 3079.94 3080.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000128 2048 0.39 4700 163072 28.0841 17.5657 1615.9 520.17 2181.87 2181.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000128 2048 0.39 4700 165120 28.2607 17.6982 2405.84 523.049 2975 2975.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000128 2048 0.39 4700 163200 28.1866 17.6558 1611.63 520.884 2178.49 2178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000128 2048 0.39 4700 164864 28.0786 17.6415 2331.48 522.291 2899.64 2899.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000128 2048 0.39 4700 163840 28.2143 17.6748 1560.59 522.645 2129.27 2129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000128 2048 0.39 4700 165888 28.1668 17.7465 2056.88 524.338 2627.29 2627.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000128 2048 0.39 4700 162816 28.1419 17.607 1415.84 520.663 1982.39 1982.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000128 2048 0.39 4700 163200 28.2515 17.6302 2096.95 519.801 2662.79 2662.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000128 2048 0.39 4700 160000 28.1542 17.5086 1479.24 516.541 2041.59 2041.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000128 2048 0.39 4704 165888 28.1583 17.6682 1566.96 523.398 2136.33 2136.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000128 2048 0.39 4704 165760 28.3369 17.7204 1658.86 524.232 2229.3 2229.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000128 2048 0.39 4704 165888 28.2017 18.0101 1639.23 523.909 2209.51 2209.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000128 2048 0.39 4704 165888 28.1404 17.676 1053.97 523.599 1623.53 1623.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000128 2048 0.39 4704 165312 28.2244 17.8156 1884.02 523.407 2453.62 2453.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000128 2048 0.39 4704 164864 28.1334 17.6419 1189.49 521.776 1757.19 1757.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000128 2048 0.39 4704 165888 28.1433 17.6595 1760.93 523.855 2330.74 2330.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000128 2048 0.39 4704 164864 28.0966 17.6956 1132.73 522.659 1701.33 1701.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000128 2048 0.39 4704 165312 28.2112 17.6832 2008.55 522.967 2577.56 2577.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000128 2048 0.39 4704 164736 28.1242 17.6781 1402.43 523.126 1971.5 1971.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000128 2048 0.39 4704 165760 28.192 17.7111 1909.86 528.896 2484.8 2484.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000128 2048 0.39 4704 165120 28.0664 17.6308 1363.79 522.876 1932.51 1932.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000128 2048 0.39 4704 165888 28.1043 17.7889 2451.99 523.664 3021.7 3021.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000128 2048 0.39 4704 165888 28.1406 17.6713 1565.04 524.186 2135.18 2135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000128 2048 0.39 4704 165600 28.3314 17.7766 2405.65 523.941 2975.84 2975.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000128 2048 0.39 4704 163200 28.22 17.5865 1608.23 520.358 2174.53 2174.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000128 2048 0.39 4704 164864 28.1613 17.6583 2348.44 522.351 2916.77 2916.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000128 2048 0.39 4704 163072 28.1189 17.549 1537.59 519.71 2103.12 2103.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000128 2048 0.39 4704 165120 28.2513 17.6907 2279.28 523.055 2848.43 2848.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000128 2048 0.39 4704 163200 28.2022 17.6162 1457.38 521.242 2024.57 2024.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000128 2048 0.39 4704 164864 28.0934 17.6416 2178.71 522.621 2747.22 2747.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000128 2048 0.39 4704 163840 28.2006 17.6389 1457.16 523.077 2026.23 2026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000128 2048 0.39 4700 165888 28.1603 17.672 1769.22 523.413 2338.62 2338.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000128 2048 0.39 4700 166080 28.2898 17.7441 1595.45 524.31 2165.95 2166.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000128 2048 0.39 4700 165760 28.1883 17.7091 1030.16 524.321 1600.52 1600.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000128 2048 0.39 4700 165888 28.1791 17.8082 1693.21 523.461 2262.8 2262.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000128 2048 0.39 4700 165888 28.1202 17.7024 1092.99 524.018 1662.97 1663.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000128 2048 0.39 4700 165760 28.1992 17.8631 1826.84 523.462 2396.54 2396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000128 2048 0.39 4700 164864 28.1705 17.6924 1141.67 521.914 1709.6 1709.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000128 2048 0.39 4700 165888 28.1572 17.6677 1847.24 523.958 2417.16 2417.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000128 2048 0.39 4700 164864 28.098 17.6476 1176.55 522.75 1745.19 1745.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000128 2048 0.39 4700 165312 28.2001 17.6804 2001.55 522.565 2570.13 2570.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000128 2048 0.39 4700 164736 28.1381 17.7204 1435.55 522.67 2004.22 2004.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000128 2048 0.39 4700 165760 28.1843 17.7444 1952.09 523.763 2521.93 2522.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000128 2048 0.39 4700 165120 28.0521 17.6415 1366.94 522.826 1935.6 1935.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000128 2048 0.39 4700 165888 28.1134 17.6693 2376.93 523.581 2946.44 2946.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000128 2048 0.39 4700 165888 28.1453 17.6722 1593.46 523.709 2163.12 2163.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000128 2048 0.39 4700 165600 28.3407 17.729 2375.5 524.382 2946.1 2946.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000128 2048 0.39 4700 163200 28.2044 17.6239 1575.01 520.409 2141.39 2141.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000128 2048 0.39 4700 164864 28.1584 17.7587 2291.84 522.301 2860.21 2860.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000128 2048 0.39 4700 163072 28.0912 17.589 1492.17 519.82 2057.81 2057.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000128 2048 0.39 4700 165120 28.2573 17.7132 2226.52 523.135 2795.77 2795.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000128 2048 0.39 4700 163200 28.1837 17.6148 1456.54 521.409 2023.89 2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000128 2048 0.39 4700 164864 28.0982 17.6456 2125.65 522.689 2694.22 2694.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000128 2048 0.39 4700 163840 28.2239 17.7008 1490.82 523.129 2060.02 2060.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000128 2048 0.39 4704 165376 28.1741 17.7597 1552.1 523.792 2121.97 2122.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 0.000128 2048 0.39 4704 165376 28.1849 17.6676 1001.72 523.953 1571.67 1571.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000128 2048 0.39 4704 165440 28.3301 17.7132 1587.93 523.718 2157.83 2157.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000128 2048 0.39 4704 165120 28.23 17.7276 1020.17 524.376 1590.65 1590.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000128 2048 0.39 4704 165504 28.19 17.7234 1723.7 523.537 2293.3 2293.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000128 2048 0.39 4704 165120 28.1843 17.6681 1103.53 523.946 1673.47 1673.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000128 2048 0.39 4704 165312 28.2257 17.696 1696.6 523.463 2266.13 2266.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000128 2048 0.39 4704 164864 28.1434 17.6492 1079 522.346 1647.28 1647.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000128 2048 0.39 4704 165312 28.2254 17.7009 887.88 523.339 1457.28 1457.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000128 2048 0.39 4704 165376 28.1888 17.6833 1662.98 523.509 2232.51 2232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000128 2048 0.39 4704 164864 28.0818 17.6415 1076.84 522.182 1644.89 1645.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000128 2048 0.39 4704 164352 28.2929 17.6848 897.06 524.345 1467.52 1467.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000128 2048 0.39 4704 164736 28.2219 17.6728 2446.85 522.579 3015.48 3015.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000128 2048 0.39 4704 164736 28.1508 17.6626 1543.17 523.182 2112.31 2112.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000128 2048 0.39 4704 162432 28.2867 17.5903 1258.62 519.78 1824.41 1824.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000128 2048 0.39 4704 165120 28.2244 17.7066 2283.01 524.375 2853.46 2853.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000128 2048 0.39 4704 163840 28.1862 17.6311 1528.24 522.45 2096.66 2096.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000128 2048 0.39 4704 163200 28.1887 17.6127 1272.42 521.464 1839.82 1839.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000128 2048 0.39 4704 165120 28.1765 17.6681 2167.33 523.94 2737.26 2737.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000128 2048 0.39 4704 164352 28.2601 17.7331 1396.51 524.341 1967 1967.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000128 2048 0.39 4704 163584 28.0285 17.5576 1215.38 520.071 1781.18 1781.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000128 2048 0.39 4704 165600 28.3248 17.7541 2140.87 524.433 2711.53 2711.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000128 2048 0.39 4704 163200 28.2207 17.6028 1464.8 520.402 2031.17 2031.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000128 2048 0.39 4704 163200 28.4286 17.6989 1218.99 522.703 1787.97 1788.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000128 2048 0.39 4704 164864 28.1683 17.6476 2075.97 521.89 2643.82 2643.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000128 2048 0.39 4704 163072 28.0847 17.5646 1427.79 520.301 1993.89 1994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000128 2048 0.39 4704 163968 28.0522 17.6681 1183.38 520.11 1749.35 1749.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000128 2048 0.39 4704 165120 28.2462 17.7107 2037.08 523.489 2606.67 2606.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000128 2048 0.39 4704 163200 28.1845 17.6795 1440.76 520.817 2007.6 2007.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000128 2048 0.39 4704 161280 28.3072 17.5559 1176.74 518.503 1741.25 1741.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000128 2048 0.39 4704 164864 28.0806 17.6408 2047.01 522.671 2615.55 2615.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000128 2048 0.39 4704 163840 28.2282 17.6741 1375.94 522.647 1944.63 1944.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000128 2048 0.39 4704 162816 28.13 17.6152 1238.39 520.716 1804.99 1805.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000128 2048 0.39 4720 165632 28.1603 17.664 1583.43 523.422 2152.83 2152.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000128 2048 0.39 4720 165376 28.1972 17.6656 1016.71 523.371 1586.08 1586.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000128 2048 0.39 4720 165760 28.289 17.728 1802.36 524.283 2372.82 2372.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000128 2048 0.39 4720 165760 28.1982 17.7913 1147.79 524.235 1718.16 1718.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000128 2048 0.39 4720 165120 28.2484 17.6926 937.037 523.568 1506.69 1506.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000128 2048 0.39 4720 165504 28.2218 17.6961 1659.38 523.938 2229.38 2229.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000128 2048 0.39 4720 165120 28.1894 17.6783 1086.64 524.079 1656.72 1656.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000128 2048 0.39 4720 164736 28.1341 17.6701 888.998 522.681 1457.62 1457.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000128 2048 0.39 4720 165312 28.2193 17.6946 2376.86 523.399 2946.32 2946.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000128 2048 0.39 4720 164864 28.1229 17.7336 1494.52 521.988 2062.51 2062.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000128 2048 0.39 4720 165312 28.2343 17.7009 1216.43 523.33 1785.84 1785.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000128 2048 0.39 4720 165376 28.1778 17.7258 2198 523.943 2768 2768.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000128 2048 0.39 4720 164864 28.0819 17.6355 1352.92 522.292 1921.07 1921.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000128 2048 0.39 4720 164352 28.271 17.682 1106.59 524.343 1677.02 1677.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000128 2048 0.39 4720 165312 28.1935 17.6849 2272.52 522.944 2841.49 2841.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000128 2048 0.39 4720 164736 28.1508 17.6663 1473.95 523.136 2043.04 2043.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000128 2048 0.39 4720 164160 28.1311 17.5913 1295.25 520.234 1861.35 1861.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000128 2048 0.39 4720 163584 28.046 17.5671 1149.19 520.07 1715.02 1715.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000128 2048 0.39 4720 165760 28.1836 17.7103 2137.46 524.282 2707.78 2707.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000128 2048 0.39 4720 165120 28.0448 17.6572 1443.92 522.401 2012.16 2012.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000128 2048 0.39 4720 163200 28.1861 17.654 1198.98 521.366 1766.33 1766.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000128 2048 0.39 4720 163840 28.2364 17.702 1184.86 522.808 1753.75 1753.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000128 2048 0.39 4720 165120 28.1809 17.6644 2007.63 524.082 2577.74 2577.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000128 2048 0.39 4720 164352 28.2925 17.7217 1421.89 524.23 1992.28 1992.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000128 2048 0.39 4720 163584 28.0364 17.5551 1169.06 519.992 1734.78 1734.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000128 2048 0.39 4720 162816 28.1556 17.5903 1093.78 520.317 1659.99 1660.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000128 2048 0.39 4720 165600 28.348 17.7357 2089.29 524.336 2659.85 2659.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000128 2048 0.39 4720 163200 28.2 17.6476 1401.58 520.398 1967.97 1968.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000128 2048 0.39 4720 163200 28.417 17.705 1216.78 522.32 1785.36 1785.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000128 2048 0.39 4720 160000 28.1322 17.522 1093.59 516.647 1656.03 1656.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000128 2048 0.39 4704 165632 28.1442 17.662 1712.32 523.496 2281.77 2281.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000128 2048 0.39 4704 165376 28.188 17.6601 1095.54 523.457 1664.98 1665.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 0.000128 2048 0.39 4704 165120 28.1645 17.8446 907.354 523.588 1477.1 1477.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000128 2048 0.39 4704 165760 28.2955 17.7154 1652.84 523.784 2222.78 2222.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000128 2048 0.39 4704 165760 28.188 17.8467 1084.64 524.406 1655.25 1655.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000128 2048 0.39 4704 165120 28.2353 17.6952 881.99 523.068 1451.13 1451.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000128 2048 0.39 4704 165504 28.1932 17.7218 2307.26 523.967 2877.3 2877.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000128 2048 0.39 4704 165120 28.1743 17.7919 1448.1 524.036 2018.25 2018.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000128 2048 0.39 4704 164736 28.1465 17.6643 1165.34 523.162 1734.46 1734.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000128 2048 0.39 4704 164352 28.281 17.7138 985.412 523.776 1555.41 1555.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000128 2048 0.39 4704 165312 28.2135 17.6927 2130.18 523.413 2699.64 2699.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000128 2048 0.39 4704 164864 28.1601 17.6977 1342.2 521.917 1910.12 1910.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000128 2048 0.39 4704 165312 28.2327 17.7039 1107.66 523.708 1677.43 1677.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000128 2048 0.39 4704 163072 28.0748 17.5639 984.484 520.304 1550.57 1550.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000128 2048 0.39 4704 165376 28.1713 17.7152 2021.86 523.492 2591.39 2591.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000128 2048 0.39 4704 164864 28.0776 17.6538 1289.35 522.782 1858.01 1858.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000128 2048 0.39 4704 164352 28.2688 17.7411 1058.85 524.333 1629.35 1629.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000128 2048 0.39 4704 163840 28.2339 17.6356 932.171 523.12 1501.3 1501.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000128 2048 0.39 4704 165312 28.189 17.7123 2025.47 522.58 2594.09 2594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000128 2048 0.39 4704 164736 28.1555 17.7007 1402.56 523.331 1971.89 1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000128 2048 0.39 4704 164160 28.1341 17.5904 1185.75 519.879 1751.5 1751.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000128 2048 0.39 4704 163584 28.0491 17.5657 1185.83 519.984 1751.56 1751.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000128 2048 0.39 4704 165760 28.1796 17.7683 2010.33 523.892 2580.31 2580.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000128 2048 0.39 4704 165120 28.0535 17.6435 1432.19 522.442 2000.48 2000.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000128 2048 0.39 4704 163200 28.1829 17.6439 1168.66 520.886 1735.52 1735.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000128 2048 0.39 4704 163840 28.2183 17.7382 1097.58 523.357 1667.04 1667.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000128 2048 0.39 4700 165632 28.1388 17.6702 1787.56 523.782 2357.3 2357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000128 2048 0.39 4700 165376 28.1683 17.6628 1131.86 523.883 1701.71 1701.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 0.000128 2048 0.39 4700 165120 28.1642 17.6762 928.964 523.6 1498.55 1498.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000128 2048 0.39 4700 165760 28.306 17.7909 1661.62 524.212 2232.08 2232.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000128 2048 0.39 4700 165760 28.1839 17.6939 1069.02 524.367 1639.4 1639.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000128 2048 0.39 4700 165120 28.2299 17.6895 887.052 523.119 1456.23 1456.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000128 2048 0.39 4700 165120 28.0627 17.6559 763.03 522.445 1331.33 1331.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000128 2048 0.39 4700 165504 28.1956 17.6824 2267.95 523.548 2837.52 2837.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000128 2048 0.39 4700 165120 28.1694 17.7132 1410.19 524.096 1980.31 1980.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000128 2048 0.39 4700 164736 28.1428 17.6651 1147.94 523.174 1717.06 1717.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000128 2048 0.39 4700 164352 28.2987 17.699 974.743 524.276 1545.17 1545.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000128 2048 0.39 4700 165312 28.2229 17.7191 2077.88 523.402 2647.37 2647.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000128 2048 0.39 4700 164864 28.16 17.6641 1316.83 521.79 1884.58 1884.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000128 2048 0.39 4700 165312 28.2251 17.7049 1083.66 523.65 1653.38 1653.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000128 2048 0.39 4700 163072 28.0987 17.5555 963.332 520.303 1529.43 1529.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000128 2048 0.39 4700 165376 28.1641 17.6622 2021.49 523.879 2591.34 2591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000128 2048 0.39 4700 164864 28.0779 17.6906 1307.67 522.688 1876.26 1876.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000128 2048 0.39 4700 164352 28.2659 17.6865 1087.13 523.751 1656.98 1657.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000128 2048 0.39 4700 163840 28.2051 17.6433 946.585 522.698 1515.27 1515.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000128 2048 0.39 4700 165312 28.2117 17.6903 2110.08 522.559 2678.69 2678.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000128 2048 0.39 4700 164736 28.1683 17.7112 1498.41 522.557 2067.01 2067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000128 2048 0.39 4700 164160 28.1245 17.6027 1230.51 519.673 1796.05 1796.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000128 2048 0.39 4700 163584 28.0528 17.6348 1163.74 520.359 1729.94 1730.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000128 2048 0.39 4700 161280 28.3292 17.5658 1052.36 518.64 1617.04 1617.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000128 2048 0.39 4700 165760 28.1841 17.7004 2051.72 523.879 2621.63 2621.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000128 2048 0.39 4700 165120 28.0602 17.6293 1408.47 522.277 1976.59 1976.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000128 2048 0.39 4700 163200 28.1897 17.6627 1180.02 520.96 1746.98 1747.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000128 2048 0.39 4700 163840 28.2441 17.6517 1094.15 523.196 1663.39 1663.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000128 2048 0.39 4700 160000 28.1735 17.5487 1025.19 516.257 1587.34 1587.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000128 2048 0.39 4740 165376 28.1609 17.659 1655.47 523.509 2224.95 2225.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000128 2048 0.39 4740 165376 28.191 17.6604 1088.46 523.948 1658.41 1658.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000128 2048 0.39 4740 165120 28.1643 17.8043 878.312 524.015 1448.43 1448.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 0.000128 2048 0.39 4740 164864 28.0776 17.6497 760.545 522.799 1329.21 1329.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000128 2048 0.39 4740 165440 28.3171 17.7665 2296.27 523.761 2866.27 2866.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000128 2048 0.39 4740 165120 28.2084 17.7049 1426.17 524.21 1996.44 1996.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000128 2048 0.39 4740 165120 28.2466 17.6921 1162.68 523.624 1732.38 1732.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000128 2048 0.39 4740 163840 28.1876 17.6297 977.022 522.393 1545.37 1545.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000128 2048 0.39 4740 165504 28.2102 17.6858 2106.26 523.361 2675.66 2675.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000128 2048 0.39 4740 165120 28.1723 17.6824 1320.35 523.595 1889.95 1890.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000128 2048 0.39 4740 164736 28.155 17.6702 1081.51 522.544 1650.01 1650.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000128 2048 0.39 4740 164352 28.2847 17.7227 974.703 523.845 1544.7 1544.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000128 2048 0.39 4740 163200 28.1819 17.6189 838.944 521.254 1406.13 1406.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000128 2048 0.39 4740 165312 28.2425 17.7754 2006.82 522.966 2575.96 2576.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000128 2048 0.39 4740 164864 28.1594 17.6507 1274.55 522.291 1842.8 1842.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000128 2048 0.39 4740 165312 28.2298 17.7029 1069.73 523.644 1639.44 1639.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000128 2048 0.39 4740 163072 28.0801 17.5538 929.266 519.799 1494.84 1494.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000128 2048 0.39 4740 163520 28.47 17.7065 823.106 523.639 1393.06 1393.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000128 2048 0.39 4740 165376 28.176 17.6886 1858.11 523.549 2427.67 2427.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000128 2048 0.39 4740 164864 28.0717 17.6629 1238.37 522.794 1807.04 1807.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000128 2048 0.39 4740 164352 28.2794 17.6681 1025.09 524.285 1595.47 1595.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000128 2048 0.39 4740 163840 28.2144 17.6785 922.345 522.728 1491.1 1491.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000128 2048 0.39 4740 163840 28.2391 17.7076 844.189 523.242 1413.52 1413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000128 2048 0.39 4736 165376 28.1454 17.6904 1633.69 523.341 2203.01 2203.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000128 2048 0.39 4736 165376 28.1834 17.7357 1050.31 524.005 1620.38 1620.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000128 2048 0.39 4736 165120 28.1853 17.6982 864.65 523.662 1434.34 1434.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 0.000128 2048 0.39 4736 164864 28.0781 17.641 747.037 522.783 1315.68 1315.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000128 2048 0.39 4736 165440 28.3082 17.7825 2211.34 523.795 2781.37 2781.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000128 2048 0.39 4736 165120 28.2261 17.698 1348.84 524.255 1919.16 1919.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000128 2048 0.39 4736 165120 28.2371 17.6956 1112.96 523.562 1682.59 1682.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000128 2048 0.39 4736 163840 28.1895 17.6259 948.284 522.252 1516.5 1516.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000128 2048 0.39 4736 163200 28.2367 17.5944 862.29 519.977 1428.24 1428.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000128 2048 0.39 4736 165120 28.212 17.6783 2033.16 523.451 2602.64 2602.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000128 2048 0.39 4736 165120 28.1647 17.6968 1271.96 523.573 1841.54 1841.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000128 2048 0.39 4736 164736 28.144 17.6698 1043.28 522.684 1611.91 1612.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000128 2048 0.39 4736 164352 28.2707 17.7684 925.748 523.919 1495.85 1495.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000128 2048 0.39 4736 163200 28.18 17.6128 807.989 521.37 1375.29 1375.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000128 2048 0.39 4736 164864 28.2706 17.7451 1909.05 522.813 2478.03 2478.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000128 2048 0.39 4736 163968 28.2051 17.6472 1202.37 521.923 1770.28 1770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000128 2048 0.39 4736 163968 28.3599 17.6947 1018.09 523.259 1587.54 1587.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000128 2048 0.39 4736 163072 28.0966 17.5617 890.198 519.793 1455.79 1455.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000128 2048 0.39 4736 163520 28.4759 17.7276 792.393 523.993 1362.73 1362.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000128 2048 0.39 4736 165376 28.1466 17.6753 1843.85 523.57 2413.39 2413.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000128 2048 0.39 4736 164864 28.0803 17.6394 1207.72 522.305 1775.88 1775.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000128 2048 0.39 4736 164352 28.2705 17.7523 995.518 524.34 1566.02 1566.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000128 2048 0.39 4736 163840 28.2334 17.6968 897.74 522.605 1466.42 1466.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000128 2048 0.39 4736 163840 28.2496 17.6602 823.843 522.899 1392.79 1392.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000128 2048 0.39 4736 162816 28.1634 17.5678 762.012 520.732 1328.61 1328.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1390 0.000128 2048 0.39 4736 165120 28.2193 17.7175 1626.14 523.805 2196.03 2196.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 0.000128 2048 0.39 4736 164864 28.1983 17.6641 1829.29 523.857 2399.16 2399.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 0.000128 2048 0.39 4736 164864 28.212 17.6763 1182.53 523.496 1752.05 1752.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 0.000128 2048 0.39 4736 164352 28.2354 17.7091 960.386 523.599 1530.07 1530.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 0.000128 2048 0.39 4736 163840 28.2092 17.6309 856.118 522.304 1424.4 1424.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 0.000128 2048 0.39 4736 163840 28.165 17.7009 784.828 522.404 1353.24 1353.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 0.000128 2048 0.39 4736 164352 28.2781 17.6748 728.424 524.342 1298.86 1298.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 0.000128 2048 0.39 4736 163072 28.1024 17.5479 681.217 520.294 1247.29 1247.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1390 0.000128 2048 0.39 4736 163840 28.2134 17.7469 649.26 522.732 1218.09 1218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1390 0.000128 2048 0.39 4740 163072 28.0846 17.6068 627.762 519.894 1193.49 1193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1390 0.000128 2048 0.39 4736 163072 28.0857 17.5596 613.465 519.886 1179.14 1179.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1390 0.000128 2048 0.39 4700 163520 28.4671 17.7426 625.121 524.057 1195.53 1195.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1390 0.000128 2048 0.39 4704 163520 28.4926 17.8005 623.738 523.552 1193.72 1193.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1390 0.000128 2048 0.39 4704 164864 28.084 17.6999 718.48 522.792 1287.2 1287.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1390 0.000128 2048 0.39 4704 161280 27.9878 17.4572 1073.47 516.742 1635.8 1635.91
