Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 837312aade534814945ba264207ff8b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot teste_testador2_behav xil_defaultlib.teste_testador2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 33 [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTE_TESTADOR2/TESTE_TESTADOR2.srcs/sources_1/new/teste_testador2.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit teste_testador2 in library work failed.
