;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMP -1, @-20
	CMP -35, 14
	SLT 0, 10
	CMP 12, @10
	JMN @400, 1
	SLT 0, 10
	ADD #2, 0
	ADD #2, 0
	CMP -240, 0
	CMP -240, 0
	CMP -240, 0
	ADD #205, @140
	SLT 0, 10
	SUB <0, @2
	SUB @121, 103
	CMP <0, @2
	CMP 0, 10
	ADD -1, <-20
	ADD #205, @140
	ADD #205, @140
	ADD -1, <-20
	SUB #400, 0
	SUB #400, 1
	SUB -240, 0
	SUB -240, 0
	SUB -240, 0
	SUB -240, 0
	SUB -240, 0
	SLT 0, 10
	SUB 0, @100
	SPL 0, <402
	SUB 0, 10
	SUB 0, 10
	ADD #205, @140
	ADD #205, @140
	CMP #2, 0
	CMP -240, 0
	ADD #205, @140
	ADD 270, 60
	SPL 0, 10
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	JMN @12, #200
	JMP 0, 100
