<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p116" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_116{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t2_116{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_116{left:96px;bottom:68px;letter-spacing:0.1px;}
#t4_116{left:69px;bottom:1084px;}
#t5_116{left:95px;bottom:1088px;letter-spacing:-0.16px;}
#t6_116{left:149px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_116{left:95px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t8_116{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t9_116{left:95px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_116{left:69px;bottom:1011px;}
#tb_116{left:95px;bottom:1014px;letter-spacing:-0.19px;}
#tc_116{left:150px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_116{left:95px;bottom:998px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#te_116{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_116{left:95px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_116{left:69px;bottom:938px;}
#th_116{left:95px;bottom:941px;letter-spacing:-0.16px;}
#ti_116{left:149px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tj_116{left:95px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_116{left:95px;bottom:907px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tl_116{left:95px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_116{left:69px;bottom:864px;}
#tn_116{left:95px;bottom:868px;letter-spacing:-0.16px;}
#to_116{left:125px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_116{left:95px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_116{left:69px;bottom:825px;}
#tr_116{left:95px;bottom:828px;}
#ts_116{left:114px;bottom:828px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tt_116{left:69px;bottom:802px;}
#tu_116{left:95px;bottom:805px;letter-spacing:-0.12px;}
#tv_116{left:123px;bottom:805px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_116{left:95px;bottom:788px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_116{left:69px;bottom:762px;}
#ty_116{left:95px;bottom:765px;letter-spacing:-0.17px;}
#tz_116{left:133px;bottom:765px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t10_116{left:95px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_116{left:69px;bottom:722px;}
#t12_116{left:95px;bottom:726px;letter-spacing:-0.22px;}
#t13_116{left:133px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_116{left:95px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_116{left:69px;bottom:682px;}
#t16_116{left:95px;bottom:686px;letter-spacing:-0.17px;}
#t17_116{left:133px;bottom:686px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t18_116{left:69px;bottom:660px;}
#t19_116{left:95px;bottom:663px;letter-spacing:-0.16px;}
#t1a_116{left:143px;bottom:663px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1b_116{left:69px;bottom:637px;}
#t1c_116{left:95px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1d_116{left:306px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_116{left:95px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1f_116{left:95px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1g_116{left:69px;bottom:580px;}
#t1h_116{left:95px;bottom:584px;letter-spacing:-0.18px;word-spacing:-0.5px;}
#t1i_116{left:388px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1j_116{left:95px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_116{left:95px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1l_116{left:95px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1m_116{left:95px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1n_116{left:95px;bottom:499px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t1o_116{left:95px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_116{left:95px;bottom:466px;letter-spacing:-0.12px;}
#t1q_116{left:69px;bottom:440px;}
#t1r_116{left:95px;bottom:443px;letter-spacing:-0.21px;}
#t1s_116{left:156px;bottom:443px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1t_116{left:69px;bottom:417px;}
#t1u_116{left:95px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1v_116{left:370px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1w_116{left:95px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1x_116{left:95px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1y_116{left:95px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1z_116{left:69px;bottom:343px;}
#t20_116{left:95px;bottom:347px;letter-spacing:-0.15px;}
#t21_116{left:134px;bottom:347px;letter-spacing:-0.18px;word-spacing:-1.01px;}
#t22_116{left:653px;bottom:347px;letter-spacing:-0.2px;word-spacing:-0.97px;}
#t23_116{left:709px;bottom:347px;}
#t24_116{left:725px;bottom:347px;letter-spacing:-0.12px;word-spacing:-1.06px;}
#t25_116{left:95px;bottom:330px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t26_116{left:69px;bottom:304px;}
#t27_116{left:95px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t28_116{left:266px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t29_116{left:95px;bottom:290px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t2a_116{left:95px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t2b_116{left:69px;bottom:247px;}
#t2c_116{left:95px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2d_116{left:282px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t2e_116{left:95px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2f_116{left:69px;bottom:207px;}
#t2g_116{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2h_116{left:187px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2i_116{left:69px;bottom:184px;}
#t2j_116{left:95px;bottom:188px;letter-spacing:-0.12px;}
#t2k_116{left:138px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2l_116{left:189px;bottom:195px;letter-spacing:-0.03px;}
#t2m_116{left:205px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t2n_116{left:534px;bottom:188px;}
#t2o_116{left:542px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t2p_116{left:69px;bottom:161px;}
#t2q_116{left:95px;bottom:165px;letter-spacing:-0.15px;}
#t2r_116{left:128px;bottom:165px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t2s_116{left:69px;bottom:139px;}
#t2t_116{left:95px;bottom:142px;letter-spacing:-0.21px;}
#t2u_116{left:172px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t2v_116{left:95px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2w_116{left:95px;bottom:108px;letter-spacing:-0.14px;}

.s1_116{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s2_116{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_116{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s4_116{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s5_116{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_116{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_116{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts116" type="text/css" >

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg116Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg116" style="-webkit-user-select: none;"><object width="935" height="1210" data="116/116.svg" type="image/svg+xml" id="pdf116" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_116" class="t s1_116">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_116" class="t s2_116">3-6 </span><span id="t3_116" class="t s2_116">Vol. 2A </span>
<span id="t4_116" class="t s3_116">• </span><span id="t5_116" class="t s4_116">r/m16 </span><span id="t6_116" class="t s5_116">— A word general-purpose register or memory operand used for instructions whose operand-size </span>
<span id="t7_116" class="t s5_116">attribute is 16 bits. The word general-purpose registers are: AX, CX, DX, BX, SP, BP, SI, DI. The contents of </span>
<span id="t8_116" class="t s5_116">memory are found at the address provided by the effective address computation. Word registers R8W - R15W </span>
<span id="t9_116" class="t s5_116">are available using REX.R in 64-bit mode. </span>
<span id="ta_116" class="t s3_116">• </span><span id="tb_116" class="t s4_116">r/m32 </span><span id="tc_116" class="t s5_116">— A doubleword general-purpose register or memory operand used for instructions whose operand- </span>
<span id="td_116" class="t s5_116">size attribute is 32 bits. The doubleword general-purpose registers are: EAX, ECX, EDX, EBX, ESP, EBP, ESI, </span>
<span id="te_116" class="t s5_116">EDI. The contents of memory are found at the address provided by the effective address computation. </span>
<span id="tf_116" class="t s5_116">Doubleword registers R8D - R15D are available when using REX.R in 64-bit mode. </span>
<span id="tg_116" class="t s3_116">• </span><span id="th_116" class="t s4_116">r/m64 </span><span id="ti_116" class="t s5_116">— A quadword general-purpose register or memory operand used for instructions whose operand-size </span>
<span id="tj_116" class="t s5_116">attribute is 64 bits when using REX.W. Quadword general-purpose registers are: RAX, RBX, RCX, RDX, RDI, </span>
<span id="tk_116" class="t s5_116">RSI, RBP, RSP, R8–R15; these are available only in 64-bit mode. The contents of memory are found at the </span>
<span id="tl_116" class="t s5_116">address provided by the effective address computation. </span>
<span id="tm_116" class="t s3_116">• </span><span id="tn_116" class="t s4_116">reg </span><span id="to_116" class="t s5_116">— A general-purpose register used for instructions when the width of the register does not matter to the </span>
<span id="tp_116" class="t s5_116">semantics of the operation of the instruction. The register can be r16, r32, or r64. </span>
<span id="tq_116" class="t s3_116">• </span><span id="tr_116" class="t s4_116">m </span><span id="ts_116" class="t s5_116">— A 16-, 32- or 64-bit operand in memory. </span>
<span id="tt_116" class="t s3_116">• </span><span id="tu_116" class="t s4_116">m8 </span><span id="tv_116" class="t s5_116">— A byte operand in memory, usually expressed as a variable or array name, but pointed to by the </span>
<span id="tw_116" class="t s5_116">DS:(E)SI or ES:(E)DI registers. In 64-bit mode, it is pointed to by the RSI or RDI registers. </span>
<span id="tx_116" class="t s3_116">• </span><span id="ty_116" class="t s4_116">m16 </span><span id="tz_116" class="t s5_116">— A word operand in memory, usually expressed as a variable or array name, but pointed to by the </span>
<span id="t10_116" class="t s5_116">DS:(E)SI or ES:(E)DI registers. This nomenclature is used only with the string instructions. </span>
<span id="t11_116" class="t s3_116">• </span><span id="t12_116" class="t s4_116">m32 </span><span id="t13_116" class="t s5_116">— A doubleword operand in memory. The contents of memory are found at the address provided by the </span>
<span id="t14_116" class="t s5_116">effective address computation. </span>
<span id="t15_116" class="t s3_116">• </span><span id="t16_116" class="t s4_116">m64 </span><span id="t17_116" class="t s5_116">— A memory quadword operand in memory. </span>
<span id="t18_116" class="t s3_116">• </span><span id="t19_116" class="t s4_116">m128 </span><span id="t1a_116" class="t s5_116">— A memory double quadword operand in memory. </span>
<span id="t1b_116" class="t s3_116">• </span><span id="t1c_116" class="t s4_116">m16:16, m16:32 &amp; m16:64 </span><span id="t1d_116" class="t s5_116">— A memory operand containing a far pointer composed of two numbers. The </span>
<span id="t1e_116" class="t s5_116">number to the left of the colon corresponds to the pointer's segment selector. The number to the right </span>
<span id="t1f_116" class="t s5_116">corresponds to its offset. </span>
<span id="t1g_116" class="t s3_116">• </span><span id="t1h_116" class="t s4_116">m16&amp;32, m16&amp;16, m32&amp;32, m16&amp;64 </span><span id="t1i_116" class="t s5_116">— A memory operand consisting of data item pairs whose sizes are </span>
<span id="t1j_116" class="t s5_116">indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. The </span>
<span id="t1k_116" class="t s5_116">m16&amp;16 and m32&amp;32 operands are used by the BOUND instruction to provide an operand containing an upper </span>
<span id="t1l_116" class="t s5_116">and lower bounds for array indices. The m16&amp;32 operand is used by LIDT and LGDT to provide a word with </span>
<span id="t1m_116" class="t s5_116">which to load the limit field, and a doubleword with which to load the base field of the corresponding GDTR and </span>
<span id="t1n_116" class="t s5_116">IDTR registers. The m16&amp;64 operand is used by LIDT and LGDT in 64-bit mode to provide a word with which to </span>
<span id="t1o_116" class="t s5_116">load the limit field, and a quadword with which to load the base field of the corresponding GDTR and IDTR </span>
<span id="t1p_116" class="t s5_116">registers. </span>
<span id="t1q_116" class="t s3_116">• </span><span id="t1r_116" class="t s4_116">m80bcd</span><span id="t1s_116" class="t s5_116">— A Binary Coded Decimal (BCD) operand in memory, 80 bits. </span>
<span id="t1t_116" class="t s3_116">• </span><span id="t1u_116" class="t s4_116">moffs8, moffs16, moffs32, moffs64 </span><span id="t1v_116" class="t s5_116">— A simple memory variable (memory offset) of type byte, word, or </span>
<span id="t1w_116" class="t s5_116">doubleword used by some variants of the MOV instruction. The actual address is given by a simple offset </span>
<span id="t1x_116" class="t s5_116">relative to the segment base. No ModR/M byte is used in the instruction. The number shown with moffs </span>
<span id="t1y_116" class="t s5_116">indicates its size, which is determined by the address-size attribute of the instruction. </span>
<span id="t1z_116" class="t s3_116">• </span><span id="t20_116" class="t s4_116">Sreg </span><span id="t21_116" class="t s5_116">— A segment register. The segment register bit assignments are ES = 0, CS </span><span id="t22_116" class="t s5_116">= 1, SS </span><span id="t23_116" class="t s5_116">= </span><span id="t24_116" class="t s5_116">2, DS = 3, FS = 4, </span>
<span id="t25_116" class="t s5_116">and GS = 5. </span>
<span id="t26_116" class="t s3_116">• </span><span id="t27_116" class="t s4_116">m32fp, m64fp, m80fp </span><span id="t28_116" class="t s5_116">— A single precision, double precision, and double extended-precision (respectively) </span>
<span id="t29_116" class="t s5_116">floating-point operand in memory. These symbols designate floating-point values that are used as operands for </span>
<span id="t2a_116" class="t s5_116">x87 FPU floating-point instructions. </span>
<span id="t2b_116" class="t s3_116">• </span><span id="t2c_116" class="t s4_116">m16int, m32int, m64int </span><span id="t2d_116" class="t s5_116">— A word, doubleword, and quadword integer (respectively) operand in memory. </span>
<span id="t2e_116" class="t s5_116">These symbols designate integers that are used as operands for x87 FPU integer instructions. </span>
<span id="t2f_116" class="t s3_116">• </span><span id="t2g_116" class="t s4_116">ST or ST(0) </span><span id="t2h_116" class="t s5_116">— The top element of the FPU register stack. </span>
<span id="t2i_116" class="t s3_116">• </span><span id="t2j_116" class="t s4_116">ST(i) </span><span id="t2k_116" class="t s5_116">— The i </span>
<span id="t2l_116" class="t s6_116">th </span>
<span id="t2m_116" class="t s5_116">element from the top of the FPU register stack (</span><span id="t2n_116" class="t s7_116">i </span><span id="t2o_116" class="t s5_116">:= 0 through 7). </span>
<span id="t2p_116" class="t s3_116">• </span><span id="t2q_116" class="t s4_116">mm </span><span id="t2r_116" class="t s5_116">— An MMX register. The 64-bit MMX registers are: MM0 through MM7. </span>
<span id="t2s_116" class="t s3_116">• </span><span id="t2t_116" class="t s4_116">mm/m32 </span><span id="t2u_116" class="t s5_116">— The low order 32 bits of an MMX register or a 32-bit memory operand. The 64-bit MMX registers </span>
<span id="t2v_116" class="t s5_116">are: MM0 through MM7. The contents of memory are found at the address provided by the effective address </span>
<span id="t2w_116" class="t s5_116">computation. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
