
tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071f4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800737c  0800737c  0001737c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b4  080073b4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080073b4  080073b4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073b4  080073b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073b4  080073b4  000173b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073b8  080073b8  000173b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080073bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  2000000c  080073c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  080073c8  00020394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022644  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003adc  00000000  00000000  00042680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001478  00000000  00000000  00046160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012f0  00000000  00000000  000475d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ac6  00000000  00000000  000488c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c726  00000000  00000000  0004d38e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b065a  00000000  00000000  00069ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011a10e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005528  00000000  00000000  0011a164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007364 	.word	0x08007364

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08007364 	.word	0x08007364

080001c8 <Motors_Init>:

VNH_HANDLE hVNH1;
VNH_HANDLE hVNH2;
uint32_t adc_dma_buffer[2];

void Motors_Init(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	// IO Pins set
	PRIM_IOPIN IOpin;
	//M1
	IOpin.gpiopin=M1_ENA_Pin;
 80001ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001d2:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M1_ENA_GPIO_Port;
 80001d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001d8:	60bb      	str	r3, [r7, #8]
	hVNH1.ENA_sig=IOpin;
 80001da:	4b48      	ldr	r3, [pc, #288]	; (80002fc <Motors_Init+0x134>)
 80001dc:	3318      	adds	r3, #24
 80001de:	f107 0208 	add.w	r2, r7, #8
 80001e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80001e6:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=M1_INA_Pin;
 80001ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80001ee:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M1_INA_GPIO_Port;
 80001f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001f4:	60bb      	str	r3, [r7, #8]
	hVNH1.MA_sig=IOpin;
 80001f6:	4b41      	ldr	r3, [pc, #260]	; (80002fc <Motors_Init+0x134>)
 80001f8:	3308      	adds	r3, #8
 80001fa:	f107 0208 	add.w	r2, r7, #8
 80001fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000202:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=M1_INB_Pin;
 8000206:	f44f 7380 	mov.w	r3, #256	; 0x100
 800020a:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M1_INB_GPIO_Port;
 800020c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000210:	60bb      	str	r3, [r7, #8]
	hVNH1.MB_sig=IOpin;
 8000212:	4b3a      	ldr	r3, [pc, #232]	; (80002fc <Motors_Init+0x134>)
 8000214:	3310      	adds	r3, #16
 8000216:	f107 0208 	add.w	r2, r7, #8
 800021a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800021e:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=CMES_ENA_Pin;
 8000222:	2304      	movs	r3, #4
 8000224:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=CMES_ENA_GPIO_Port;
 8000226:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800022a:	60bb      	str	r3, [r7, #8]

	hVNH1.CS_dis_sig=IOpin;
 800022c:	4b33      	ldr	r3, [pc, #204]	; (80002fc <Motors_Init+0x134>)
 800022e:	3320      	adds	r3, #32
 8000230:	f107 0208 	add.w	r2, r7, #8
 8000234:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000238:	e883 0003 	stmia.w	r3, {r0, r1}
	//M2
	IOpin.gpiopin=M2_ENA_Pin;
 800023c:	2301      	movs	r3, #1
 800023e:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M2_ENA_GPIO_Port;
 8000240:	4b2f      	ldr	r3, [pc, #188]	; (8000300 <Motors_Init+0x138>)
 8000242:	60bb      	str	r3, [r7, #8]
	hVNH2.ENA_sig=IOpin;
 8000244:	4b2f      	ldr	r3, [pc, #188]	; (8000304 <Motors_Init+0x13c>)
 8000246:	3318      	adds	r3, #24
 8000248:	f107 0208 	add.w	r2, r7, #8
 800024c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000250:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=M2_INA_Pin;
 8000254:	2302      	movs	r3, #2
 8000256:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M2_INA_GPIO_Port;
 8000258:	4b29      	ldr	r3, [pc, #164]	; (8000300 <Motors_Init+0x138>)
 800025a:	60bb      	str	r3, [r7, #8]
	hVNH2.MA_sig=IOpin;
 800025c:	4b29      	ldr	r3, [pc, #164]	; (8000304 <Motors_Init+0x13c>)
 800025e:	3308      	adds	r3, #8
 8000260:	f107 0208 	add.w	r2, r7, #8
 8000264:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000268:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=M2_INB_Pin;
 800026c:	2310      	movs	r3, #16
 800026e:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=M2_INB_GPIO_Port;
 8000270:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000274:	60bb      	str	r3, [r7, #8]
	hVNH2.MB_sig=IOpin;
 8000276:	4b23      	ldr	r3, [pc, #140]	; (8000304 <Motors_Init+0x13c>)
 8000278:	3310      	adds	r3, #16
 800027a:	f107 0208 	add.w	r2, r7, #8
 800027e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000282:	e883 0003 	stmia.w	r3, {r0, r1}

	IOpin.gpiopin=CMES_ENA_Pin;
 8000286:	2304      	movs	r3, #4
 8000288:	81bb      	strh	r3, [r7, #12]
	IOpin.gpioport=CMES_ENA_GPIO_Port;
 800028a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800028e:	60bb      	str	r3, [r7, #8]

	hVNH2.CS_dis_sig=IOpin;
 8000290:	4b1c      	ldr	r3, [pc, #112]	; (8000304 <Motors_Init+0x13c>)
 8000292:	3320      	adds	r3, #32
 8000294:	f107 0208 	add.w	r2, r7, #8
 8000298:	e892 0003 	ldmia.w	r2, {r0, r1}
 800029c:	e883 0003 	stmia.w	r3, {r0, r1}

	//PWM SET
	//M1
	PRIM_PWM PWMpin;

	PWMpin.Chanel=TIM_CHANNEL_1;
 80002a0:	2300      	movs	r3, #0
 80002a2:	607b      	str	r3, [r7, #4]
	PWMpin.timh=&htim17;
 80002a4:	4b18      	ldr	r3, [pc, #96]	; (8000308 <Motors_Init+0x140>)
 80002a6:	603b      	str	r3, [r7, #0]
	hVNH1.PWM_sig=PWMpin;
 80002a8:	4b14      	ldr	r3, [pc, #80]	; (80002fc <Motors_Init+0x134>)
 80002aa:	461a      	mov	r2, r3
 80002ac:	463b      	mov	r3, r7
 80002ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002b2:	e882 0003 	stmia.w	r2, {r0, r1}
	//M2
	PWMpin.Chanel=TIM_CHANNEL_4;
 80002b6:	230c      	movs	r3, #12
 80002b8:	607b      	str	r3, [r7, #4]
	PWMpin.timh=&htim2;
 80002ba:	4b14      	ldr	r3, [pc, #80]	; (800030c <Motors_Init+0x144>)
 80002bc:	603b      	str	r3, [r7, #0]
	hVNH2.PWM_sig=PWMpin;
 80002be:	4b11      	ldr	r3, [pc, #68]	; (8000304 <Motors_Init+0x13c>)
 80002c0:	461a      	mov	r2, r3
 80002c2:	463b      	mov	r3, r7
 80002c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80002c8:	e882 0003 	stmia.w	r2, {r0, r1}


	//HAL_ADC_Start_DMA(&hadc1,adc_dma_buffer,2);


	hVNH1.CS_sig=&adc_dma_buffer[0];
 80002cc:	4b0b      	ldr	r3, [pc, #44]	; (80002fc <Motors_Init+0x134>)
 80002ce:	4a10      	ldr	r2, [pc, #64]	; (8000310 <Motors_Init+0x148>)
 80002d0:	629a      	str	r2, [r3, #40]	; 0x28
	hVNH2.CS_sig=&adc_dma_buffer[1];
 80002d2:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <Motors_Init+0x13c>)
 80002d4:	4a0f      	ldr	r2, [pc, #60]	; (8000314 <Motors_Init+0x14c>)
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28

	hVNH1.CS_Rez_Val=12000;
 80002d8:	4b08      	ldr	r3, [pc, #32]	; (80002fc <Motors_Init+0x134>)
 80002da:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80002de:	859a      	strh	r2, [r3, #44]	; 0x2c
	hVNH2.CS_Rez_Val=12000;
 80002e0:	4b08      	ldr	r3, [pc, #32]	; (8000304 <Motors_Init+0x13c>)
 80002e2:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80002e6:	859a      	strh	r2, [r3, #44]	; 0x2c

	VNH_Init(&hVNH1);
 80002e8:	4804      	ldr	r0, [pc, #16]	; (80002fc <Motors_Init+0x134>)
 80002ea:	f000 f8c9 	bl	8000480 <VNH_Init>
	VNH_Init(&hVNH2);
 80002ee:	4805      	ldr	r0, [pc, #20]	; (8000304 <Motors_Init+0x13c>)
 80002f0:	f000 f8c6 	bl	8000480 <VNH_Init>


}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	2000005c 	.word	0x2000005c
 8000300:	48000400 	.word	0x48000400
 8000304:	20000028 	.word	0x20000028
 8000308:	200001e4 	.word	0x200001e4
 800030c:	2000027c 	.word	0x2000027c
 8000310:	20000090 	.word	0x20000090
 8000314:	20000094 	.word	0x20000094

08000318 <Motor_test>:
void Motor_test(VNH_HANDLE* hVNH){
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]

uint32_t t=1000;
 8000320:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000324:	60fb      	str	r3, [r7, #12]
  VNH_SetPWM(hVNH, 20);
 8000326:	2114      	movs	r1, #20
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f000 fa2b 	bl	8000784 <VNH_SetPWM>
  VNH_SetDir(hVNH,dir_HL);
 800032e:	2101      	movs	r1, #1
 8000330:	6878      	ldr	r0, [r7, #4]
 8000332:	f000 f987 	bl	8000644 <VNH_SetDir>
  VNH_EnableCurSens(hVNH);
 8000336:	6878      	ldr	r0, [r7, #4]
 8000338:	f000 fadc 	bl	80008f4 <VNH_EnableCurSens>
  VNH_Enable(hVNH);
 800033c:	6878      	ldr	r0, [r7, #4]
 800033e:	f000 f8d8 	bl	80004f2 <VNH_Enable>
  HAL_Delay(t);
 8000342:	68f8      	ldr	r0, [r7, #12]
 8000344:	f001 fa62 	bl	800180c <HAL_Delay>
  VNH_TogleDir(hVNH);
 8000348:	6878      	ldr	r0, [r7, #4]
 800034a:	f000 f949 	bl	80005e0 <VNH_TogleDir>
  HAL_Delay(t);
 800034e:	68f8      	ldr	r0, [r7, #12]
 8000350:	f001 fa5c 	bl	800180c <HAL_Delay>
  VNH_TogleDir(hVNH);
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	f000 f943 	bl	80005e0 <VNH_TogleDir>
  HAL_Delay(t);
 800035a:	68f8      	ldr	r0, [r7, #12]
 800035c:	f001 fa56 	bl	800180c <HAL_Delay>
  VNH_Disable(hVNH);
 8000360:	6878      	ldr	r0, [r7, #4]
 8000362:	f000 f8b3 	bl	80004cc <VNH_Disable>
  HAL_Delay(t);
 8000366:	68f8      	ldr	r0, [r7, #12]
 8000368:	f001 fa50 	bl	800180c <HAL_Delay>
  VNH_Enable(hVNH);
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	f000 f8c0 	bl	80004f2 <VNH_Enable>
  HAL_Delay(t);
 8000372:	68f8      	ldr	r0, [r7, #12]
 8000374:	f001 fa4a 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 10);
 8000378:	210a      	movs	r1, #10
 800037a:	6878      	ldr	r0, [r7, #4]
 800037c:	f000 fa02 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 8000380:	68f8      	ldr	r0, [r7, #12]
 8000382:	f001 fa43 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 20);
 8000386:	2114      	movs	r1, #20
 8000388:	6878      	ldr	r0, [r7, #4]
 800038a:	f000 f9fb 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 800038e:	68f8      	ldr	r0, [r7, #12]
 8000390:	f001 fa3c 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 30);
 8000394:	211e      	movs	r1, #30
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f000 f9f4 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 800039c:	68f8      	ldr	r0, [r7, #12]
 800039e:	f001 fa35 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 40);
 80003a2:	2128      	movs	r1, #40	; 0x28
 80003a4:	6878      	ldr	r0, [r7, #4]
 80003a6:	f000 f9ed 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003aa:	68f8      	ldr	r0, [r7, #12]
 80003ac:	f001 fa2e 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 50);
 80003b0:	2132      	movs	r1, #50	; 0x32
 80003b2:	6878      	ldr	r0, [r7, #4]
 80003b4:	f000 f9e6 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003b8:	68f8      	ldr	r0, [r7, #12]
 80003ba:	f001 fa27 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 60);
 80003be:	213c      	movs	r1, #60	; 0x3c
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f000 f9df 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003c6:	68f8      	ldr	r0, [r7, #12]
 80003c8:	f001 fa20 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 70);
 80003cc:	2146      	movs	r1, #70	; 0x46
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f000 f9d8 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003d4:	68f8      	ldr	r0, [r7, #12]
 80003d6:	f001 fa19 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 80);
 80003da:	2150      	movs	r1, #80	; 0x50
 80003dc:	6878      	ldr	r0, [r7, #4]
 80003de:	f000 f9d1 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003e2:	68f8      	ldr	r0, [r7, #12]
 80003e4:	f001 fa12 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 90);
 80003e8:	215a      	movs	r1, #90	; 0x5a
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	f000 f9ca 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003f0:	68f8      	ldr	r0, [r7, #12]
 80003f2:	f001 fa0b 	bl	800180c <HAL_Delay>
  VNH_SetPWM(hVNH, 100);
 80003f6:	2164      	movs	r1, #100	; 0x64
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	f000 f9c3 	bl	8000784 <VNH_SetPWM>
  HAL_Delay(t);
 80003fe:	68f8      	ldr	r0, [r7, #12]
 8000400:	f001 fa04 	bl	800180c <HAL_Delay>

  VNH_SetPWM(hVNH, 20);
 8000404:	2114      	movs	r1, #20
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	f000 f9bc 	bl	8000784 <VNH_SetPWM>
   HAL_Delay(t);
 800040c:	68f8      	ldr	r0, [r7, #12]
 800040e:	f001 f9fd 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_HH);
 8000412:	2100      	movs	r1, #0
 8000414:	6878      	ldr	r0, [r7, #4]
 8000416:	f000 f915 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 800041a:	68f8      	ldr	r0, [r7, #12]
 800041c:	f001 f9f6 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_HL);
 8000420:	2101      	movs	r1, #1
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f000 f90e 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 8000428:	68f8      	ldr	r0, [r7, #12]
 800042a:	f001 f9ef 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_LL);
 800042e:	2103      	movs	r1, #3
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f000 f907 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 8000436:	68f8      	ldr	r0, [r7, #12]
 8000438:	f001 f9e8 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_LH);
 800043c:	2102      	movs	r1, #2
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	f000 f900 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 8000444:	68f8      	ldr	r0, [r7, #12]
 8000446:	f001 f9e1 	bl	800180c <HAL_Delay>

  VNH_Reverse_pol(hVNH);
 800044a:	6878      	ldr	r0, [r7, #4]
 800044c:	f000 f976 	bl	800073c <VNH_Reverse_pol>
  HAL_Delay(t);
 8000450:	68f8      	ldr	r0, [r7, #12]
 8000452:	f001 f9db 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_HL);
 8000456:	2101      	movs	r1, #1
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	f000 f8f3 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 800045e:	68f8      	ldr	r0, [r7, #12]
 8000460:	f001 f9d4 	bl	800180c <HAL_Delay>
  VNH_SetDir(hVNH,dir_LH);
 8000464:	2102      	movs	r1, #2
 8000466:	6878      	ldr	r0, [r7, #4]
 8000468:	f000 f8ec 	bl	8000644 <VNH_SetDir>
  HAL_Delay(t);
 800046c:	68f8      	ldr	r0, [r7, #12]
 800046e:	f001 f9cd 	bl	800180c <HAL_Delay>
  VNH_Disable(hVNH);
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f000 f82a 	bl	80004cc <VNH_Disable>



}
 8000478:	bf00      	nop
 800047a:	3710      	adds	r7, #16
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <VNH_Init>:
 *
 *
 *
 */

void VNH_Init(VNH_HANDLE* hVNH){
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]

	if(hVNH==NULL){
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d01a      	beq.n	80004c4 <VNH_Init+0x44>
		return;
	}
	hVNH->pol_reverse=0;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	// Start PWM
	VNH_DisableCurSens(hVNH);
 8000496:	6878      	ldr	r0, [r7, #4]
 8000498:	f000 fa1c 	bl	80008d4 <VNH_DisableCurSens>
	VNH_Disable(hVNH);
 800049c:	6878      	ldr	r0, [r7, #4]
 800049e:	f000 f815 	bl	80004cc <VNH_Disable>
	HAL_TIM_PWM_Start(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	4619      	mov	r1, r3
 80004ac:	4610      	mov	r0, r2
 80004ae:	f005 fb37 	bl	8005b20 <HAL_TIM_PWM_Start>
	VNH_SetPWM(hVNH,0);
 80004b2:	2100      	movs	r1, #0
 80004b4:	6878      	ldr	r0, [r7, #4]
 80004b6:	f000 f965 	bl	8000784 <VNH_SetPWM>

	VNH_SetDir(hVNH,dir_LL);
 80004ba:	2103      	movs	r1, #3
 80004bc:	6878      	ldr	r0, [r7, #4]
 80004be:	f000 f8c1 	bl	8000644 <VNH_SetDir>
 80004c2:	e000      	b.n	80004c6 <VNH_Init+0x46>
		return;
 80004c4:	bf00      	nop



}
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}

080004cc <VNH_Disable>:

void VNH_Disable(VNH_HANDLE* hVNH){
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hVNH->ENA_sig.gpioport, hVNH->ENA_sig.gpiopin, GPIO_PIN_RESET);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	6998      	ldr	r0, [r3, #24]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	8b9b      	ldrh	r3, [r3, #28]
 80004dc:	2200      	movs	r2, #0
 80004de:	4619      	mov	r1, r3
 80004e0:	f003 f92c 	bl	800373c <HAL_GPIO_WritePin>
	VNH_SetIOLL(hVNH);
 80004e4:	6878      	ldr	r0, [r7, #4]
 80004e6:	f000 f863 	bl	80005b0 <VNH_SetIOLL>


}
 80004ea:	bf00      	nop
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}

080004f2 <VNH_Enable>:

void VNH_Enable(VNH_HANDLE* hVNH){
 80004f2:	b580      	push	{r7, lr}
 80004f4:	b082      	sub	sp, #8
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hVNH->ENA_sig.gpioport, hVNH->ENA_sig.gpiopin, GPIO_PIN_SET);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6998      	ldr	r0, [r3, #24]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	8b9b      	ldrh	r3, [r3, #28]
 8000502:	2201      	movs	r2, #1
 8000504:	4619      	mov	r1, r3
 8000506:	f003 f919 	bl	800373c <HAL_GPIO_WritePin>
	VNH_SetDir(hVNH,hVNH->dir);
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8000510:	4619      	mov	r1, r3
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	f000 f896 	bl	8000644 <VNH_SetDir>
}
 8000518:	bf00      	nop
 800051a:	3708      	adds	r7, #8
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <VNH_SetIOHL>:


void VNH_SetIOHL(VNH_HANDLE*  hVNH){
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(hVNH->MA_sig.gpioport, hVNH->MA_sig.gpiopin, GPIO_PIN_RESET);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	6898      	ldr	r0, [r3, #8]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	899b      	ldrh	r3, [r3, #12]
 8000530:	2200      	movs	r2, #0
 8000532:	4619      	mov	r1, r3
 8000534:	f003 f902 	bl	800373c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(hVNH->MB_sig.gpioport, hVNH->MB_sig.gpiopin, GPIO_PIN_SET);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6918      	ldr	r0, [r3, #16]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	8a9b      	ldrh	r3, [r3, #20]
 8000540:	2201      	movs	r2, #1
 8000542:	4619      	mov	r1, r3
 8000544:	f003 f8fa 	bl	800373c <HAL_GPIO_WritePin>
	//hVNH->dir=dir_HL;

}
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <VNH_SetIOLH>:

void VNH_SetIOLH(VNH_HANDLE*  hVNH){
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hVNH->MA_sig.gpioport, hVNH->MA_sig.gpiopin, GPIO_PIN_SET);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	6898      	ldr	r0, [r3, #8]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	899b      	ldrh	r3, [r3, #12]
 8000560:	2201      	movs	r2, #1
 8000562:	4619      	mov	r1, r3
 8000564:	f003 f8ea 	bl	800373c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(hVNH->MB_sig.gpioport, hVNH->MB_sig.gpiopin, GPIO_PIN_RESET);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6918      	ldr	r0, [r3, #16]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	8a9b      	ldrh	r3, [r3, #20]
 8000570:	2200      	movs	r2, #0
 8000572:	4619      	mov	r1, r3
 8000574:	f003 f8e2 	bl	800373c <HAL_GPIO_WritePin>
	//hVNH->dir=dir_LH;
}
 8000578:	bf00      	nop
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}

08000580 <VNH_SetIOHH>:

void VNH_SetIOHH(VNH_HANDLE*  hVNH){
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(hVNH->MA_sig.gpioport, hVNH->MA_sig.gpiopin, GPIO_PIN_SET);
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	6898      	ldr	r0, [r3, #8]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	899b      	ldrh	r3, [r3, #12]
 8000590:	2201      	movs	r2, #1
 8000592:	4619      	mov	r1, r3
 8000594:	f003 f8d2 	bl	800373c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(hVNH->MB_sig.gpioport, hVNH->MB_sig.gpiopin, GPIO_PIN_SET);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	6918      	ldr	r0, [r3, #16]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	8a9b      	ldrh	r3, [r3, #20]
 80005a0:	2201      	movs	r2, #1
 80005a2:	4619      	mov	r1, r3
 80005a4:	f003 f8ca 	bl	800373c <HAL_GPIO_WritePin>
	//hVNH->dir=dir_HH;
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <VNH_SetIOLL>:

void VNH_SetIOLL(VNH_HANDLE*  hVNH){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(hVNH->MA_sig.gpioport, hVNH->MA_sig.gpiopin, GPIO_PIN_RESET);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6898      	ldr	r0, [r3, #8]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	899b      	ldrh	r3, [r3, #12]
 80005c0:	2200      	movs	r2, #0
 80005c2:	4619      	mov	r1, r3
 80005c4:	f003 f8ba 	bl	800373c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(hVNH->MB_sig.gpioport, hVNH->MB_sig.gpiopin, GPIO_PIN_RESET);
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	6918      	ldr	r0, [r3, #16]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	8a9b      	ldrh	r3, [r3, #20]
 80005d0:	2200      	movs	r2, #0
 80005d2:	4619      	mov	r1, r3
 80005d4:	f003 f8b2 	bl	800373c <HAL_GPIO_WritePin>
	//hVNH->dir=dir_LL;
}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <VNH_TogleDir>:

void VNH_TogleDir(VNH_HANDLE* hVNH){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]

	switch(hVNH->dir){
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	d81e      	bhi.n	8000630 <VNH_TogleDir+0x50>
 80005f2:	a201      	add	r2, pc, #4	; (adr r2, 80005f8 <VNH_TogleDir+0x18>)
 80005f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f8:	08000627 	.word	0x08000627
 80005fc:	08000609 	.word	0x08000609
 8000600:	08000613 	.word	0x08000613
 8000604:	0800061d 	.word	0x0800061d
	case dir_HL:
		VNH_SetDir(hVNH,dir_LH);
 8000608:	2102      	movs	r1, #2
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f000 f81a 	bl	8000644 <VNH_SetDir>

		break;
 8000610:	e013      	b.n	800063a <VNH_TogleDir+0x5a>
	case dir_LH:
		VNH_SetDir(hVNH,dir_HL);
 8000612:	2101      	movs	r1, #1
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f000 f815 	bl	8000644 <VNH_SetDir>
		break;
 800061a:	e00e      	b.n	800063a <VNH_TogleDir+0x5a>
	case dir_LL:
		VNH_SetDir(hVNH,dir_HH);
 800061c:	2100      	movs	r1, #0
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 f810 	bl	8000644 <VNH_SetDir>
		break;
 8000624:	e009      	b.n	800063a <VNH_TogleDir+0x5a>
	case dir_HH:
		VNH_SetDir(hVNH,dir_LL);
 8000626:	2103      	movs	r1, #3
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f000 f80b 	bl	8000644 <VNH_SetDir>
		break;
 800062e:	e004      	b.n	800063a <VNH_TogleDir+0x5a>
	default:
		VNH_SetDir(hVNH,dir_LL);
 8000630:	2103      	movs	r1, #3
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 f806 	bl	8000644 <VNH_SetDir>
		break;
 8000638:	bf00      	nop
	}
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop

08000644 <VNH_SetDir>:

void VNH_SetDir(VNH_HANDLE* hVNH ,VNH_dir dir){
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	70fb      	strb	r3, [r7, #3]
	if (!hVNH->pol_reverse){
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000656:	2b00      	cmp	r3, #0
 8000658:	d136      	bne.n	80006c8 <VNH_SetDir+0x84>
		switch(dir){
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	2b03      	cmp	r3, #3
 800065e:	d82b      	bhi.n	80006b8 <VNH_SetDir+0x74>
 8000660:	a201      	add	r2, pc, #4	; (adr r2, 8000668 <VNH_SetDir+0x24>)
 8000662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000666:	bf00      	nop
 8000668:	08000699 	.word	0x08000699
 800066c:	08000679 	.word	0x08000679
 8000670:	08000689 	.word	0x08000689
 8000674:	080006a9 	.word	0x080006a9
		case dir_HL:
			VNH_SetIOHL(hVNH);
 8000678:	6878      	ldr	r0, [r7, #4]
 800067a:	f7ff ff51 	bl	8000520 <VNH_SetIOHL>
			hVNH->dir=dir_HL;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2201      	movs	r2, #1
 8000682:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000686:	e055      	b.n	8000734 <VNH_SetDir+0xf0>

		case dir_LH:
			VNH_SetIOLH(hVNH);
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f7ff ff61 	bl	8000550 <VNH_SetIOLH>
			hVNH->dir=dir_LH;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2202      	movs	r2, #2
 8000692:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000696:	e04d      	b.n	8000734 <VNH_SetDir+0xf0>
		case dir_HH:
			VNH_SetIOHH(hVNH);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff71 	bl	8000580 <VNH_SetIOHH>
			hVNH->dir=dir_HH;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2200      	movs	r2, #0
 80006a2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 80006a6:	e045      	b.n	8000734 <VNH_SetDir+0xf0>
		case dir_LL:
			VNH_SetIOLL(hVNH);
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff ff81 	bl	80005b0 <VNH_SetIOLL>
			hVNH->dir=dir_LL;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2203      	movs	r2, #3
 80006b2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 80006b6:	e03d      	b.n	8000734 <VNH_SetDir+0xf0>
		default:
			VNH_SetIOLL(hVNH);
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f7ff ff79 	bl	80005b0 <VNH_SetIOLL>
			hVNH->dir=dir_LL;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2203      	movs	r2, #3
 80006c2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 80006c6:	e035      	b.n	8000734 <VNH_SetDir+0xf0>
		}
	}else{
		switch(dir){
 80006c8:	78fb      	ldrb	r3, [r7, #3]
 80006ca:	2b03      	cmp	r3, #3
 80006cc:	d82a      	bhi.n	8000724 <VNH_SetDir+0xe0>
 80006ce:	a201      	add	r2, pc, #4	; (adr r2, 80006d4 <VNH_SetDir+0x90>)
 80006d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d4:	08000705 	.word	0x08000705
 80006d8:	080006f5 	.word	0x080006f5
 80006dc:	080006e5 	.word	0x080006e5
 80006e0:	08000715 	.word	0x08000715
		case dir_LH:
			VNH_SetIOHL(hVNH);
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f7ff ff1b 	bl	8000520 <VNH_SetIOHL>
			hVNH->dir=dir_LH;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2202      	movs	r2, #2
 80006ee:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 80006f2:	e01f      	b.n	8000734 <VNH_SetDir+0xf0>

		case dir_HL:
			VNH_SetIOLH(hVNH);
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f7ff ff2b 	bl	8000550 <VNH_SetIOLH>
			hVNH->dir=dir_HL;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	2201      	movs	r2, #1
 80006fe:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000702:	e017      	b.n	8000734 <VNH_SetDir+0xf0>
		case dir_HH:
			VNH_SetIOHH(hVNH);
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff ff3b 	bl	8000580 <VNH_SetIOHH>
			hVNH->dir=dir_HH;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2200      	movs	r2, #0
 800070e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000712:	e00f      	b.n	8000734 <VNH_SetDir+0xf0>
		case dir_LL:
			VNH_SetIOLL(hVNH);
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	f7ff ff4b 	bl	80005b0 <VNH_SetIOLL>
			hVNH->dir=dir_LL;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2203      	movs	r2, #3
 800071e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000722:	e007      	b.n	8000734 <VNH_SetDir+0xf0>
		default:
			VNH_SetIOLL(hVNH);
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff43 	bl	80005b0 <VNH_SetIOLL>
			hVNH->dir=dir_LL;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2203      	movs	r2, #3
 800072e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			break;
 8000732:	bf00      	nop
		}
	}

}
 8000734:	bf00      	nop
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <VNH_Reverse_pol>:

void VNH_Reverse_pol(VNH_HANDLE* hVNH){
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	if (hVNH->pol_reverse<1){
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800074a:	2b00      	cmp	r3, #0
 800074c:	d10b      	bne.n	8000766 <VNH_Reverse_pol+0x2a>
		hVNH->pol_reverse=1;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2201      	movs	r2, #1
 8000752:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		VNH_SetDir(hVNH,hVNH->dir);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800075c:	4619      	mov	r1, r3
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff70 	bl	8000644 <VNH_SetDir>

	}else{
		hVNH->pol_reverse=0;
		VNH_SetDir(hVNH,hVNH->dir);
	}
}
 8000764:	e00a      	b.n	800077c <VNH_Reverse_pol+0x40>
		hVNH->pol_reverse=0;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		VNH_SetDir(hVNH,hVNH->dir);
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8000774:	4619      	mov	r1, r3
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff ff64 	bl	8000644 <VNH_SetDir>
}
 800077c:	bf00      	nop
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <VNH_SetPWM>:

void VNH_SetPWM(VNH_HANDLE* hVNH, uint8_t duty){
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	460b      	mov	r3, r1
 800078e:	70fb      	strb	r3, [r7, #3]
	if (duty>100) duty=100;
 8000790:	78fb      	ldrb	r3, [r7, #3]
 8000792:	2b64      	cmp	r3, #100	; 0x64
 8000794:	d901      	bls.n	800079a <VNH_SetPWM+0x16>
 8000796:	2364      	movs	r3, #100	; 0x64
 8000798:	70fb      	strb	r3, [r7, #3]
 	hVNH->PWM_dutycicle=duty;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	78fa      	ldrb	r2, [r7, #3]
 800079e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	 //__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d113      	bne.n	80007d2 <VNH_SetPWM+0x4e>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	461a      	mov	r2, r3
 80007b6:	78fb      	ldrb	r3, [r7, #3]
 80007b8:	fb03 f302 	mul.w	r3, r3, r2
 80007bc:	4a44      	ldr	r2, [pc, #272]	; (80008d0 <VNH_SetPWM+0x14c>)
 80007be:	fb82 1203 	smull	r1, r2, r2, r3
 80007c2:	1152      	asrs	r2, r2, #5
 80007c4:	17db      	asrs	r3, r3, #31
 80007c6:	1ad2      	subs	r2, r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	635a      	str	r2, [r3, #52]	; 0x34
}
 80007d0:	e077      	b.n	80008c2 <VNH_SetPWM+0x13e>
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	2b04      	cmp	r3, #4
 80007d8:	d114      	bne.n	8000804 <VNH_SetPWM+0x80>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	461a      	mov	r2, r3
 80007e6:	78fb      	ldrb	r3, [r7, #3]
 80007e8:	fb03 f302 	mul.w	r3, r3, r2
 80007ec:	4a38      	ldr	r2, [pc, #224]	; (80008d0 <VNH_SetPWM+0x14c>)
 80007ee:	fb82 1203 	smull	r1, r2, r2, r3
 80007f2:	1152      	asrs	r2, r2, #5
 80007f4:	17db      	asrs	r3, r3, #31
 80007f6:	1ad1      	subs	r1, r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	460b      	mov	r3, r1
 8000800:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000802:	e05e      	b.n	80008c2 <VNH_SetPWM+0x13e>
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	2b08      	cmp	r3, #8
 800080a:	d114      	bne.n	8000836 <VNH_SetPWM+0xb2>
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000814:	b2db      	uxtb	r3, r3
 8000816:	461a      	mov	r2, r3
 8000818:	78fb      	ldrb	r3, [r7, #3]
 800081a:	fb03 f302 	mul.w	r3, r3, r2
 800081e:	4a2c      	ldr	r2, [pc, #176]	; (80008d0 <VNH_SetPWM+0x14c>)
 8000820:	fb82 1203 	smull	r1, r2, r2, r3
 8000824:	1152      	asrs	r2, r2, #5
 8000826:	17db      	asrs	r3, r3, #31
 8000828:	1ad1      	subs	r1, r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	460b      	mov	r3, r1
 8000832:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000834:	e045      	b.n	80008c2 <VNH_SetPWM+0x13e>
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	2b0c      	cmp	r3, #12
 800083c:	d114      	bne.n	8000868 <VNH_SetPWM+0xe4>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000846:	b2db      	uxtb	r3, r3
 8000848:	461a      	mov	r2, r3
 800084a:	78fb      	ldrb	r3, [r7, #3]
 800084c:	fb03 f302 	mul.w	r3, r3, r2
 8000850:	4a1f      	ldr	r2, [pc, #124]	; (80008d0 <VNH_SetPWM+0x14c>)
 8000852:	fb82 1203 	smull	r1, r2, r2, r3
 8000856:	1152      	asrs	r2, r2, #5
 8000858:	17db      	asrs	r3, r3, #31
 800085a:	1ad1      	subs	r1, r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	460b      	mov	r3, r1
 8000864:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000866:	e02c      	b.n	80008c2 <VNH_SetPWM+0x13e>
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b10      	cmp	r3, #16
 800086e:	d114      	bne.n	800089a <VNH_SetPWM+0x116>
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000878:	b2db      	uxtb	r3, r3
 800087a:	461a      	mov	r2, r3
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	fb03 f302 	mul.w	r3, r3, r2
 8000882:	4a13      	ldr	r2, [pc, #76]	; (80008d0 <VNH_SetPWM+0x14c>)
 8000884:	fb82 1203 	smull	r1, r2, r2, r3
 8000888:	1152      	asrs	r2, r2, #5
 800088a:	17db      	asrs	r3, r3, #31
 800088c:	1ad1      	subs	r1, r2, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	460b      	mov	r3, r1
 8000896:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000898:	e013      	b.n	80008c2 <VNH_SetPWM+0x13e>
 	__HAL_TIM_SET_COMPARE(hVNH->PWM_sig.timh,hVNH->PWM_sig.Chanel,(uint8_t)__HAL_TIM_GET_AUTORELOAD(hVNH->PWM_sig.timh)*duty/100);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	78fb      	ldrb	r3, [r7, #3]
 80008a8:	fb03 f302 	mul.w	r3, r3, r2
 80008ac:	4a08      	ldr	r2, [pc, #32]	; (80008d0 <VNH_SetPWM+0x14c>)
 80008ae:	fb82 1203 	smull	r1, r2, r2, r3
 80008b2:	1152      	asrs	r2, r2, #5
 80008b4:	17db      	asrs	r3, r3, #31
 80008b6:	1ad1      	subs	r1, r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	460b      	mov	r3, r1
 80008c0:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	51eb851f 	.word	0x51eb851f

080008d4 <VNH_DisableCurSens>:

void VNH_DisableCurSens(VNH_HANDLE* hVNH){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(hVNH->CS_dis_sig.gpioport,hVNH->CS_dis_sig.gpiopin,GPIO_PIN_SET);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	6a18      	ldr	r0, [r3, #32]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80008e4:	2201      	movs	r2, #1
 80008e6:	4619      	mov	r1, r3
 80008e8:	f002 ff28 	bl	800373c <HAL_GPIO_WritePin>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <VNH_EnableCurSens>:

void VNH_EnableCurSens(VNH_HANDLE* hVNH){
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(hVNH->CS_dis_sig.gpioport,hVNH->CS_dis_sig.gpiopin,GPIO_PIN_RESET);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6a18      	ldr	r0, [r3, #32]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000904:	2200      	movs	r2, #0
 8000906:	4619      	mov	r1, r3
 8000908:	f002 ff18 	bl	800373c <HAL_GPIO_WritePin>
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
 8000934:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000936:	4b35      	ldr	r3, [pc, #212]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000938:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800093c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800093e:	4b33      	ldr	r3, [pc, #204]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000940:	2200      	movs	r2, #0
 8000942:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000944:	4b31      	ldr	r3, [pc, #196]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800094a:	4b30      	ldr	r3, [pc, #192]	; (8000a0c <MX_ADC1_Init+0xf8>)
 800094c:	2201      	movs	r2, #1
 800094e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000950:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000952:	2201      	movs	r2, #1
 8000954:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000956:	4b2d      	ldr	r3, [pc, #180]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000958:	2200      	movs	r2, #0
 800095a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800095e:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000960:	2200      	movs	r2, #0
 8000962:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000964:	4b29      	ldr	r3, [pc, #164]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000966:	2201      	movs	r2, #1
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800096a:	4b28      	ldr	r3, [pc, #160]	; (8000a0c <MX_ADC1_Init+0xf8>)
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000970:	4b26      	ldr	r3, [pc, #152]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000972:	2202      	movs	r2, #2
 8000974:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000976:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000978:	2201      	movs	r2, #1
 800097a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800097e:	4b23      	ldr	r3, [pc, #140]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000980:	2208      	movs	r2, #8
 8000982:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000984:	4b21      	ldr	r3, [pc, #132]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000986:	2200      	movs	r2, #0
 8000988:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800098a:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <MX_ADC1_Init+0xf8>)
 800098c:	2200      	movs	r2, #0
 800098e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000990:	481e      	ldr	r0, [pc, #120]	; (8000a0c <MX_ADC1_Init+0xf8>)
 8000992:	f000 ff93 	bl	80018bc <HAL_ADC_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800099c:	f000 fb44 	bl	8001028 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	4619      	mov	r1, r3
 80009aa:	4818      	ldr	r0, [pc, #96]	; (8000a0c <MX_ADC1_Init+0xf8>)
 80009ac:	f001 ff6e 	bl	800288c <HAL_ADCEx_MultiModeConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80009b6:	f000 fb37 	bl	8001028 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009ba:	2301      	movs	r3, #1
 80009bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009be:	2301      	movs	r3, #1
 80009c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	4619      	mov	r1, r3
 80009d6:	480d      	ldr	r0, [pc, #52]	; (8000a0c <MX_ADC1_Init+0xf8>)
 80009d8:	f001 fc96 	bl	8002308 <HAL_ADC_ConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80009e2:	f000 fb21 	bl	8001028 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009e6:	2302      	movs	r3, #2
 80009e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	4619      	mov	r1, r3
 80009f2:	4806      	ldr	r0, [pc, #24]	; (8000a0c <MX_ADC1_Init+0xf8>)
 80009f4:	f001 fc88 	bl	8002308 <HAL_ADC_ConfigChannel>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80009fe:	f000 fb13 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	3728      	adds	r7, #40	; 0x28
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000098 	.word	0x20000098

08000a10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a30:	d154      	bne.n	8000adc <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a32:	4b2c      	ldr	r3, [pc, #176]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a34:	695b      	ldr	r3, [r3, #20]
 8000a36:	4a2b      	ldr	r2, [pc, #172]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	6153      	str	r3, [r2, #20]
 8000a3e:	4b29      	ldr	r3, [pc, #164]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	4b26      	ldr	r3, [pc, #152]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a4c:	695b      	ldr	r3, [r3, #20]
 8000a4e:	4a25      	ldr	r2, [pc, #148]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a54:	6153      	str	r3, [r2, #20]
 8000a56:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <HAL_ADC_MspInit+0xd4>)
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a62:	2303      	movs	r3, #3
 8000a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a66:	2303      	movs	r3, #3
 8000a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a78:	f002 fcee 	bl	8003458 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a7c:	4b1a      	ldr	r3, [pc, #104]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a7e:	4a1b      	ldr	r2, [pc, #108]	; (8000aec <HAL_ADC_MspInit+0xdc>)
 8000a80:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a82:	4b19      	ldr	r3, [pc, #100]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a88:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a8e:	4b16      	ldr	r3, [pc, #88]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a94:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a9a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000a9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000aa2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000aa6:	2220      	movs	r2, #32
 8000aa8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000ab2:	f002 faee 	bl	8003092 <HAL_DMA_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000abc:	f000 fab4 	bl	8001028 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4a09      	ldr	r2, [pc, #36]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000ac4:	639a      	str	r2, [r3, #56]	; 0x38
 8000ac6:	4a08      	ldr	r2, [pc, #32]	; (8000ae8 <HAL_ADC_MspInit+0xd8>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2100      	movs	r1, #0
 8000ad0:	2012      	movs	r0, #18
 8000ad2:	f002 faa8 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000ad6:	2012      	movs	r0, #18
 8000ad8:	f002 fac1 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	; 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	200000e8 	.word	0x200000e8
 8000aec:	40020008 	.word	0x40020008

08000af0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <MX_CAN_Init+0x60>)
 8000af6:	4a17      	ldr	r2, [pc, #92]	; (8000b54 <MX_CAN_Init+0x64>)
 8000af8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <MX_CAN_Init+0x60>)
 8000afc:	2210      	movs	r2, #16
 8000afe:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000b00:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b06:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000b0c:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000b12:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000b18:	4b0d      	ldr	r3, [pc, #52]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000b24:	4b0a      	ldr	r3, [pc, #40]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000b30:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000b3c:	4804      	ldr	r0, [pc, #16]	; (8000b50 <MX_CAN_Init+0x60>)
 8000b3e:	f002 f89b 	bl	8002c78 <HAL_CAN_Init>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000b48:	f000 fa6e 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	2000012c 	.word	0x2000012c
 8000b54:	40006400 	.word	0x40006400

08000b58 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	; 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a18      	ldr	r2, [pc, #96]	; (8000bd8 <HAL_CAN_MspInit+0x80>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d129      	bne.n	8000bce <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b7a:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000b7c:	69db      	ldr	r3, [r3, #28]
 8000b7e:	4a17      	ldr	r2, [pc, #92]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000b80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b84:	61d3      	str	r3, [r2, #28]
 8000b86:	4b15      	ldr	r3, [pc, #84]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000b88:	69db      	ldr	r3, [r3, #28]
 8000b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	4a11      	ldr	r2, [pc, #68]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b9c:	6153      	str	r3, [r2, #20]
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <HAL_CAN_MspInit+0x84>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000baa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000bbc:	2309      	movs	r3, #9
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bca:	f002 fc45 	bl	8003458 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000bce:	bf00      	nop
 8000bd0:	3728      	adds	r7, #40	; 0x28
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40006400 	.word	0x40006400
 8000bdc:	40021000 	.word	0x40021000

08000be0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_DMA_Init+0x58>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	4a13      	ldr	r2, [pc, #76]	; (8000c38 <MX_DMA_Init+0x58>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6153      	str	r3, [r2, #20]
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <MX_DMA_Init+0x58>)
 8000bf4:	695b      	ldr	r3, [r3, #20]
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2100      	movs	r1, #0
 8000c02:	200b      	movs	r0, #11
 8000c04:	f002 fa0f 	bl	8003026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c08:	200b      	movs	r0, #11
 8000c0a:	f002 fa28 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2100      	movs	r1, #0
 8000c12:	200e      	movs	r0, #14
 8000c14:	f002 fa07 	bl	8003026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000c18:	200e      	movs	r0, #14
 8000c1a:	f002 fa20 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	2011      	movs	r0, #17
 8000c24:	f002 f9ff 	bl	8003026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000c28:	2011      	movs	r0, #17
 8000c2a:	f002 fa18 	bl	800305e <HAL_NVIC_EnableIRQ>

}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40021000 	.word	0x40021000

08000c3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b088      	sub	sp, #32
 8000c40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c42:	f107 030c 	add.w	r3, r7, #12
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c52:	4b3f      	ldr	r3, [pc, #252]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a3e      	ldr	r2, [pc, #248]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c5c:	6153      	str	r3, [r2, #20]
 8000c5e:	4b3c      	ldr	r3, [pc, #240]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	4b39      	ldr	r3, [pc, #228]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c6c:	695b      	ldr	r3, [r3, #20]
 8000c6e:	4a38      	ldr	r2, [pc, #224]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c74:	6153      	str	r3, [r2, #20]
 8000c76:	4b36      	ldr	r3, [pc, #216]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c78:	695b      	ldr	r3, [r3, #20]
 8000c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c82:	4b33      	ldr	r3, [pc, #204]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	4a32      	ldr	r2, [pc, #200]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c8c:	6153      	str	r3, [r2, #20]
 8000c8e:	4b30      	ldr	r3, [pc, #192]	; (8000d50 <MX_GPIO_Init+0x114>)
 8000c90:	695b      	ldr	r3, [r3, #20]
 8000c92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HX_PD_SCK_GPIO_Port, HX_PD_SCK_Pin, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	482d      	ldr	r0, [pc, #180]	; (8000d54 <MX_GPIO_Init+0x118>)
 8000ca0:	f002 fd4c 	bl	800373c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CMES_ENA_Pin|M2_INB_Pin|M1_INB_Pin|M1_INA_Pin
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f240 7114 	movw	r1, #1812	; 0x714
 8000caa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cae:	f002 fd45 	bl	800373c <HAL_GPIO_WritePin>
                          |M1_ENA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M2_ENA_Pin|M2_INA_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2103      	movs	r1, #3
 8000cb6:	4828      	ldr	r0, [pc, #160]	; (8000d58 <MX_GPIO_Init+0x11c>)
 8000cb8:	f002 fd40 	bl	800373c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HX_PD_SCK_Pin;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HX_PD_SCK_GPIO_Port, &GPIO_InitStruct);
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4820      	ldr	r0, [pc, #128]	; (8000d54 <MX_GPIO_Init+0x118>)
 8000cd4:	f002 fbc0 	bl	8003458 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HX_DOUT_Pin;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HX_DOUT_GPIO_Port, &GPIO_InitStruct);
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481a      	ldr	r0, [pc, #104]	; (8000d54 <MX_GPIO_Init+0x118>)
 8000cec:	f002 fbb4 	bl	8003458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = CMES_ENA_Pin|M2_INB_Pin|M1_INB_Pin|M1_INA_Pin
 8000cf0:	f240 7314 	movw	r3, #1812	; 0x714
 8000cf4:	60fb      	str	r3, [r7, #12]
                          |M1_ENA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	4619      	mov	r1, r3
 8000d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0c:	f002 fba4 	bl	8003458 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_SW_Pin;
 8000d10:	2320      	movs	r3, #32
 8000d12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_SW_GPIO_Port, &GPIO_InitStruct);
 8000d1c:	f107 030c 	add.w	r3, r7, #12
 8000d20:	4619      	mov	r1, r3
 8000d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d26:	f002 fb97 	bl	8003458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = M2_ENA_Pin|M2_INA_Pin;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	f107 030c 	add.w	r3, r7, #12
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	; (8000d58 <MX_GPIO_Init+0x11c>)
 8000d42:	f002 fb89 	bl	8003458 <HAL_GPIO_Init>

}
 8000d46:	bf00      	nop
 8000d48:	3720      	adds	r7, #32
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40021000 	.word	0x40021000
 8000d54:	48001400 	.word	0x48001400
 8000d58:	48000400 	.word	0x48000400

08000d5c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d60:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d62:	4a1c      	ldr	r2, [pc, #112]	; (8000dd4 <MX_I2C1_Init+0x78>)
 8000d64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000d66:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d68:	f240 220b 	movw	r2, #523	; 0x20b
 8000d6c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d74:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d80:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d8c:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000d9a:	f002 fce7 	bl	800376c <HAL_I2C_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000da4:	f000 f940 	bl	8001028 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000da8:	2100      	movs	r1, #0
 8000daa:	4809      	ldr	r0, [pc, #36]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000dac:	f003 fb05 	bl	80043ba <HAL_I2CEx_ConfigAnalogFilter>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000db6:	f000 f937 	bl	8001028 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <MX_I2C1_Init+0x74>)
 8000dbe:	f003 fb47 	bl	8004450 <HAL_I2CEx_ConfigDigitalFilter>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000dc8:	f000 f92e 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000198 	.word	0x20000198
 8000dd4:	40005400 	.word	0x40005400

08000dd8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	; 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a35      	ldr	r2, [pc, #212]	; (8000ecc <HAL_I2C_MspInit+0xf4>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d164      	bne.n	8000ec4 <HAL_I2C_MspInit+0xec>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	4b35      	ldr	r3, [pc, #212]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	4a34      	ldr	r2, [pc, #208]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e04:	6153      	str	r3, [r2, #20]
 8000e06:	4b32      	ldr	r3, [pc, #200]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000e12:	23c0      	movs	r3, #192	; 0xc0
 8000e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e16:	2312      	movs	r3, #18
 8000e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e22:	2304      	movs	r3, #4
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4829      	ldr	r0, [pc, #164]	; (8000ed4 <HAL_I2C_MspInit+0xfc>)
 8000e2e:	f002 fb13 	bl	8003458 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e32:	4b27      	ldr	r3, [pc, #156]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	4a26      	ldr	r2, [pc, #152]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000e38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e3c:	61d3      	str	r3, [r2, #28]
 8000e3e:	4b24      	ldr	r3, [pc, #144]	; (8000ed0 <HAL_I2C_MspInit+0xf8>)
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel4;
 8000e4a:	4b23      	ldr	r3, [pc, #140]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e4c:	4a23      	ldr	r2, [pc, #140]	; (8000edc <HAL_I2C_MspInit+0x104>)
 8000e4e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e50:	4b21      	ldr	r3, [pc, #132]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e52:	2210      	movs	r2, #16
 8000e54:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e56:	4b20      	ldr	r3, [pc, #128]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e5c:	4b1e      	ldr	r3, [pc, #120]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e5e:	2280      	movs	r2, #128	; 0x80
 8000e60:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e62:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e74:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e7a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e7c:	4816      	ldr	r0, [pc, #88]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e7e:	f002 f908 	bl	8003092 <HAL_DMA_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <HAL_I2C_MspInit+0xb4>
    {
      Error_Handler();
 8000e88:	f000 f8ce 	bl	8001028 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH4);
 8000e8c:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <HAL_I2C_MspInit+0x108>)
 8000e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e90:	4a13      	ldr	r2, [pc, #76]	; (8000ee0 <HAL_I2C_MspInit+0x108>)
 8000e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e96:	6513      	str	r3, [r2, #80]	; 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000e9c:	639a      	str	r2, [r3, #56]	; 0x38
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ed8 <HAL_I2C_MspInit+0x100>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	201f      	movs	r0, #31
 8000eaa:	f002 f8bc 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000eae:	201f      	movs	r0, #31
 8000eb0:	f002 f8d5 	bl	800305e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	2020      	movs	r0, #32
 8000eba:	f002 f8b4 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ebe:	2020      	movs	r0, #32
 8000ec0:	f002 f8cd 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ec4:	bf00      	nop
 8000ec6:	3728      	adds	r7, #40	; 0x28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40005400 	.word	0x40005400
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	48000400 	.word	0x48000400
 8000ed8:	20000154 	.word	0x20000154
 8000edc:	40020044 	.word	0x40020044
 8000ee0:	40010000 	.word	0x40010000

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee8:	f000 fc2a 	bl	8001740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eec:	f000 f842 	bl	8000f74 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(500);
 8000ef0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ef4:	f000 fc8a 	bl	800180c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef8:	f7ff fea0 	bl	8000c3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000efc:	f7ff fe70 	bl	8000be0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f00:	f7ff ff2c 	bl	8000d5c <MX_I2C1_Init>
  MX_TIM3_Init();
 8000f04:	f000 f9a8 	bl	8001258 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000f08:	f7ff fd04 	bl	8000914 <MX_ADC1_Init>
  MX_CAN_Init();
 8000f0c:	f7ff fdf0 	bl	8000af0 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000f10:	f000 fb78 	bl	8001604 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8000f14:	f000 f9f6 	bl	8001304 <MX_TIM17_Init>
  MX_TIM2_Init();
 8000f18:	f000 f928 	bl	800116c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Motors_Init();
 8000f1c:	f7ff f954 	bl	80001c8 <Motors_Init>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f20:	213c      	movs	r1, #60	; 0x3c
 8000f22:	480f      	ldr	r0, [pc, #60]	; (8000f60 <main+0x7c>)
 8000f24:	f004 ff8e 	bl	8005e44 <HAL_TIM_Encoder_Start>


  //Motor_test(&hVNH1);
  HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 8000f28:	2100      	movs	r1, #0
 8000f2a:	480e      	ldr	r0, [pc, #56]	; (8000f64 <main+0x80>)
 8000f2c:	f001 f952 	bl	80021d4 <HAL_ADCEx_Calibration_Start>
	while (HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_BUSY_INTERNAL)){
 8000f30:	e002      	b.n	8000f38 <main+0x54>
		HAL_Delay(1);
 8000f32:	2001      	movs	r0, #1
 8000f34:	f000 fc6a 	bl	800180c <HAL_Delay>
	while (HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_BUSY_INTERNAL)){
 8000f38:	480a      	ldr	r0, [pc, #40]	; (8000f64 <main+0x80>)
 8000f3a:	f000 fcb3 	bl	80018a4 <HAL_ADC_GetState>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d0f4      	beq.n	8000f32 <main+0x4e>
	}
	HAL_ADC_Start_DMA(&hadc1,adc_dma_buffer,2);
 8000f48:	2202      	movs	r2, #2
 8000f4a:	4907      	ldr	r1, [pc, #28]	; (8000f68 <main+0x84>)
 8000f4c:	4805      	ldr	r0, [pc, #20]	; (8000f64 <main+0x80>)
 8000f4e:	f000 fe47 	bl	8001be0 <HAL_ADC_Start_DMA>

	Motor_test(&hVNH2);
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <main+0x88>)
 8000f54:	f7ff f9e0 	bl	8000318 <Motor_test>
	Motor_test(&hVNH1);
 8000f58:	4805      	ldr	r0, [pc, #20]	; (8000f70 <main+0x8c>)
 8000f5a:	f7ff f9dd 	bl	8000318 <Motor_test>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <main+0x7a>
 8000f60:	20000230 	.word	0x20000230
 8000f64:	20000098 	.word	0x20000098
 8000f68:	20000090 	.word	0x20000090
 8000f6c:	20000028 	.word	0x20000028
 8000f70:	2000005c 	.word	0x2000005c

08000f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b096      	sub	sp, #88	; 0x58
 8000f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f7e:	2228      	movs	r2, #40	; 0x28
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f006 f9e6 	bl	8007354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]
 8000fa6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000fbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000fc0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 fa8e 	bl	80044e8 <HAL_RCC_OscConfig>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000fd2:	f000 f829 	bl	8001028 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd6:	230f      	movs	r3, #15
 8000fd8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fea:	f107 031c 	add.w	r3, r7, #28
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f004 f981 	bl	80052f8 <HAL_RCC_ClockConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ffc:	f000 f814 	bl	8001028 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
 8001000:	23a0      	movs	r3, #160	; 0xa0
 8001002:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV32;
 8001004:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001008:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	4618      	mov	r0, r3
 8001012:	f004 fba7 	bl	8005764 <HAL_RCCEx_PeriphCLKConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800101c:	f000 f804 	bl	8001028 <Error_Handler>
  }
}
 8001020:	bf00      	nop
 8001022:	3758      	adds	r7, #88	; 0x58
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800102c:	b672      	cpsid	i
}
 800102e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001030:	e7fe      	b.n	8001030 <Error_Handler+0x8>
	...

08001034 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103a:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <HAL_MspInit+0x44>)
 800103c:	699b      	ldr	r3, [r3, #24]
 800103e:	4a0e      	ldr	r2, [pc, #56]	; (8001078 <HAL_MspInit+0x44>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6193      	str	r3, [r2, #24]
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <HAL_MspInit+0x44>)
 8001048:	699b      	ldr	r3, [r3, #24]
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_MspInit+0x44>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_MspInit+0x44>)
 8001058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105c:	61d3      	str	r3, [r2, #28]
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_MspInit+0x44>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	603b      	str	r3, [r7, #0]
 8001068:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000

0800107c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001080:	e7fe      	b.n	8001080 <NMI_Handler+0x4>

08001082 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001086:	e7fe      	b.n	8001086 <HardFault_Handler+0x4>

08001088 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800108c:	e7fe      	b.n	800108c <MemManage_Handler+0x4>

0800108e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001092:	e7fe      	b.n	8001092 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	e7fe      	b.n	8001098 <UsageFault_Handler+0x4>

0800109a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c8:	f000 fb80 	bl	80017cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80010d4:	4802      	ldr	r0, [pc, #8]	; (80010e0 <DMA1_Channel1_IRQHandler+0x10>)
 80010d6:	f002 f8c0 	bl	800325a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200000e8 	.word	0x200000e8

080010e4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80010e8:	4802      	ldr	r0, [pc, #8]	; (80010f4 <DMA1_Channel4_IRQHandler+0x10>)
 80010ea:	f002 f8b6 	bl	800325a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000154 	.word	0x20000154

080010f8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1_up);
 80010fc:	4802      	ldr	r0, [pc, #8]	; (8001108 <DMA1_Channel7_IRQHandler+0x10>)
 80010fe:	f002 f8ac 	bl	800325a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200002c8 	.word	0x200002c8

0800110c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001110:	4802      	ldr	r0, [pc, #8]	; (800111c <ADC1_2_IRQHandler+0x10>)
 8001112:	f000 fe3f 	bl	8001d94 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000098 	.word	0x20000098

08001120 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001124:	4802      	ldr	r0, [pc, #8]	; (8001130 <I2C1_EV_IRQHandler+0x10>)
 8001126:	f002 fbb0 	bl	800388a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000198 	.word	0x20000198

08001134 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001138:	4802      	ldr	r0, [pc, #8]	; (8001144 <I2C1_ER_IRQHandler+0x10>)
 800113a:	f002 fbc0 	bl	80038be <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000198 	.word	0x20000198

08001148 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <SystemInit+0x20>)
 800114e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001152:	4a05      	ldr	r2, [pc, #20]	; (8001168 <SystemInit+0x20>)
 8001154:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001158:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <MX_TIM2_Init>:
TIM_HandleTypeDef htim17;
DMA_HandleTypeDef hdma_tim17_ch1_up;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08e      	sub	sp, #56	; 0x38
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001172:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001180:	f107 031c 	add.w	r3, r7, #28
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800118c:	463b      	mov	r3, r7
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]
 800119a:	615a      	str	r2, [r3, #20]
 800119c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800119e:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011a6:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xff;
 80011b2:	4b28      	ldr	r3, [pc, #160]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011b4:	22ff      	movs	r2, #255	; 0xff
 80011b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b8:	4b26      	ldr	r3, [pc, #152]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011be:	4b25      	ldr	r3, [pc, #148]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011c4:	4823      	ldr	r0, [pc, #140]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011c6:	f004 fbf3 	bl	80059b0 <HAL_TIM_Base_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80011d0:	f7ff ff2a 	bl	8001028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011de:	4619      	mov	r1, r3
 80011e0:	481c      	ldr	r0, [pc, #112]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011e2:	f004 ffd1 	bl	8006188 <HAL_TIM_ConfigClockSource>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011ec:	f7ff ff1c 	bl	8001028 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011f0:	4818      	ldr	r0, [pc, #96]	; (8001254 <MX_TIM2_Init+0xe8>)
 80011f2:	f004 fc34 	bl	8005a5e <HAL_TIM_PWM_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011fc:	f7ff ff14 	bl	8001028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001204:	2300      	movs	r3, #0
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001208:	f107 031c 	add.w	r3, r7, #28
 800120c:	4619      	mov	r1, r3
 800120e:	4811      	ldr	r0, [pc, #68]	; (8001254 <MX_TIM2_Init+0xe8>)
 8001210:	f005 fc62 	bl	8006ad8 <HAL_TIMEx_MasterConfigSynchronization>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800121a:	f7ff ff05 	bl	8001028 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800121e:	2360      	movs	r3, #96	; 0x60
 8001220:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 32767;
 8001222:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001226:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800122c:	2300      	movs	r3, #0
 800122e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	220c      	movs	r2, #12
 8001234:	4619      	mov	r1, r3
 8001236:	4807      	ldr	r0, [pc, #28]	; (8001254 <MX_TIM2_Init+0xe8>)
 8001238:	f004 fe92 	bl	8005f60 <HAL_TIM_PWM_ConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001242:	f7ff fef1 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001246:	4803      	ldr	r0, [pc, #12]	; (8001254 <MX_TIM2_Init+0xe8>)
 8001248:	f000 f982 	bl	8001550 <HAL_TIM_MspPostInit>

}
 800124c:	bf00      	nop
 800124e:	3738      	adds	r7, #56	; 0x38
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	2000027c 	.word	0x2000027c

08001258 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08c      	sub	sp, #48	; 0x30
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	2224      	movs	r2, #36	; 0x24
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f006 f874 	bl	8007354 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800126c:	463b      	mov	r3, r7
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001276:	4b21      	ldr	r3, [pc, #132]	; (80012fc <MX_TIM3_Init+0xa4>)
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <MX_TIM3_Init+0xa8>)
 800127a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <MX_TIM3_Init+0xa4>)
 800127e:	2204      	movs	r2, #4
 8001280:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001282:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <MX_TIM3_Init+0xa4>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001288:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <MX_TIM3_Init+0xa4>)
 800128a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800128e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <MX_TIM3_Init+0xa4>)
 8001292:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001296:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001298:	4b18      	ldr	r3, [pc, #96]	; (80012fc <MX_TIM3_Init+0xa4>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800129e:	2303      	movs	r3, #3
 80012a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012a6:	2301      	movs	r3, #1
 80012a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 80012aa:	2308      	movs	r3, #8
 80012ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80012ae:	230f      	movs	r3, #15
 80012b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012b6:	2301      	movs	r3, #1
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
 80012ba:	2308      	movs	r3, #8
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80012be:	230f      	movs	r3, #15
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80012c2:	f107 030c 	add.w	r3, r7, #12
 80012c6:	4619      	mov	r1, r3
 80012c8:	480c      	ldr	r0, [pc, #48]	; (80012fc <MX_TIM3_Init+0xa4>)
 80012ca:	f004 fd15 	bl	8005cf8 <HAL_TIM_Encoder_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80012d4:	f7ff fea8 	bl	8001028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012e0:	463b      	mov	r3, r7
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_TIM3_Init+0xa4>)
 80012e6:	f005 fbf7 	bl	8006ad8 <HAL_TIMEx_MasterConfigSynchronization>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80012f0:	f7ff fe9a 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	3730      	adds	r7, #48	; 0x30
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000230 	.word	0x20000230
 8001300:	40000400 	.word	0x40000400

08001304 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b092      	sub	sp, #72	; 0x48
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800130a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]
 800131c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800131e:	463b      	mov	r3, r7
 8001320:	222c      	movs	r2, #44	; 0x2c
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f006 f815 	bl	8007354 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800132a:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <MX_TIM17_Init+0xec>)
 800132c:	4a31      	ldr	r2, [pc, #196]	; (80013f4 <MX_TIM17_Init+0xf0>)
 800132e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8001330:	4b2f      	ldr	r3, [pc, #188]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001332:	2200      	movs	r2, #0
 8001334:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 255;
 800133c:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <MX_TIM17_Init+0xec>)
 800133e:	22ff      	movs	r2, #255	; 0xff
 8001340:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001342:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001348:	4b29      	ldr	r3, [pc, #164]	; (80013f0 <MX_TIM17_Init+0xec>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134e:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001354:	4826      	ldr	r0, [pc, #152]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001356:	f004 fb2b 	bl	80059b0 <HAL_TIM_Base_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8001360:	f7ff fe62 	bl	8001028 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001364:	4822      	ldr	r0, [pc, #136]	; (80013f0 <MX_TIM17_Init+0xec>)
 8001366:	f004 fb7a 	bl	8005a5e <HAL_TIM_PWM_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8001370:	f7ff fe5a 	bl	8001028 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001374:	2360      	movs	r3, #96	; 0x60
 8001376:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 32767;
 8001378:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800137c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800137e:	2300      	movs	r3, #0
 8001380:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001382:	2300      	movs	r3, #0
 8001384:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800138a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800138e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001394:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001398:	2200      	movs	r2, #0
 800139a:	4619      	mov	r1, r3
 800139c:	4814      	ldr	r0, [pc, #80]	; (80013f0 <MX_TIM17_Init+0xec>)
 800139e:	f004 fddf 	bl	8005f60 <HAL_TIM_PWM_ConfigChannel>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 80013a8:	f7ff fe3e 	bl	8001028 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80013ce:	463b      	mov	r3, r7
 80013d0:	4619      	mov	r1, r3
 80013d2:	4807      	ldr	r0, [pc, #28]	; (80013f0 <MX_TIM17_Init+0xec>)
 80013d4:	f005 fbee 	bl	8006bb4 <HAL_TIMEx_ConfigBreakDeadTime>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 80013de:	f7ff fe23 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80013e2:	4803      	ldr	r0, [pc, #12]	; (80013f0 <MX_TIM17_Init+0xec>)
 80013e4:	f000 f8b4 	bl	8001550 <HAL_TIM_MspPostInit>

}
 80013e8:	bf00      	nop
 80013ea:	3748      	adds	r7, #72	; 0x48
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200001e4 	.word	0x200001e4
 80013f4:	40014800 	.word	0x40014800

080013f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001408:	d10c      	bne.n	8001424 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800140a:	4b2b      	ldr	r3, [pc, #172]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	4a2a      	ldr	r2, [pc, #168]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	61d3      	str	r3, [r2, #28]
 8001416:	4b28      	ldr	r3, [pc, #160]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001422:	e044      	b.n	80014ae <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM17)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a24      	ldr	r2, [pc, #144]	; (80014bc <HAL_TIM_Base_MspInit+0xc4>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d13f      	bne.n	80014ae <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800142e:	4b22      	ldr	r3, [pc, #136]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	4a21      	ldr	r2, [pc, #132]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	6193      	str	r3, [r2, #24]
 800143a:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <HAL_TIM_Base_MspInit+0xc0>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]
    hdma_tim17_ch1_up.Instance = DMA1_Channel7;
 8001446:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001448:	4a1e      	ldr	r2, [pc, #120]	; (80014c4 <HAL_TIM_Base_MspInit+0xcc>)
 800144a:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800144c:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 800144e:	2210      	movs	r2, #16
 8001450:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001452:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001458:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 800145a:	2280      	movs	r2, #128	; 0x80
 800145c:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800145e:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001460:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001464:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001466:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800146c:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1_up.Init.Mode = DMA_NORMAL;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 800147a:	4811      	ldr	r0, [pc, #68]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 800147c:	f001 fe09 	bl	8003092 <HAL_DMA_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <HAL_TIM_Base_MspInit+0x92>
      Error_Handler();
 8001486:	f7ff fdcf 	bl	8001028 <Error_Handler>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM17_DMA1_CH7);
 800148a:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <HAL_TIM_Base_MspInit+0xd0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <HAL_TIM_Base_MspInit+0xd0>)
 8001490:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001494:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1_up);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a09      	ldr	r2, [pc, #36]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 800149a:	625a      	str	r2, [r3, #36]	; 0x24
 800149c:	4a08      	ldr	r2, [pc, #32]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a06      	ldr	r2, [pc, #24]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 80014a6:	621a      	str	r2, [r3, #32]
 80014a8:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <HAL_TIM_Base_MspInit+0xc8>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6253      	str	r3, [r2, #36]	; 0x24
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40014800 	.word	0x40014800
 80014c0:	200002c8 	.word	0x200002c8
 80014c4:	40020080 	.word	0x40020080
 80014c8:	40010000 	.word	0x40010000

080014cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a17      	ldr	r2, [pc, #92]	; (8001548 <HAL_TIM_Encoder_MspInit+0x7c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d128      	bne.n	8001540 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014ee:	4b17      	ldr	r3, [pc, #92]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a16      	ldr	r2, [pc, #88]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	61d3      	str	r3, [r2, #28]
 80014fa:	4b14      	ldr	r3, [pc, #80]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	4b11      	ldr	r3, [pc, #68]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	4a10      	ldr	r2, [pc, #64]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	6153      	str	r3, [r2, #20]
 8001512:	4b0e      	ldr	r3, [pc, #56]	; (800154c <HAL_TIM_Encoder_MspInit+0x80>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_B_Pin|ENC_A_Pin;
 800151e:	23c0      	movs	r3, #192	; 0xc0
 8001520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800152e:	2302      	movs	r3, #2
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f001 ff8c 	bl	8003458 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001540:	bf00      	nop
 8001542:	3728      	adds	r7, #40	; 0x28
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40000400 	.word	0x40000400
 800154c:	40021000 	.word	0x40021000

08001550 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001570:	d11d      	bne.n	80015ae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	4a20      	ldr	r2, [pc, #128]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 8001578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800157c:	6153      	str	r3, [r2, #20]
 800157e:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = M2_PWM_Pin;
 800158a:	2308      	movs	r3, #8
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800159a:	2301      	movs	r3, #1
 800159c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(M2_PWM_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	4619      	mov	r1, r3
 80015a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a8:	f001 ff56 	bl	8003458 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80015ac:	e020      	b.n	80015f0 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM17)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a12      	ldr	r2, [pc, #72]	; (80015fc <HAL_TIM_MspPostInit+0xac>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d11b      	bne.n	80015f0 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b8:	4b0f      	ldr	r3, [pc, #60]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	4a0e      	ldr	r2, [pc, #56]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 80015be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c2:	6153      	str	r3, [r2, #20]
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <HAL_TIM_MspPostInit+0xa8>)
 80015c6:	695b      	ldr	r3, [r3, #20]
 80015c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M1_PWM_Pin;
 80015d0:	2320      	movs	r3, #32
 80015d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 80015e0:	230a      	movs	r3, #10
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(M1_PWM_GPIO_Port, &GPIO_InitStruct);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4619      	mov	r1, r3
 80015ea:	4805      	ldr	r0, [pc, #20]	; (8001600 <HAL_TIM_MspPostInit+0xb0>)
 80015ec:	f001 ff34 	bl	8003458 <HAL_GPIO_Init>
}
 80015f0:	bf00      	nop
 80015f2:	3728      	adds	r7, #40	; 0x28
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40014800 	.word	0x40014800
 8001600:	48000400 	.word	0x48000400

08001604 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <MX_USART2_UART_Init+0x58>)
 800160a:	4a15      	ldr	r2, [pc, #84]	; (8001660 <MX_USART2_UART_Init+0x5c>)
 800160c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800160e:	4b13      	ldr	r3, [pc, #76]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001610:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001614:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_USART2_UART_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_USART2_UART_Init+0x58>)
 800162a:	220c      	movs	r2, #12
 800162c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001636:	2200      	movs	r2, #0
 8001638:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <MX_USART2_UART_Init+0x58>)
 800163c:	2200      	movs	r2, #0
 800163e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001642:	2200      	movs	r2, #0
 8001644:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	; (800165c <MX_USART2_UART_Init+0x58>)
 8001648:	f005 fb2c 	bl	8006ca4 <HAL_UART_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001652:	f7ff fce9 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000030c 	.word	0x2000030c
 8001660:	40004400 	.word	0x40004400

08001664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a17      	ldr	r2, [pc, #92]	; (80016e0 <HAL_UART_MspInit+0x7c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d127      	bne.n	80016d6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_UART_MspInit+0x80>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	4a16      	ldr	r2, [pc, #88]	; (80016e4 <HAL_UART_MspInit+0x80>)
 800168c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001690:	61d3      	str	r3, [r2, #28]
 8001692:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <HAL_UART_MspInit+0x80>)
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_UART_MspInit+0x80>)
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	4a10      	ldr	r2, [pc, #64]	; (80016e4 <HAL_UART_MspInit+0x80>)
 80016a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a8:	6153      	str	r3, [r2, #20]
 80016aa:	4b0e      	ldr	r3, [pc, #56]	; (80016e4 <HAL_UART_MspInit+0x80>)
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016b6:	2318      	movs	r3, #24
 80016b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c6:	2307      	movs	r3, #7
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	4805      	ldr	r0, [pc, #20]	; (80016e8 <HAL_UART_MspInit+0x84>)
 80016d2:	f001 fec1 	bl	8003458 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40004400 	.word	0x40004400
 80016e4:	40021000 	.word	0x40021000
 80016e8:	48000400 	.word	0x48000400

080016ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001724 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f0:	480d      	ldr	r0, [pc, #52]	; (8001728 <LoopForever+0x6>)
  ldr r1, =_edata
 80016f2:	490e      	ldr	r1, [pc, #56]	; (800172c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016f4:	4a0e      	ldr	r2, [pc, #56]	; (8001730 <LoopForever+0xe>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f8:	e002      	b.n	8001700 <LoopCopyDataInit>

080016fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fe:	3304      	adds	r3, #4

08001700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001704:	d3f9      	bcc.n	80016fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001708:	4c0b      	ldr	r4, [pc, #44]	; (8001738 <LoopForever+0x16>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800170c:	e001      	b.n	8001712 <LoopFillZerobss>

0800170e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001710:	3204      	adds	r2, #4

08001712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001714:	d3fb      	bcc.n	800170e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001716:	f7ff fd17 	bl	8001148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800171a:	f005 fdf7 	bl	800730c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800171e:	f7ff fbe1 	bl	8000ee4 <main>

08001722 <LoopForever>:

LoopForever:
    b LoopForever
 8001722:	e7fe      	b.n	8001722 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001724:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800172c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001730:	080073bc 	.word	0x080073bc
  ldr r2, =_sbss
 8001734:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001738:	20000394 	.word	0x20000394

0800173c <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800173c:	e7fe      	b.n	800173c <CAN_RX0_IRQHandler>
	...

08001740 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001744:	4b08      	ldr	r3, [pc, #32]	; (8001768 <HAL_Init+0x28>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a07      	ldr	r2, [pc, #28]	; (8001768 <HAL_Init+0x28>)
 800174a:	f043 0310 	orr.w	r3, r3, #16
 800174e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001750:	2003      	movs	r0, #3
 8001752:	f001 fc5d 	bl	8003010 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001756:	2000      	movs	r0, #0
 8001758:	f000 f808 	bl	800176c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800175c:	f7ff fc6a 	bl	8001034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40022000 	.word	0x40022000

0800176c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_InitTick+0x54>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <HAL_InitTick+0x58>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001782:	fbb3 f3f1 	udiv	r3, r3, r1
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f001 fc75 	bl	800307a <HAL_SYSTICK_Config>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e00e      	b.n	80017b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b0f      	cmp	r3, #15
 800179e:	d80a      	bhi.n	80017b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017a0:	2200      	movs	r2, #0
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f001 fc3d 	bl	8003026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017ac:	4a06      	ldr	r2, [pc, #24]	; (80017c8 <HAL_InitTick+0x5c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	e000      	b.n	80017b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000000 	.word	0x20000000
 80017c4:	20000008 	.word	0x20000008
 80017c8:	20000004 	.word	0x20000004

080017cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <HAL_IncTick+0x20>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_IncTick+0x24>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4413      	add	r3, r2
 80017dc:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <HAL_IncTick+0x24>)
 80017de:	6013      	str	r3, [r2, #0]
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000008 	.word	0x20000008
 80017f0:	20000390 	.word	0x20000390

080017f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80017f8:	4b03      	ldr	r3, [pc, #12]	; (8001808 <HAL_GetTick+0x14>)
 80017fa:	681b      	ldr	r3, [r3, #0]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000390 	.word	0x20000390

0800180c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001814:	f7ff ffee 	bl	80017f4 <HAL_GetTick>
 8001818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001824:	d005      	beq.n	8001832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <HAL_Delay+0x44>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001832:	bf00      	nop
 8001834:	f7ff ffde 	bl	80017f4 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	429a      	cmp	r2, r3
 8001842:	d8f7      	bhi.n	8001834 <HAL_Delay+0x28>
  {
  }
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000008 	.word	0x20000008

08001854 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_ADC_GetState>:
  *           " if (HAL_IS_BIT_SET(HAL_ADC_GetState(hadc1), HAL_ADC_STATE_AWD1)    ) "
  * @param  hadc ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Return ADC state */
  return hadc->State;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b09a      	sub	sp, #104	; 0x68
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e172      	b.n	8001bc2 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d176      	bne.n	80019dc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d152      	bne.n	800199c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff f87d 	bl	8000a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d13b      	bne.n	800199c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f001 f941 	bl	8002bac <ADC_Disable>
 800192a:	4603      	mov	r3, r0
 800192c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f003 0310 	and.w	r3, r3, #16
 8001938:	2b00      	cmp	r3, #0
 800193a:	d12f      	bne.n	800199c <HAL_ADC_Init+0xe0>
 800193c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001940:	2b00      	cmp	r3, #0
 8001942:	d12b      	bne.n	800199c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800194c:	f023 0302 	bic.w	r3, r3, #2
 8001950:	f043 0202 	orr.w	r2, r3, #2
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001966:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001976:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001978:	4b94      	ldr	r3, [pc, #592]	; (8001bcc <HAL_ADC_Init+0x310>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a94      	ldr	r2, [pc, #592]	; (8001bd0 <HAL_ADC_Init+0x314>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	0c9a      	lsrs	r2, r3, #18
 8001984:	4613      	mov	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4413      	add	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800198e:	e002      	b.n	8001996 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	3b01      	subs	r3, #1
 8001994:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1f9      	bne.n	8001990 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80019b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019b8:	d110      	bne.n	80019dc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	f023 0312 	bic.w	r3, r3, #18
 80019c2:	f043 0210 	orr.w	r2, r3, #16
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	f043 0201 	orr.w	r2, r3, #1
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e0:	f003 0310 	and.w	r3, r3, #16
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f040 80df 	bne.w	8001ba8 <HAL_ADC_Init+0x2ec>
 80019ea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 80da 	bne.w	8001ba8 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f040 80d2 	bne.w	8001ba8 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001a0c:	f043 0202 	orr.w	r2, r3, #2
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a14:	4b6f      	ldr	r3, [pc, #444]	; (8001bd4 <HAL_ADC_Init+0x318>)
 8001a16:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a20:	d102      	bne.n	8001a28 <HAL_ADC_Init+0x16c>
 8001a22:	4b6d      	ldr	r3, [pc, #436]	; (8001bd8 <HAL_ADC_Init+0x31c>)
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	e002      	b.n	8001a2e <HAL_ADC_Init+0x172>
 8001a28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a2c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 0303 	and.w	r3, r3, #3
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d108      	bne.n	8001a4e <HAL_ADC_Init+0x192>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d101      	bne.n	8001a4e <HAL_ADC_Init+0x192>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e000      	b.n	8001a50 <HAL_ADC_Init+0x194>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d11c      	bne.n	8001a8e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a54:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d010      	beq.n	8001a7c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <HAL_ADC_Init+0x1ba>
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d101      	bne.n	8001a76 <HAL_ADC_Init+0x1ba>
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <HAL_ADC_Init+0x1bc>
 8001a76:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d108      	bne.n	8001a8e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001a7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a8c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7e5b      	ldrb	r3, [r3, #25]
 8001a92:	035b      	lsls	r3, r3, #13
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a98:	2a01      	cmp	r2, #1
 8001a9a:	d002      	beq.n	8001aa2 <HAL_ADC_Init+0x1e6>
 8001a9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001aa0:	e000      	b.n	8001aa4 <HAL_ADC_Init+0x1e8>
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d11b      	bne.n	8001afa <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	7e5b      	ldrb	r3, [r3, #25]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d109      	bne.n	8001ade <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	045a      	lsls	r2, r3, #17
 8001ad2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ada:	663b      	str	r3, [r7, #96]	; 0x60
 8001adc:	e00d      	b.n	8001afa <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001ae6:	f043 0220 	orr.w	r2, r3, #32
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	f043 0201 	orr.w	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d007      	beq.n	8001b12 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d114      	bne.n	8001b4a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b2e:	f023 0302 	bic.w	r3, r3, #2
 8001b32:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7e1b      	ldrb	r3, [r3, #24]
 8001b38:	039a      	lsls	r2, r3, #14
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4313      	orrs	r3, r2
 8001b44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b46:	4313      	orrs	r3, r2
 8001b48:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	4b22      	ldr	r3, [pc, #136]	; (8001bdc <HAL_ADC_Init+0x320>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001b5a:	430b      	orrs	r3, r1
 8001b5c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d10c      	bne.n	8001b80 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6c:	f023 010f 	bic.w	r1, r3, #15
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	631a      	str	r2, [r3, #48]	; 0x30
 8001b7e:	e007      	b.n	8001b90 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 020f 	bic.w	r2, r2, #15
 8001b8e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f023 0303 	bic.w	r3, r3, #3
 8001b9e:	f043 0201 	orr.w	r2, r3, #1
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ba6:	e00a      	b.n	8001bbe <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f023 0312 	bic.w	r3, r3, #18
 8001bb0:	f043 0210 	orr.w	r2, r3, #16
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001bb8:	2301      	movs	r3, #1
 8001bba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001bbe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3768      	adds	r7, #104	; 0x68
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	431bde83 	.word	0x431bde83
 8001bd4:	50000300 	.word	0x50000300
 8001bd8:	50000100 	.word	0x50000100
 8001bdc:	fff0c007 	.word	0xfff0c007

08001be0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bec:	2300      	movs	r3, #0
 8001bee:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f040 80b9 	bne.w	8001d72 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d101      	bne.n	8001c0e <HAL_ADC_Start_DMA+0x2e>
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	e0b4      	b.n	8001d78 <HAL_ADC_Start_DMA+0x198>
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2201      	movs	r2, #1
 8001c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001c16:	4b5a      	ldr	r3, [pc, #360]	; (8001d80 <HAL_ADC_Start_DMA+0x1a0>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 031f 	and.w	r3, r3, #31
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f040 80a0 	bne.w	8001d64 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f000 ff5d 	bl	8002ae4 <ADC_Enable>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f040 8092 	bne.w	8001d5a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c4a:	4b4d      	ldr	r3, [pc, #308]	; (8001d80 <HAL_ADC_Start_DMA+0x1a0>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 031f 	and.w	r3, r3, #31
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d004      	beq.n	8001c60 <HAL_ADC_Start_DMA+0x80>
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c5e:	d115      	bne.n	8001c8c <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d027      	beq.n	8001cca <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c82:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c8a:	e01e      	b.n	8001cca <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ca0:	d004      	beq.n	8001cac <HAL_ADC_Start_DMA+0xcc>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a37      	ldr	r2, [pc, #220]	; (8001d84 <HAL_ADC_Start_DMA+0x1a4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d10e      	bne.n	8001cca <HAL_ADC_Start_DMA+0xea>
 8001cac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cc2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cd6:	d106      	bne.n	8001ce6 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cdc:	f023 0206 	bic.w	r2, r3, #6
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	645a      	str	r2, [r3, #68]	; 0x44
 8001ce4:	e002      	b.n	8001cec <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf8:	4a23      	ldr	r2, [pc, #140]	; (8001d88 <HAL_ADC_Start_DMA+0x1a8>)
 8001cfa:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d00:	4a22      	ldr	r2, [pc, #136]	; (8001d8c <HAL_ADC_Start_DMA+0x1ac>)
 8001d02:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d08:	4a21      	ldr	r2, [pc, #132]	; (8001d90 <HAL_ADC_Start_DMA+0x1b0>)
 8001d0a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	221c      	movs	r2, #28
 8001d12:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 0210 	orr.w	r2, r2, #16
 8001d22:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68da      	ldr	r2, [r3, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f042 0201 	orr.w	r2, r2, #1
 8001d32:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	3340      	adds	r3, #64	; 0x40
 8001d3e:	4619      	mov	r1, r3
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f001 f9ec 	bl	8003120 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0204 	orr.w	r2, r2, #4
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	e00d      	b.n	8001d76 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001d62:	e008      	b.n	8001d76 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001d70:	e001      	b.n	8001d76 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d72:	2302      	movs	r3, #2
 8001d74:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	50000300 	.word	0x50000300
 8001d84:	50000100 	.word	0x50000100
 8001d88:	08002a19 	.word	0x08002a19
 8001d8c:	08002a93 	.word	0x08002a93
 8001d90:	08002aaf 	.word	0x08002aaf

08001d94 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	2b04      	cmp	r3, #4
 8001db4:	d106      	bne.n	8001dc4 <HAL_ADC_IRQHandler+0x30>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b04      	cmp	r3, #4
 8001dc2:	d00d      	beq.n	8001de0 <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d17a      	bne.n	8001ec8 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d173      	bne.n	8001ec8 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	f003 0310 	and.w	r3, r3, #16
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d105      	bne.n	8001df8 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001df8:	4b88      	ldr	r3, [pc, #544]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d010      	beq.n	8001e26 <HAL_ADC_IRQHandler+0x92>
 8001e04:	4b85      	ldr	r3, [pc, #532]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 031f 	and.w	r3, r3, #31
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d00a      	beq.n	8001e26 <HAL_ADC_IRQHandler+0x92>
 8001e10:	4b82      	ldr	r3, [pc, #520]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2b09      	cmp	r3, #9
 8001e1a:	d004      	beq.n	8001e26 <HAL_ADC_IRQHandler+0x92>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e24:	d104      	bne.n	8001e30 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	e003      	b.n	8001e38 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001e30:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d139      	bne.n	8001eba <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d134      	bne.n	8001eba <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d12d      	bne.n	8001eba <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d11a      	bne.n	8001ea2 <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 020c 	bic.w	r2, r2, #12
 8001e7a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d112      	bne.n	8001eba <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e98:	f043 0201 	orr.w	r2, r3, #1
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	641a      	str	r2, [r3, #64]	; 0x40
 8001ea0:	e00b      	b.n	8001eba <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f043 0210 	orr.w	r2, r3, #16
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb2:	f043 0201 	orr.w	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff fcca 	bl	8001854 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	220c      	movs	r2, #12
 8001ec6:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	2b20      	cmp	r3, #32
 8001ed4:	d106      	bne.n	8001ee4 <HAL_ADC_IRQHandler+0x150>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 0320 	and.w	r3, r3, #32
 8001ee0:	2b20      	cmp	r3, #32
 8001ee2:	d00f      	beq.n	8001f04 <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8001eee:	2b40      	cmp	r3, #64	; 0x40
 8001ef0:	f040 80a9 	bne.w	8002046 <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efe:	2b40      	cmp	r3, #64	; 0x40
 8001f00:	f040 80a1 	bne.w	8002046 <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001f10:	4b42      	ldr	r3, [pc, #264]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 031f 	and.w	r3, r3, #31
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d010      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x1aa>
 8001f1c:	4b3f      	ldr	r3, [pc, #252]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	2b05      	cmp	r3, #5
 8001f26:	d00a      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x1aa>
 8001f28:	4b3c      	ldr	r3, [pc, #240]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	2b09      	cmp	r3, #9
 8001f32:	d004      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x1aa>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f3c:	d104      	bne.n	8001f48 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	e003      	b.n	8001f50 <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001f48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f56:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d16c      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00b      	beq.n	8001f80 <HAL_ADC_IRQHandler+0x1ec>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d160      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d15b      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8a:	2b40      	cmp	r3, #64	; 0x40
 8001f8c:	d154      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001f8e:	4b23      	ldr	r3, [pc, #140]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 031f 	and.w	r3, r3, #31
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d010      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x228>
 8001f9a:	4b20      	ldr	r3, [pc, #128]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 031f 	and.w	r3, r3, #31
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d00a      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x228>
 8001fa6:	4b1d      	ldr	r3, [pc, #116]	; (800201c <HAL_ADC_IRQHandler+0x288>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 031f 	and.w	r3, r3, #31
 8001fae:	2b07      	cmp	r3, #7
 8001fb0:	d004      	beq.n	8001fbc <HAL_ADC_IRQHandler+0x228>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fba:	d104      	bne.n	8001fc6 <HAL_ADC_IRQHandler+0x232>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	e003      	b.n	8001fce <HAL_ADC_IRQHandler+0x23a>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001fc6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d12f      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d11c      	bne.n	8002020 <HAL_ADC_IRQHandler+0x28c>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ff4:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d114      	bne.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	f043 0201 	orr.w	r2, r3, #1
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	641a      	str	r2, [r3, #64]	; 0x40
 800201a:	e00d      	b.n	8002038 <HAL_ADC_IRQHandler+0x2a4>
 800201c:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	f043 0210 	orr.w	r2, r3, #16
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002030:	f043 0201 	orr.w	r2, r3, #1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f93d 	bl	80022b8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2260      	movs	r2, #96	; 0x60
 8002044:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002050:	2b80      	cmp	r3, #128	; 0x80
 8002052:	d113      	bne.n	800207c <HAL_ADC_IRQHandler+0x2e8>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800205e:	2b80      	cmp	r3, #128	; 0x80
 8002060:	d10c      	bne.n	800207c <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff fc04 	bl	800187c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2280      	movs	r2, #128	; 0x80
 800207a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800208a:	d115      	bne.n	80020b8 <HAL_ADC_IRQHandler+0x324>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800209a:	d10d      	bne.n	80020b8 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 f919 	bl	80022e0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020b6:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c6:	d115      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x360>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d6:	d10d      	bne.n	80020f4 <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020dc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f905 	bl	80022f4 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020f2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b10      	cmp	r3, #16
 8002100:	d13d      	bne.n	800217e <HAL_ADC_IRQHandler+0x3ea>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b10      	cmp	r3, #16
 800210e:	d136      	bne.n	800217e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002114:	2b01      	cmp	r3, #1
 8002116:	d102      	bne.n	800211e <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002118:	2301      	movs	r3, #1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e019      	b.n	8002152 <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <HAL_ADC_IRQHandler+0x43c>)
 8002120:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 031f 	and.w	r3, r3, #31
 800212a:	2b00      	cmp	r3, #0
 800212c:	d109      	bne.n	8002142 <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d10a      	bne.n	8002152 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 800213c:	2301      	movs	r3, #1
 800213e:	617b      	str	r3, [r7, #20]
 8002140:	e007      	b.n	8002152 <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 800214e:	2301      	movs	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d10e      	bne.n	8002176 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002168:	f043 0202 	orr.w	r2, r3, #2
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff fb8d 	bl	8001890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2210      	movs	r2, #16
 800217c:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800218c:	d11b      	bne.n	80021c6 <HAL_ADC_IRQHandler+0x432>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800219c:	d113      	bne.n	80021c6 <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	f043 0208 	orr.w	r2, r3, #8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f883 	bl	80022cc <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80021c6:	bf00      	nop
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	50000300 	.word	0x50000300

080021d4 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021de:	2300      	movs	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <HAL_ADCEx_Calibration_Start+0x1c>
 80021ec:	2302      	movs	r3, #2
 80021ee:	e05f      	b.n	80022b0 <HAL_ADCEx_Calibration_Start+0xdc>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 fcd7 	bl	8002bac <ADC_Disable>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d14e      	bne.n	80022a6 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800221c:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d107      	bne.n	8002234 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002232:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002242:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002244:	f7ff fad6 	bl	80017f4 <HAL_GetTick>
 8002248:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800224a:	e01c      	b.n	8002286 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800224c:	f7ff fad2 	bl	80017f4 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b0a      	cmp	r3, #10
 8002258:	d915      	bls.n	8002286 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002264:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002268:	d10d      	bne.n	8002286 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f023 0312 	bic.w	r3, r3, #18
 8002272:	f043 0210 	orr.w	r2, r3, #16
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e014      	b.n	80022b0 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002290:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002294:	d0da      	beq.n	800224c <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	f023 0303 	bic.w	r3, r3, #3
 800229e:	f043 0201 	orr.w	r2, r3, #1
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002308:	b480      	push	{r7}
 800230a:	b09b      	sub	sp, #108	; 0x6c
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002322:	2b01      	cmp	r3, #1
 8002324:	d101      	bne.n	800232a <HAL_ADC_ConfigChannel+0x22>
 8002326:	2302      	movs	r3, #2
 8002328:	e2a5      	b.n	8002876 <HAL_ADC_ConfigChannel+0x56e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	f040 8289 	bne.w	8002854 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b04      	cmp	r3, #4
 8002348:	d81c      	bhi.n	8002384 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	4413      	add	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	461a      	mov	r2, r3
 800235e:	231f      	movs	r3, #31
 8002360:	4093      	lsls	r3, r2
 8002362:	43db      	mvns	r3, r3
 8002364:	4019      	ands	r1, r3
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	fa00 f203 	lsl.w	r2, r0, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	631a      	str	r2, [r3, #48]	; 0x30
 8002382:	e063      	b.n	800244c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b09      	cmp	r3, #9
 800238a:	d81e      	bhi.n	80023ca <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4413      	add	r3, r2
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	3b1e      	subs	r3, #30
 80023a0:	221f      	movs	r2, #31
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43db      	mvns	r3, r3
 80023a8:	4019      	ands	r1, r3
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	3b1e      	subs	r3, #30
 80023bc:	fa00 f203 	lsl.w	r2, r0, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	635a      	str	r2, [r3, #52]	; 0x34
 80023c8:	e040      	b.n	800244c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b0e      	cmp	r3, #14
 80023d0:	d81e      	bhi.n	8002410 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	3b3c      	subs	r3, #60	; 0x3c
 80023e6:	221f      	movs	r2, #31
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	4019      	ands	r1, r3
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	4413      	add	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	3b3c      	subs	r3, #60	; 0x3c
 8002402:	fa00 f203 	lsl.w	r2, r0, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	639a      	str	r2, [r3, #56]	; 0x38
 800240e:	e01d      	b.n	800244c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	4613      	mov	r3, r2
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	4413      	add	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	3b5a      	subs	r3, #90	; 0x5a
 8002424:	221f      	movs	r2, #31
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	4019      	ands	r1, r3
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	6818      	ldr	r0, [r3, #0]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	4413      	add	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	3b5a      	subs	r3, #90	; 0x5a
 8002440:	fa00 f203 	lsl.w	r2, r0, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b00      	cmp	r3, #0
 8002458:	f040 80e5 	bne.w	8002626 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b09      	cmp	r3, #9
 8002462:	d91c      	bls.n	800249e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6999      	ldr	r1, [r3, #24]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4413      	add	r3, r2
 8002474:	3b1e      	subs	r3, #30
 8002476:	2207      	movs	r2, #7
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	4019      	ands	r1, r3
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	6898      	ldr	r0, [r3, #8]
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	4613      	mov	r3, r2
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4413      	add	r3, r2
 800248e:	3b1e      	subs	r3, #30
 8002490:	fa00 f203 	lsl.w	r2, r0, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	619a      	str	r2, [r3, #24]
 800249c:	e019      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6959      	ldr	r1, [r3, #20]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4613      	mov	r3, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	4413      	add	r3, r2
 80024ae:	2207      	movs	r2, #7
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4019      	ands	r1, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6898      	ldr	r0, [r3, #8]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4613      	mov	r3, r2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	4413      	add	r3, r2
 80024c6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	f003 0303 	and.w	r3, r3, #3
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	d84f      	bhi.n	8002594 <HAL_ADC_ConfigChannel+0x28c>
 80024f4:	a201      	add	r2, pc, #4	; (adr r2, 80024fc <HAL_ADC_ConfigChannel+0x1f4>)
 80024f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024fa:	bf00      	nop
 80024fc:	0800250d 	.word	0x0800250d
 8002500:	0800252f 	.word	0x0800252f
 8002504:	08002551 	.word	0x08002551
 8002508:	08002573 	.word	0x08002573
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002512:	4b9e      	ldr	r3, [pc, #632]	; (800278c <HAL_ADC_ConfigChannel+0x484>)
 8002514:	4013      	ands	r3, r2
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	0691      	lsls	r1, r2, #26
 800251c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800251e:	430a      	orrs	r2, r1
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800252a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800252c:	e07e      	b.n	800262c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002534:	4b95      	ldr	r3, [pc, #596]	; (800278c <HAL_ADC_ConfigChannel+0x484>)
 8002536:	4013      	ands	r3, r2
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	0691      	lsls	r1, r2, #26
 800253e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002540:	430a      	orrs	r2, r1
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800254c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800254e:	e06d      	b.n	800262c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002556:	4b8d      	ldr	r3, [pc, #564]	; (800278c <HAL_ADC_ConfigChannel+0x484>)
 8002558:	4013      	ands	r3, r2
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	0691      	lsls	r1, r2, #26
 8002560:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002562:	430a      	orrs	r2, r1
 8002564:	431a      	orrs	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800256e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002570:	e05c      	b.n	800262c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002578:	4b84      	ldr	r3, [pc, #528]	; (800278c <HAL_ADC_ConfigChannel+0x484>)
 800257a:	4013      	ands	r3, r2
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	0691      	lsls	r1, r2, #26
 8002582:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002584:	430a      	orrs	r2, r1
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002590:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002592:	e04b      	b.n	800262c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	069b      	lsls	r3, r3, #26
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d107      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025b6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	069b      	lsls	r3, r3, #26
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d107      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025da:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	069b      	lsls	r3, r3, #26
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d107      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025fe:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002606:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	069b      	lsls	r3, r3, #26
 8002610:	429a      	cmp	r2, r3
 8002612:	d10a      	bne.n	800262a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002622:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002624:	e001      	b.n	800262a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002626:	bf00      	nop
 8002628:	e000      	b.n	800262c <HAL_ADC_ConfigChannel+0x324>
      break;
 800262a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d108      	bne.n	800264c <HAL_ADC_ConfigChannel+0x344>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b01      	cmp	r3, #1
 8002646:	d101      	bne.n	800264c <HAL_ADC_ConfigChannel+0x344>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <HAL_ADC_ConfigChannel+0x346>
 800264c:	2300      	movs	r3, #0
 800264e:	2b00      	cmp	r3, #0
 8002650:	f040 810b 	bne.w	800286a <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d00f      	beq.n	800267c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2201      	movs	r2, #1
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	400a      	ands	r2, r1
 8002676:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800267a:	e049      	b.n	8002710 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2201      	movs	r2, #1
 800268a:	409a      	lsls	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b09      	cmp	r3, #9
 800269c:	d91c      	bls.n	80026d8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6999      	ldr	r1, [r3, #24]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4613      	mov	r3, r2
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4413      	add	r3, r2
 80026ae:	3b1b      	subs	r3, #27
 80026b0:	2207      	movs	r2, #7
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43db      	mvns	r3, r3
 80026b8:	4019      	ands	r1, r3
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6898      	ldr	r0, [r3, #8]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	3b1b      	subs	r3, #27
 80026ca:	fa00 f203 	lsl.w	r2, r0, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	619a      	str	r2, [r3, #24]
 80026d6:	e01b      	b.n	8002710 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6959      	ldr	r1, [r3, #20]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	2207      	movs	r2, #7
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4019      	ands	r1, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6898      	ldr	r0, [r3, #8]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	4613      	mov	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4413      	add	r3, r2
 8002704:	fa00 f203 	lsl.w	r2, r0, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002710:	4b1f      	ldr	r3, [pc, #124]	; (8002790 <HAL_ADC_ConfigChannel+0x488>)
 8002712:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b10      	cmp	r3, #16
 800271a:	d105      	bne.n	8002728 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800271c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002724:	2b00      	cmp	r3, #0
 8002726:	d015      	beq.n	8002754 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800272c:	2b11      	cmp	r3, #17
 800272e:	d105      	bne.n	800273c <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002730:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00b      	beq.n	8002754 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002740:	2b12      	cmp	r3, #18
 8002742:	f040 8092 	bne.w	800286a <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800274e:	2b00      	cmp	r3, #0
 8002750:	f040 808b 	bne.w	800286a <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800275c:	d102      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x45c>
 800275e:	4b0d      	ldr	r3, [pc, #52]	; (8002794 <HAL_ADC_ConfigChannel+0x48c>)
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	e002      	b.n	800276a <HAL_ADC_ConfigChannel+0x462>
 8002764:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002768:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b01      	cmp	r3, #1
 8002776:	d10f      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x490>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b01      	cmp	r3, #1
 8002784:	d108      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x490>
 8002786:	2301      	movs	r3, #1
 8002788:	e007      	b.n	800279a <HAL_ADC_ConfigChannel+0x492>
 800278a:	bf00      	nop
 800278c:	83fff000 	.word	0x83fff000
 8002790:	50000300 	.word	0x50000300
 8002794:	50000100 	.word	0x50000100
 8002798:	2300      	movs	r3, #0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d150      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800279e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d010      	beq.n	80027c6 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x4b8>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x4b8>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_ADC_ConfigChannel+0x4ba>
 80027c0:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d13c      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b10      	cmp	r3, #16
 80027cc:	d11d      	bne.n	800280a <HAL_ADC_ConfigChannel+0x502>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027d6:	d118      	bne.n	800280a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80027d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027e2:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027e4:	4b27      	ldr	r3, [pc, #156]	; (8002884 <HAL_ADC_ConfigChannel+0x57c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a27      	ldr	r2, [pc, #156]	; (8002888 <HAL_ADC_ConfigChannel+0x580>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	0c9a      	lsrs	r2, r3, #18
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027fa:	e002      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3b01      	subs	r3, #1
 8002800:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1f9      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002808:	e02e      	b.n	8002868 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2b11      	cmp	r3, #17
 8002810:	d10b      	bne.n	800282a <HAL_ADC_ConfigChannel+0x522>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281a:	d106      	bne.n	800282a <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800281c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002824:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002826:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002828:	e01e      	b.n	8002868 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b12      	cmp	r3, #18
 8002830:	d11a      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002832:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800283a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800283c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800283e:	e013      	b.n	8002868 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002844:	f043 0220 	orr.w	r2, r3, #32
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002852:	e00a      	b.n	800286a <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002866:	e000      	b.n	800286a <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002868:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002872:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002876:	4618      	mov	r0, r3
 8002878:	376c      	adds	r7, #108	; 0x6c
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000000 	.word	0x20000000
 8002888:	431bde83 	.word	0x431bde83

0800288c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800288c:	b480      	push	{r7}
 800288e:	b099      	sub	sp, #100	; 0x64
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a4:	d102      	bne.n	80028ac <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80028a6:	4b5a      	ldr	r3, [pc, #360]	; (8002a10 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	e002      	b.n	80028b2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80028ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028b0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0a2      	b.n	8002a02 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d101      	bne.n	80028ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028c6:	2302      	movs	r3, #2
 80028c8:	e09b      	b.n	8002a02 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d17f      	bne.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d179      	bne.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ec:	4b49      	ldr	r3, [pc, #292]	; (8002a14 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80028ee:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d040      	beq.n	800297a <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80028f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	6859      	ldr	r1, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800290a:	035b      	lsls	r3, r3, #13
 800290c:	430b      	orrs	r3, r1
 800290e:	431a      	orrs	r2, r3
 8002910:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002912:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d108      	bne.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002930:	2301      	movs	r3, #1
 8002932:	e000      	b.n	8002936 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002934:	2300      	movs	r3, #0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d15c      	bne.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	2b01      	cmp	r3, #1
 8002944:	d107      	bne.n	8002956 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d101      	bne.n	8002956 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002956:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002958:	2b00      	cmp	r3, #0
 800295a:	d14b      	bne.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800295c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002964:	f023 030f 	bic.w	r3, r3, #15
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	6811      	ldr	r1, [r2, #0]
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	6892      	ldr	r2, [r2, #8]
 8002970:	430a      	orrs	r2, r1
 8002972:	431a      	orrs	r2, r3
 8002974:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002976:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002978:	e03c      	b.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800297a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002982:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002984:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 0303 	and.w	r3, r3, #3
 8002990:	2b01      	cmp	r3, #1
 8002992:	d108      	bne.n	80029a6 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80029a6:	2300      	movs	r3, #0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d123      	bne.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d107      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80029c4:	2301      	movs	r3, #1
 80029c6:	e000      	b.n	80029ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80029c8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d112      	bne.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80029ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029d6:	f023 030f 	bic.w	r3, r3, #15
 80029da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029dc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029de:	e009      	b.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f043 0220 	orr.w	r2, r3, #32
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029f2:	e000      	b.n	80029f6 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029f4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80029fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002a02:	4618      	mov	r0, r3
 8002a04:	3764      	adds	r7, #100	; 0x64
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	50000100 	.word	0x50000100
 8002a14:	50000300 	.word	0x50000300

08002a18 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d126      	bne.n	8002a80 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d115      	bne.n	8002a78 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d111      	bne.n	8002a78 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d105      	bne.n	8002a78 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7fe feeb 	bl	8001854 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002a7e:	e004      	b.n	8002a8a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f7fe fee1 	bl	8001868 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aba:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002acc:	f043 0204 	orr.w	r2, r3, #4
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7fe fedb 	bl	8001890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d108      	bne.n	8002b10 <ADC_Enable+0x2c>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d101      	bne.n	8002b10 <ADC_Enable+0x2c>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e000      	b.n	8002b12 <ADC_Enable+0x2e>
 8002b10:	2300      	movs	r3, #0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d143      	bne.n	8002b9e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	4b22      	ldr	r3, [pc, #136]	; (8002ba8 <ADC_Enable+0xc4>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00d      	beq.n	8002b40 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f043 0210 	orr.w	r2, r3, #16
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b34:	f043 0201 	orr.w	r2, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e02f      	b.n	8002ba0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002b50:	f7fe fe50 	bl	80017f4 <HAL_GetTick>
 8002b54:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b56:	e01b      	b.n	8002b90 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b58:	f7fe fe4c 	bl	80017f4 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d914      	bls.n	8002b90 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d00d      	beq.n	8002b90 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	f043 0210 	orr.w	r2, r3, #16
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e007      	b.n	8002ba0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d1dc      	bne.n	8002b58 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	8000003f 	.word	0x8000003f

08002bac <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d108      	bne.n	8002bd8 <ADC_Disable+0x2c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <ADC_Disable+0x2c>
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e000      	b.n	8002bda <ADC_Disable+0x2e>
 8002bd8:	2300      	movs	r3, #0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d047      	beq.n	8002c6e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 030d 	and.w	r3, r3, #13
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d10f      	bne.n	8002c0c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0202 	orr.w	r2, r2, #2
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2203      	movs	r2, #3
 8002c02:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002c04:	f7fe fdf6 	bl	80017f4 <HAL_GetTick>
 8002c08:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c0a:	e029      	b.n	8002c60 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	f043 0210 	orr.w	r2, r3, #16
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1c:	f043 0201 	orr.w	r2, r3, #1
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e023      	b.n	8002c70 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c28:	f7fe fde4 	bl	80017f4 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d914      	bls.n	8002c60 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d10d      	bne.n	8002c60 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	f043 0210 	orr.w	r2, r3, #16
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c54:	f043 0201 	orr.w	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e007      	b.n	8002c70 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d0dc      	beq.n	8002c28 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e0ed      	b.n	8002e66 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d102      	bne.n	8002c9c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fd ff5e 	bl	8000b58 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cac:	f7fe fda2 	bl	80017f4 <HAL_GetTick>
 8002cb0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002cb2:	e012      	b.n	8002cda <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cb4:	f7fe fd9e 	bl	80017f4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b0a      	cmp	r3, #10
 8002cc0:	d90b      	bls.n	8002cda <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2205      	movs	r2, #5
 8002cd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e0c5      	b.n	8002e66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0e5      	beq.n	8002cb4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0202 	bic.w	r2, r2, #2
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cf8:	f7fe fd7c 	bl	80017f4 <HAL_GetTick>
 8002cfc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002cfe:	e012      	b.n	8002d26 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d00:	f7fe fd78 	bl	80017f4 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b0a      	cmp	r3, #10
 8002d0c:	d90b      	bls.n	8002d26 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2205      	movs	r2, #5
 8002d1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e09f      	b.n	8002e66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1e5      	bne.n	8002d00 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	7e1b      	ldrb	r3, [r3, #24]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d108      	bne.n	8002d4e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	e007      	b.n	8002d5e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7e5b      	ldrb	r3, [r3, #25]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d108      	bne.n	8002d78 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	e007      	b.n	8002d88 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	7e9b      	ldrb	r3, [r3, #26]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d108      	bne.n	8002da2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0220 	orr.w	r2, r2, #32
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	e007      	b.n	8002db2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 0220 	bic.w	r2, r2, #32
 8002db0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	7edb      	ldrb	r3, [r3, #27]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d108      	bne.n	8002dcc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0210 	bic.w	r2, r2, #16
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	e007      	b.n	8002ddc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f042 0210 	orr.w	r2, r2, #16
 8002dda:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	7f1b      	ldrb	r3, [r3, #28]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d108      	bne.n	8002df6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0208 	orr.w	r2, r2, #8
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	e007      	b.n	8002e06 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0208 	bic.w	r2, r2, #8
 8002e04:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7f5b      	ldrb	r3, [r3, #29]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d108      	bne.n	8002e20 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f042 0204 	orr.w	r2, r2, #4
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	e007      	b.n	8002e30 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0204 	bic.w	r2, r2, #4
 8002e2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	ea42 0103 	orr.w	r1, r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	1e5a      	subs	r2, r3, #1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
	...

08002e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ea2:	4a04      	ldr	r2, [pc, #16]	; (8002eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	60d3      	str	r3, [r2, #12]
}
 8002ea8:	bf00      	nop
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ebc:	4b04      	ldr	r3, [pc, #16]	; (8002ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	0a1b      	lsrs	r3, r3, #8
 8002ec2:	f003 0307 	and.w	r3, r3, #7
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	db0b      	blt.n	8002efe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	f003 021f 	and.w	r2, r3, #31
 8002eec:	4907      	ldr	r1, [pc, #28]	; (8002f0c <__NVIC_EnableIRQ+0x38>)
 8002eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef2:	095b      	lsrs	r3, r3, #5
 8002ef4:	2001      	movs	r0, #1
 8002ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8002efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	e000e100 	.word	0xe000e100

08002f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	6039      	str	r1, [r7, #0]
 8002f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	db0a      	blt.n	8002f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	490c      	ldr	r1, [pc, #48]	; (8002f5c <__NVIC_SetPriority+0x4c>)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	0112      	lsls	r2, r2, #4
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	440b      	add	r3, r1
 8002f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f38:	e00a      	b.n	8002f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	4908      	ldr	r1, [pc, #32]	; (8002f60 <__NVIC_SetPriority+0x50>)
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	3b04      	subs	r3, #4
 8002f48:	0112      	lsls	r2, r2, #4
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	761a      	strb	r2, [r3, #24]
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	e000e100 	.word	0xe000e100
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	; 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f1c3 0307 	rsb	r3, r3, #7
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	bf28      	it	cs
 8002f82:	2304      	movcs	r3, #4
 8002f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d902      	bls.n	8002f94 <NVIC_EncodePriority+0x30>
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3b03      	subs	r3, #3
 8002f92:	e000      	b.n	8002f96 <NVIC_EncodePriority+0x32>
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	f04f 32ff 	mov.w	r2, #4294967295
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43da      	mvns	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fac:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	43d9      	mvns	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fbc:	4313      	orrs	r3, r2
         );
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3724      	adds	r7, #36	; 0x24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
	...

08002fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fdc:	d301      	bcc.n	8002fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e00f      	b.n	8003002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fe2:	4a0a      	ldr	r2, [pc, #40]	; (800300c <SysTick_Config+0x40>)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fea:	210f      	movs	r1, #15
 8002fec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff0:	f7ff ff8e 	bl	8002f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff4:	4b05      	ldr	r3, [pc, #20]	; (800300c <SysTick_Config+0x40>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ffa:	4b04      	ldr	r3, [pc, #16]	; (800300c <SysTick_Config+0x40>)
 8002ffc:	2207      	movs	r2, #7
 8002ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	e000e010 	.word	0xe000e010

08003010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff29 	bl	8002e70 <__NVIC_SetPriorityGrouping>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b086      	sub	sp, #24
 800302a:	af00      	add	r7, sp, #0
 800302c:	4603      	mov	r3, r0
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
 8003032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003038:	f7ff ff3e 	bl	8002eb8 <__NVIC_GetPriorityGrouping>
 800303c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68b9      	ldr	r1, [r7, #8]
 8003042:	6978      	ldr	r0, [r7, #20]
 8003044:	f7ff ff8e 	bl	8002f64 <NVIC_EncodePriority>
 8003048:	4602      	mov	r2, r0
 800304a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff ff5d 	bl	8002f10 <__NVIC_SetPriority>
}
 8003056:	bf00      	nop
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ff31 	bl	8002ed4 <__NVIC_EnableIRQ>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff ffa2 	bl	8002fcc <SysTick_Config>
 8003088:	4603      	mov	r3, r0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e037      	b.n	8003118 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80030be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80030c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80030cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f98c 	bl	8003418 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}  
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_DMA_Start_IT+0x20>
 800313c:	2302      	movs	r3, #2
 800313e:	e04a      	b.n	80031d6 <HAL_DMA_Start_IT+0xb6>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800314e:	2b01      	cmp	r3, #1
 8003150:	d13a      	bne.n	80031c8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2202      	movs	r2, #2
 8003156:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	68b9      	ldr	r1, [r7, #8]
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f91f 	bl	80033ba <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	2b00      	cmp	r3, #0
 8003182:	d008      	beq.n	8003196 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 020e 	orr.w	r2, r2, #14
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	e00f      	b.n	80031b6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 020a 	orr.w	r2, r2, #10
 80031a4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0204 	bic.w	r2, r2, #4
 80031b4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 0201 	orr.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	e005      	b.n	80031d4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80031d0:	2302      	movs	r3, #2
 80031d2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80031d4:	7dfb      	ldrb	r3, [r7, #23]
} 
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031de:	b580      	push	{r7, lr}
 80031e0:	b084      	sub	sp, #16
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d005      	beq.n	8003200 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2204      	movs	r2, #4
 80031f8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	e027      	b.n	8003250 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 020e 	bic.w	r2, r2, #14
 800320e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0201 	bic.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f202 	lsl.w	r2, r1, r2
 800322e:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003244:	2b00      	cmp	r3, #0
 8003246:	d003      	beq.n	8003250 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	4798      	blx	r3
    } 
  }
  return status;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	2204      	movs	r2, #4
 8003278:	409a      	lsls	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d024      	beq.n	80032cc <HAL_DMA_IRQHandler+0x72>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01f      	beq.n	80032cc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b00      	cmp	r3, #0
 8003298:	d107      	bne.n	80032aa <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0204 	bic.w	r2, r2, #4
 80032a8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b2:	2104      	movs	r1, #4
 80032b4:	fa01 f202 	lsl.w	r2, r1, r2
 80032b8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d06a      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	e065      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	2202      	movs	r2, #2
 80032d2:	409a      	lsls	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02c      	beq.n	8003336 <HAL_DMA_IRQHandler+0xdc>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d027      	beq.n	8003336 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10b      	bne.n	800330c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 020a 	bic.w	r2, r2, #10
 8003302:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003314:	2102      	movs	r1, #2
 8003316:	fa01 f202 	lsl.w	r2, r1, r2
 800331a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	2b00      	cmp	r3, #0
 800332a:	d035      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003334:	e030      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	2208      	movs	r2, #8
 800333c:	409a      	lsls	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4013      	ands	r3, r2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d028      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d023      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 020e 	bic.w	r2, r2, #14
 800335e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003368:	2101      	movs	r1, #1
 800336a:	fa01 f202 	lsl.w	r2, r1, r2
 800336e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	2b00      	cmp	r3, #0
 800338c:	d004      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	4798      	blx	r3
    }
  }
}  
 8003396:	e7ff      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
 8003398:	bf00      	nop
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b085      	sub	sp, #20
 80033be:	af00      	add	r7, sp, #0
 80033c0:	60f8      	str	r0, [r7, #12]
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d0:	2101      	movs	r1, #1
 80033d2:	fa01 f202 	lsl.w	r2, r1, r2
 80033d6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2b10      	cmp	r3, #16
 80033e6:	d108      	bne.n	80033fa <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033f8:	e007      	b.n	800340a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	60da      	str	r2, [r3, #12]
}
 800340a:	bf00      	nop
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
	...

08003418 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	461a      	mov	r2, r3
 8003426:	4b09      	ldr	r3, [pc, #36]	; (800344c <DMA_CalcBaseAndBitshift+0x34>)
 8003428:	4413      	add	r3, r2
 800342a:	4a09      	ldr	r2, [pc, #36]	; (8003450 <DMA_CalcBaseAndBitshift+0x38>)
 800342c:	fba2 2303 	umull	r2, r3, r2, r3
 8003430:	091b      	lsrs	r3, r3, #4
 8003432:	009a      	lsls	r2, r3, #2
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a06      	ldr	r2, [pc, #24]	; (8003454 <DMA_CalcBaseAndBitshift+0x3c>)
 800343c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	bffdfff8 	.word	0xbffdfff8
 8003450:	cccccccd 	.word	0xcccccccd
 8003454:	40020000 	.word	0x40020000

08003458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003466:	e14e      	b.n	8003706 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	2101      	movs	r1, #1
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	fa01 f303 	lsl.w	r3, r1, r3
 8003474:	4013      	ands	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8140 	beq.w	8003700 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 0303 	and.w	r3, r3, #3
 8003488:	2b01      	cmp	r3, #1
 800348a:	d005      	beq.n	8003498 <HAL_GPIO_Init+0x40>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d130      	bne.n	80034fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	2203      	movs	r2, #3
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43db      	mvns	r3, r3
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4013      	ands	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4313      	orrs	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034ce:	2201      	movs	r2, #1
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4013      	ands	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	f003 0201 	and.w	r2, r3, #1
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	2b03      	cmp	r3, #3
 8003504:	d017      	beq.n	8003536 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	2203      	movs	r2, #3
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	4013      	ands	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	2b02      	cmp	r3, #2
 8003540:	d123      	bne.n	800358a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	08da      	lsrs	r2, r3, #3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3208      	adds	r2, #8
 800354a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800354e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	220f      	movs	r2, #15
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43db      	mvns	r3, r3
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	4013      	ands	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	691a      	ldr	r2, [r3, #16]
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	fa02 f303 	lsl.w	r3, r2, r3
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	08da      	lsrs	r2, r3, #3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3208      	adds	r2, #8
 8003584:	6939      	ldr	r1, [r7, #16]
 8003586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	2203      	movs	r2, #3
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43db      	mvns	r3, r3
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4013      	ands	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 0203 	and.w	r2, r3, #3
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	693a      	ldr	r2, [r7, #16]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 809a 	beq.w	8003700 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035cc:	4b55      	ldr	r3, [pc, #340]	; (8003724 <HAL_GPIO_Init+0x2cc>)
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	4a54      	ldr	r2, [pc, #336]	; (8003724 <HAL_GPIO_Init+0x2cc>)
 80035d2:	f043 0301 	orr.w	r3, r3, #1
 80035d6:	6193      	str	r3, [r2, #24]
 80035d8:	4b52      	ldr	r3, [pc, #328]	; (8003724 <HAL_GPIO_Init+0x2cc>)
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035e4:	4a50      	ldr	r2, [pc, #320]	; (8003728 <HAL_GPIO_Init+0x2d0>)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	089b      	lsrs	r3, r3, #2
 80035ea:	3302      	adds	r3, #2
 80035ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f003 0303 	and.w	r3, r3, #3
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	220f      	movs	r2, #15
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4013      	ands	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800360e:	d013      	beq.n	8003638 <HAL_GPIO_Init+0x1e0>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a46      	ldr	r2, [pc, #280]	; (800372c <HAL_GPIO_Init+0x2d4>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d00d      	beq.n	8003634 <HAL_GPIO_Init+0x1dc>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a45      	ldr	r2, [pc, #276]	; (8003730 <HAL_GPIO_Init+0x2d8>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d007      	beq.n	8003630 <HAL_GPIO_Init+0x1d8>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a44      	ldr	r2, [pc, #272]	; (8003734 <HAL_GPIO_Init+0x2dc>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d101      	bne.n	800362c <HAL_GPIO_Init+0x1d4>
 8003628:	2303      	movs	r3, #3
 800362a:	e006      	b.n	800363a <HAL_GPIO_Init+0x1e2>
 800362c:	2305      	movs	r3, #5
 800362e:	e004      	b.n	800363a <HAL_GPIO_Init+0x1e2>
 8003630:	2302      	movs	r3, #2
 8003632:	e002      	b.n	800363a <HAL_GPIO_Init+0x1e2>
 8003634:	2301      	movs	r3, #1
 8003636:	e000      	b.n	800363a <HAL_GPIO_Init+0x1e2>
 8003638:	2300      	movs	r3, #0
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	f002 0203 	and.w	r2, r2, #3
 8003640:	0092      	lsls	r2, r2, #2
 8003642:	4093      	lsls	r3, r2
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	4313      	orrs	r3, r2
 8003648:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800364a:	4937      	ldr	r1, [pc, #220]	; (8003728 <HAL_GPIO_Init+0x2d0>)
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	089b      	lsrs	r3, r3, #2
 8003650:	3302      	adds	r3, #2
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003658:	4b37      	ldr	r3, [pc, #220]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	43db      	mvns	r3, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800367c:	4a2e      	ldr	r2, [pc, #184]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003682:	4b2d      	ldr	r3, [pc, #180]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	43db      	mvns	r3, r3
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036a6:	4a24      	ldr	r2, [pc, #144]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ac:	4b22      	ldr	r3, [pc, #136]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80036d0:	4a19      	ldr	r2, [pc, #100]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036d6:	4b18      	ldr	r3, [pc, #96]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	43db      	mvns	r3, r3
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	4013      	ands	r3, r2
 80036e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80036fa:	4a0f      	ldr	r2, [pc, #60]	; (8003738 <HAL_GPIO_Init+0x2e0>)
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	3301      	adds	r3, #1
 8003704:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	fa22 f303 	lsr.w	r3, r2, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	f47f aea9 	bne.w	8003468 <HAL_GPIO_Init+0x10>
  }
}
 8003716:	bf00      	nop
 8003718:	bf00      	nop
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	40021000 	.word	0x40021000
 8003728:	40010000 	.word	0x40010000
 800372c:	48000400 	.word	0x48000400
 8003730:	48000800 	.word	0x48000800
 8003734:	48000c00 	.word	0x48000c00
 8003738:	40010400 	.word	0x40010400

0800373c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	807b      	strh	r3, [r7, #2]
 8003748:	4613      	mov	r3, r2
 800374a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800374c:	787b      	ldrb	r3, [r7, #1]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003752:	887a      	ldrh	r2, [r7, #2]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003758:	e002      	b.n	8003760 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800375a:	887a      	ldrh	r2, [r7, #2]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e081      	b.n	8003882 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d106      	bne.n	8003798 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7fd fb20 	bl	8000dd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2224      	movs	r2, #36	; 0x24
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d107      	bne.n	80037e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037e2:	609a      	str	r2, [r3, #8]
 80037e4:	e006      	b.n	80037f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80037f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d104      	bne.n	8003806 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003804:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	6812      	ldr	r2, [r2, #0]
 8003810:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003814:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003818:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003828:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69d9      	ldr	r1, [r3, #28]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1a      	ldr	r2, [r3, #32]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2220      	movs	r2, #32
 800386e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d005      	beq.n	80038b6 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	68f9      	ldr	r1, [r7, #12]
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	4798      	blx	r3
  }
}
 80038b6:	bf00      	nop
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b086      	sub	sp, #24
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	0a1b      	lsrs	r3, r3, #8
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d010      	beq.n	8003904 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	09db      	lsrs	r3, r3, #7
 80038e6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00a      	beq.n	8003904 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f2:	f043 0201 	orr.w	r2, r3, #1
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003902:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	0a9b      	lsrs	r3, r3, #10
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	d010      	beq.n	8003932 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	09db      	lsrs	r3, r3, #7
 8003914:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00a      	beq.n	8003932 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003920:	f043 0208 	orr.w	r2, r3, #8
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003930:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	0a5b      	lsrs	r3, r3, #9
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d010      	beq.n	8003960 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	09db      	lsrs	r3, r3, #7
 8003942:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00a      	beq.n	8003960 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	f043 0202 	orr.w	r2, r3, #2
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800395e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003964:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 030b 	and.w	r3, r3, #11
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003970:	68f9      	ldr	r1, [r7, #12]
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 fb8a 	bl	800408c <I2C_ITError>
  }
}
 8003978:	bf00      	nop
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	70fb      	strb	r3, [r7, #3]
 80039b4:	4613      	mov	r3, r2
 80039b6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a10:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <I2C_Slave_ISR_IT+0x24>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e0ec      	b.n	8003bfe <I2C_Slave_ISR_IT+0x1fe>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d009      	beq.n	8003a4c <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003a44:	6939      	ldr	r1, [r7, #16]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f9c0 	bl	8003dcc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	091b      	lsrs	r3, r3, #4
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d04d      	beq.n	8003af4 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	091b      	lsrs	r3, r3, #4
 8003a5c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d047      	beq.n	8003af4 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d128      	bne.n	8003ac0 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b28      	cmp	r3, #40	; 0x28
 8003a78:	d108      	bne.n	8003a8c <I2C_Slave_ISR_IT+0x8c>
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a80:	d104      	bne.n	8003a8c <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003a82:	6939      	ldr	r1, [r7, #16]
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 faab 	bl	8003fe0 <I2C_ITListenCplt>
 8003a8a:	e032      	b.n	8003af2 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b29      	cmp	r3, #41	; 0x29
 8003a96:	d10e      	bne.n	8003ab6 <I2C_Slave_ISR_IT+0xb6>
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a9e:	d00a      	beq.n	8003ab6 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2210      	movs	r2, #16
 8003aa6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fbe6 	bl	800427a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 f92d 	bl	8003d0e <I2C_ITSlaveSeqCplt>
 8003ab4:	e01d      	b.n	8003af2 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2210      	movs	r2, #16
 8003abc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003abe:	e096      	b.n	8003bee <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003acc:	f043 0204 	orr.w	r2, r3, #4
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d004      	beq.n	8003ae4 <I2C_Slave_ISR_IT+0xe4>
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ae0:	f040 8085 	bne.w	8003bee <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae8:	4619      	mov	r1, r3
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 face 	bl	800408c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003af0:	e07d      	b.n	8003bee <I2C_Slave_ISR_IT+0x1ee>
 8003af2:	e07c      	b.n	8003bee <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	089b      	lsrs	r3, r3, #2
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d030      	beq.n	8003b62 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	089b      	lsrs	r3, r3, #2
 8003b04:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d02a      	beq.n	8003b62 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d018      	beq.n	8003b48 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b28:	1c5a      	adds	r2, r3, #1
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d14f      	bne.n	8003bf2 <I2C_Slave_ISR_IT+0x1f2>
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b58:	d04b      	beq.n	8003bf2 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 f8d7 	bl	8003d0e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003b60:	e047      	b.n	8003bf2 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	08db      	lsrs	r3, r3, #3
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00a      	beq.n	8003b84 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	08db      	lsrs	r3, r3, #3
 8003b72:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d004      	beq.n	8003b84 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003b7a:	6939      	ldr	r1, [r7, #16]
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f842 	bl	8003c06 <I2C_ITAddrCplt>
 8003b82:	e037      	b.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	085b      	lsrs	r3, r3, #1
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d031      	beq.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	085b      	lsrs	r3, r3, #1
 8003b94:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d02b      	beq.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d018      	beq.n	8003bd8 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003baa:	781a      	ldrb	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	851a      	strh	r2, [r3, #40]	; 0x28
 8003bd6:	e00d      	b.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bde:	d002      	beq.n	8003be6 <I2C_Slave_ISR_IT+0x1e6>
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f891 	bl	8003d0e <I2C_ITSlaveSeqCplt>
 8003bec:	e002      	b.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003bee:	bf00      	nop
 8003bf0:	e000      	b.n	8003bf4 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003bf2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c1c:	2b28      	cmp	r3, #40	; 0x28
 8003c1e:	d16a      	bne.n	8003cf6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	0c1b      	lsrs	r3, r3, #16
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	0c1b      	lsrs	r3, r3, #16
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003c3e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c4c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003c5a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d138      	bne.n	8003cd6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003c64:	897b      	ldrh	r3, [r7, #10]
 8003c66:	09db      	lsrs	r3, r3, #7
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	89bb      	ldrh	r3, [r7, #12]
 8003c6c:	4053      	eors	r3, r2
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	f003 0306 	and.w	r3, r3, #6
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d11c      	bne.n	8003cb2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003c78:	897b      	ldrh	r3, [r7, #10]
 8003c7a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d13b      	bne.n	8003d06 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2208      	movs	r2, #8
 8003c9a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ca4:	89ba      	ldrh	r2, [r7, #12]
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	4619      	mov	r1, r3
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff fe7c 	bl	80039a8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cb0:	e029      	b.n	8003d06 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003cb2:	893b      	ldrh	r3, [r7, #8]
 8003cb4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 fb1f 	bl	80042fe <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003cc8:	89ba      	ldrh	r2, [r7, #12]
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	4619      	mov	r1, r3
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7ff fe6a 	bl	80039a8 <HAL_I2C_AddrCallback>
}
 8003cd4:	e017      	b.n	8003d06 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003cd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fb0f 	bl	80042fe <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ce8:	89ba      	ldrh	r2, [r7, #12]
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	4619      	mov	r1, r3
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7ff fe5a 	bl	80039a8 <HAL_I2C_AddrCallback>
}
 8003cf4:	e007      	b.n	8003d06 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003d06:	bf00      	nop
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	0b9b      	lsrs	r3, r3, #14
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d008      	beq.n	8003d44 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e00d      	b.n	8003d60 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	0bdb      	lsrs	r3, r3, #15
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d5e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b29      	cmp	r3, #41	; 0x29
 8003d6a:	d112      	bne.n	8003d92 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2228      	movs	r2, #40	; 0x28
 8003d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2221      	movs	r2, #33	; 0x21
 8003d78:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 fabe 	bl	80042fe <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7ff fdf8 	bl	8003980 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003d90:	e017      	b.n	8003dc2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d9c:	d111      	bne.n	8003dc2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2228      	movs	r2, #40	; 0x28
 8003da2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2222      	movs	r2, #34	; 0x22
 8003daa:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003dac:	2102      	movs	r1, #2
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 faa5 	bl	80042fe <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff fde9 	bl	8003994 <HAL_I2C_SlaveRxCpltCallback>
}
 8003dc2:	bf00      	nop
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2220      	movs	r2, #32
 8003df0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	2b21      	cmp	r3, #33	; 0x21
 8003df6:	d002      	beq.n	8003dfe <I2C_ITSlaveCplt+0x32>
 8003df8:	7bfb      	ldrb	r3, [r7, #15]
 8003dfa:	2b29      	cmp	r3, #41	; 0x29
 8003dfc:	d108      	bne.n	8003e10 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003dfe:	f248 0101 	movw	r1, #32769	; 0x8001
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fa7b 	bl	80042fe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2221      	movs	r2, #33	; 0x21
 8003e0c:	631a      	str	r2, [r3, #48]	; 0x30
 8003e0e:	e00d      	b.n	8003e2c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e10:	7bfb      	ldrb	r3, [r7, #15]
 8003e12:	2b22      	cmp	r3, #34	; 0x22
 8003e14:	d002      	beq.n	8003e1c <I2C_ITSlaveCplt+0x50>
 8003e16:	7bfb      	ldrb	r3, [r7, #15]
 8003e18:	2b2a      	cmp	r3, #42	; 0x2a
 8003e1a:	d107      	bne.n	8003e2c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003e1c:	f248 0102 	movw	r1, #32770	; 0x8002
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 fa6c 	bl	80042fe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2222      	movs	r2, #34	; 0x22
 8003e2a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e3a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6859      	ldr	r1, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	4b64      	ldr	r3, [pc, #400]	; (8003fd8 <I2C_ITSlaveCplt+0x20c>)
 8003e48:	400b      	ands	r3, r1
 8003e4a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 fa14 	bl	800427a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	0b9b      	lsrs	r3, r3, #14
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d013      	beq.n	8003e86 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e6c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d020      	beq.n	8003eb8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e84:	e018      	b.n	8003eb8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	0bdb      	lsrs	r3, r3, #15
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d012      	beq.n	8003eb8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ea0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d006      	beq.n	8003eb8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	089b      	lsrs	r3, r3, #2
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d020      	beq.n	8003f06 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	f023 0304 	bic.w	r3, r3, #4
 8003eca:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00c      	beq.n	8003f06 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d005      	beq.n	8003f1c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f14:	f043 0204 	orr.w	r2, r3, #4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d010      	beq.n	8003f54 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	4619      	mov	r1, r3
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f8a7 	bl	800408c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b28      	cmp	r3, #40	; 0x28
 8003f48:	d141      	bne.n	8003fce <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f4a:	6979      	ldr	r1, [r7, #20]
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f847 	bl	8003fe0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f52:	e03c      	b.n	8003fce <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f5c:	d014      	beq.n	8003f88 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff fed5 	bl	8003d0e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a1d      	ldr	r2, [pc, #116]	; (8003fdc <I2C_ITSlaveCplt+0x210>)
 8003f68:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff fd1f 	bl	80039c4 <HAL_I2C_ListenCpltCallback>
}
 8003f86:	e022      	b.n	8003fce <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b22      	cmp	r3, #34	; 0x22
 8003f92:	d10e      	bne.n	8003fb2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff fcf2 	bl	8003994 <HAL_I2C_SlaveRxCpltCallback>
}
 8003fb0:	e00d      	b.n	8003fce <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff fcd9 	bl	8003980 <HAL_I2C_SlaveTxCpltCallback>
}
 8003fce:	bf00      	nop
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	fe00e800 	.word	0xfe00e800
 8003fdc:	ffff0000 	.word	0xffff0000

08003fe0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a26      	ldr	r2, [pc, #152]	; (8004088 <I2C_ITListenCplt+0xa8>)
 8003fee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	089b      	lsrs	r3, r3, #2
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b00      	cmp	r3, #0
 8004016:	d022      	beq.n	800405e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	2b00      	cmp	r3, #0
 8004036:	d012      	beq.n	800405e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800403c:	3b01      	subs	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29a      	uxth	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004056:	f043 0204 	orr.w	r2, r3, #4
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800405e:	f248 0103 	movw	r1, #32771	; 0x8003
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f94b 	bl	80042fe <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2210      	movs	r2, #16
 800406e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff fca3 	bl	80039c4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800407e:	bf00      	nop
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	ffff0000 	.word	0xffff0000

0800408c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800409c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a5d      	ldr	r2, [pc, #372]	; (8004220 <I2C_ITError+0x194>)
 80040aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80040be:	7bfb      	ldrb	r3, [r7, #15]
 80040c0:	2b28      	cmp	r3, #40	; 0x28
 80040c2:	d005      	beq.n	80040d0 <I2C_ITError+0x44>
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b29      	cmp	r3, #41	; 0x29
 80040c8:	d002      	beq.n	80040d0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	2b2a      	cmp	r3, #42	; 0x2a
 80040ce:	d10b      	bne.n	80040e8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80040d0:	2103      	movs	r1, #3
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f913 	bl	80042fe <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2228      	movs	r2, #40	; 0x28
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a50      	ldr	r2, [pc, #320]	; (8004224 <I2C_ITError+0x198>)
 80040e4:	635a      	str	r2, [r3, #52]	; 0x34
 80040e6:	e011      	b.n	800410c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80040e8:	f248 0103 	movw	r1, #32771	; 0x8003
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f906 	bl	80042fe <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b60      	cmp	r3, #96	; 0x60
 80040fc:	d003      	beq.n	8004106 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2220      	movs	r2, #32
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004110:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004116:	2b00      	cmp	r3, #0
 8004118:	d039      	beq.n	800418e <I2C_ITError+0x102>
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b11      	cmp	r3, #17
 800411e:	d002      	beq.n	8004126 <I2C_ITError+0x9a>
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2b21      	cmp	r3, #33	; 0x21
 8004124:	d133      	bne.n	800418e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004130:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004134:	d107      	bne.n	8004146 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004144:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff f928 	bl	80033a0 <HAL_DMA_GetState>
 8004150:	4603      	mov	r3, r0
 8004152:	2b01      	cmp	r3, #1
 8004154:	d017      	beq.n	8004186 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415a:	4a33      	ldr	r2, [pc, #204]	; (8004228 <I2C_ITError+0x19c>)
 800415c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	4618      	mov	r0, r3
 800416c:	f7ff f837 	bl	80031de <HAL_DMA_Abort_IT>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d04d      	beq.n	8004212 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004180:	4610      	mov	r0, r2
 8004182:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004184:	e045      	b.n	8004212 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f850 	bl	800422c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800418c:	e041      	b.n	8004212 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004192:	2b00      	cmp	r3, #0
 8004194:	d039      	beq.n	800420a <I2C_ITError+0x17e>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2b12      	cmp	r3, #18
 800419a:	d002      	beq.n	80041a2 <I2C_ITError+0x116>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b22      	cmp	r3, #34	; 0x22
 80041a0:	d133      	bne.n	800420a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041b0:	d107      	bne.n	80041c2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041c0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff f8ea 	bl	80033a0 <HAL_DMA_GetState>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d017      	beq.n	8004202 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041d6:	4a14      	ldr	r2, [pc, #80]	; (8004228 <I2C_ITError+0x19c>)
 80041d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fff9 	bl	80031de <HAL_DMA_Abort_IT>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d011      	beq.n	8004216 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041fc:	4610      	mov	r0, r2
 80041fe:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004200:	e009      	b.n	8004216 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f812 	bl	800422c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004208:	e005      	b.n	8004216 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f80e 	bl	800422c <I2C_TreatErrorCallback>
  }
}
 8004210:	e002      	b.n	8004218 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004212:	bf00      	nop
 8004214:	e000      	b.n	8004218 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004216:	bf00      	nop
}
 8004218:	bf00      	nop
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	ffff0000 	.word	0xffff0000
 8004224:	08003a01 	.word	0x08003a01
 8004228:	080042c3 	.word	0x080042c3

0800422c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b60      	cmp	r3, #96	; 0x60
 800423e:	d10e      	bne.n	800425e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2220      	movs	r2, #32
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff fbc8 	bl	80039ec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800425c:	e009      	b.n	8004272 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff fbb3 	bl	80039d8 <HAL_I2C_ErrorCallback>
}
 8004272:	bf00      	nop
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b02      	cmp	r3, #2
 800428e:	d103      	bne.n	8004298 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2200      	movs	r2, #0
 8004296:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d007      	beq.n	80042b6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699a      	ldr	r2, [r3, #24]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0201 	orr.w	r2, r2, #1
 80042b4:	619a      	str	r2, [r3, #24]
  }
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d003      	beq.n	80042e0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042dc:	2200      	movs	r2, #0
 80042de:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ec:	2200      	movs	r2, #0
 80042ee:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff ff9b 	bl	800422c <I2C_TreatErrorCallback>
}
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	460b      	mov	r3, r1
 8004308:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800430e:	887b      	ldrh	r3, [r7, #2]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00f      	beq.n	8004338 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800431e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004326:	b2db      	uxtb	r3, r3
 8004328:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800432c:	2b28      	cmp	r3, #40	; 0x28
 800432e:	d003      	beq.n	8004338 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004336:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004338:	887b      	ldrh	r3, [r7, #2]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00f      	beq.n	8004362 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004348:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004350:	b2db      	uxtb	r3, r3
 8004352:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004356:	2b28      	cmp	r3, #40	; 0x28
 8004358:	d003      	beq.n	8004362 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004360:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004362:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004366:	2b00      	cmp	r3, #0
 8004368:	da03      	bge.n	8004372 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004370:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004372:	887b      	ldrh	r3, [r7, #2]
 8004374:	2b10      	cmp	r3, #16
 8004376:	d103      	bne.n	8004380 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800437e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004380:	887b      	ldrh	r3, [r7, #2]
 8004382:	2b20      	cmp	r3, #32
 8004384:	d103      	bne.n	800438e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f043 0320 	orr.w	r3, r3, #32
 800438c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800438e:	887b      	ldrh	r3, [r7, #2]
 8004390:	2b40      	cmp	r3, #64	; 0x40
 8004392:	d103      	bne.n	800439c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800439a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	43da      	mvns	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	400a      	ands	r2, r1
 80043ac:	601a      	str	r2, [r3, #0]
}
 80043ae:	bf00      	nop
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b20      	cmp	r3, #32
 80043ce:	d138      	bne.n	8004442 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d101      	bne.n	80043de <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80043da:	2302      	movs	r3, #2
 80043dc:	e032      	b.n	8004444 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2224      	movs	r2, #36	; 0x24
 80043ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0201 	bic.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800440c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6819      	ldr	r1, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	430a      	orrs	r2, r1
 800441c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	e000      	b.n	8004444 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004442:	2302      	movs	r3, #2
  }
}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b20      	cmp	r3, #32
 8004464:	d139      	bne.n	80044da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004470:	2302      	movs	r3, #2
 8004472:	e033      	b.n	80044dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2224      	movs	r2, #36	; 0x24
 8004480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0201 	bic.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	021b      	lsls	r3, r3, #8
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f042 0201 	orr.w	r2, r2, #1
 80044c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2220      	movs	r2, #32
 80044ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044d6:	2300      	movs	r3, #0
 80044d8:	e000      	b.n	80044dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80044da:	2302      	movs	r3, #2
  }
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3714      	adds	r7, #20
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	1d3b      	adds	r3, r7, #4
 80044f2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044f4:	1d3b      	adds	r3, r7, #4
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	f000 bef4 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004502:	1d3b      	adds	r3, r7, #4
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 816a 	beq.w	80047e6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004512:	4bb3      	ldr	r3, [pc, #716]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b04      	cmp	r3, #4
 800451c:	d00c      	beq.n	8004538 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800451e:	4bb0      	ldr	r3, [pc, #704]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b08      	cmp	r3, #8
 8004528:	d159      	bne.n	80045de <HAL_RCC_OscConfig+0xf6>
 800452a:	4bad      	ldr	r3, [pc, #692]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004536:	d152      	bne.n	80045de <HAL_RCC_OscConfig+0xf6>
 8004538:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800453c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004540:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004544:	fa93 f3a3 	rbit	r3, r3
 8004548:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800454c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004550:	fab3 f383 	clz	r3, r3
 8004554:	b2db      	uxtb	r3, r3
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b01      	cmp	r3, #1
 8004562:	d102      	bne.n	800456a <HAL_RCC_OscConfig+0x82>
 8004564:	4b9e      	ldr	r3, [pc, #632]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	e015      	b.n	8004596 <HAL_RCC_OscConfig+0xae>
 800456a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800456e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004572:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004576:	fa93 f3a3 	rbit	r3, r3
 800457a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800457e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004582:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004586:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800458a:	fa93 f3a3 	rbit	r3, r3
 800458e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004592:	4b93      	ldr	r3, [pc, #588]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004596:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800459a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800459e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80045a2:	fa92 f2a2 	rbit	r2, r2
 80045a6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80045aa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80045ae:	fab2 f282 	clz	r2, r2
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	f042 0220 	orr.w	r2, r2, #32
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	f002 021f 	and.w	r2, r2, #31
 80045be:	2101      	movs	r1, #1
 80045c0:	fa01 f202 	lsl.w	r2, r1, r2
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 810c 	beq.w	80047e4 <HAL_RCC_OscConfig+0x2fc>
 80045cc:	1d3b      	adds	r3, r7, #4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f040 8106 	bne.w	80047e4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	f000 be86 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045de:	1d3b      	adds	r3, r7, #4
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e8:	d106      	bne.n	80045f8 <HAL_RCC_OscConfig+0x110>
 80045ea:	4b7d      	ldr	r3, [pc, #500]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a7c      	ldr	r2, [pc, #496]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80045f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	e030      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 80045f8:	1d3b      	adds	r3, r7, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_RCC_OscConfig+0x134>
 8004602:	4b77      	ldr	r3, [pc, #476]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a76      	ldr	r2, [pc, #472]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004608:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	4b74      	ldr	r3, [pc, #464]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a73      	ldr	r2, [pc, #460]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004614:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e01e      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 800461c:	1d3b      	adds	r3, r7, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004626:	d10c      	bne.n	8004642 <HAL_RCC_OscConfig+0x15a>
 8004628:	4b6d      	ldr	r3, [pc, #436]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a6c      	ldr	r2, [pc, #432]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800462e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	4b6a      	ldr	r3, [pc, #424]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a69      	ldr	r2, [pc, #420]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800463a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	e00b      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 8004642:	4b67      	ldr	r3, [pc, #412]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a66      	ldr	r2, [pc, #408]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	4b64      	ldr	r3, [pc, #400]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a63      	ldr	r2, [pc, #396]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004654:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004658:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800465a:	4b61      	ldr	r3, [pc, #388]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800465c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465e:	f023 020f 	bic.w	r2, r3, #15
 8004662:	1d3b      	adds	r3, r7, #4
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	495d      	ldr	r1, [pc, #372]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800466a:	4313      	orrs	r3, r2
 800466c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800466e:	1d3b      	adds	r3, r7, #4
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d059      	beq.n	800472c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004678:	f7fd f8bc 	bl	80017f4 <HAL_GetTick>
 800467c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004680:	e00a      	b.n	8004698 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004682:	f7fd f8b7 	bl	80017f4 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b64      	cmp	r3, #100	; 0x64
 8004690:	d902      	bls.n	8004698 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	f000 be29 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800469c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80046ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b0:	fab3 f383 	clz	r3, r3
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d102      	bne.n	80046ca <HAL_RCC_OscConfig+0x1e2>
 80046c4:	4b46      	ldr	r3, [pc, #280]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	e015      	b.n	80046f6 <HAL_RCC_OscConfig+0x20e>
 80046ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046ce:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80046d6:	fa93 f3a3 	rbit	r3, r3
 80046da:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80046de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046e2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80046e6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80046ea:	fa93 f3a3 	rbit	r3, r3
 80046ee:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80046f2:	4b3b      	ldr	r3, [pc, #236]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80046f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046fa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80046fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004702:	fa92 f2a2 	rbit	r2, r2
 8004706:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800470a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800470e:	fab2 f282 	clz	r2, r2
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	f042 0220 	orr.w	r2, r2, #32
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	f002 021f 	and.w	r2, r2, #31
 800471e:	2101      	movs	r1, #1
 8004720:	fa01 f202 	lsl.w	r2, r1, r2
 8004724:	4013      	ands	r3, r2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0ab      	beq.n	8004682 <HAL_RCC_OscConfig+0x19a>
 800472a:	e05c      	b.n	80047e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800472c:	f7fd f862 	bl	80017f4 <HAL_GetTick>
 8004730:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004734:	e00a      	b.n	800474c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004736:	f7fd f85d 	bl	80017f4 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b64      	cmp	r3, #100	; 0x64
 8004744:	d902      	bls.n	800474c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	f000 bdcf 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 800474c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004750:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004754:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004758:	fa93 f3a3 	rbit	r3, r3
 800475c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004760:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004764:	fab3 f383 	clz	r3, r3
 8004768:	b2db      	uxtb	r3, r3
 800476a:	095b      	lsrs	r3, r3, #5
 800476c:	b2db      	uxtb	r3, r3
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b01      	cmp	r3, #1
 8004776:	d102      	bne.n	800477e <HAL_RCC_OscConfig+0x296>
 8004778:	4b19      	ldr	r3, [pc, #100]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	e015      	b.n	80047aa <HAL_RCC_OscConfig+0x2c2>
 800477e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004782:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004786:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800478a:	fa93 f3a3 	rbit	r3, r3
 800478e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004792:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004796:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800479a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800479e:	fa93 f3a3 	rbit	r3, r3
 80047a2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80047a6:	4b0e      	ldr	r3, [pc, #56]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80047ae:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80047b2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80047b6:	fa92 f2a2 	rbit	r2, r2
 80047ba:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80047be:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80047c2:	fab2 f282 	clz	r2, r2
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	f042 0220 	orr.w	r2, r2, #32
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	f002 021f 	and.w	r2, r2, #31
 80047d2:	2101      	movs	r1, #1
 80047d4:	fa01 f202 	lsl.w	r2, r1, r2
 80047d8:	4013      	ands	r3, r2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1ab      	bne.n	8004736 <HAL_RCC_OscConfig+0x24e>
 80047de:	e002      	b.n	80047e6 <HAL_RCC_OscConfig+0x2fe>
 80047e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 816f 	beq.w	8004ad4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80047f6:	4bd0      	ldr	r3, [pc, #832]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f003 030c 	and.w	r3, r3, #12
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00b      	beq.n	800481a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004802:	4bcd      	ldr	r3, [pc, #820]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 030c 	and.w	r3, r3, #12
 800480a:	2b08      	cmp	r3, #8
 800480c:	d16c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x400>
 800480e:	4bca      	ldr	r3, [pc, #808]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d166      	bne.n	80048e8 <HAL_RCC_OscConfig+0x400>
 800481a:	2302      	movs	r3, #2
 800481c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004820:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004824:	fa93 f3a3 	rbit	r3, r3
 8004828:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800482c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004830:	fab3 f383 	clz	r3, r3
 8004834:	b2db      	uxtb	r3, r3
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	b2db      	uxtb	r3, r3
 800483a:	f043 0301 	orr.w	r3, r3, #1
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	d102      	bne.n	800484a <HAL_RCC_OscConfig+0x362>
 8004844:	4bbc      	ldr	r3, [pc, #752]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	e013      	b.n	8004872 <HAL_RCC_OscConfig+0x38a>
 800484a:	2302      	movs	r3, #2
 800484c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004850:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004854:	fa93 f3a3 	rbit	r3, r3
 8004858:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800485c:	2302      	movs	r3, #2
 800485e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004862:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004866:	fa93 f3a3 	rbit	r3, r3
 800486a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800486e:	4bb2      	ldr	r3, [pc, #712]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	2202      	movs	r2, #2
 8004874:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004878:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800487c:	fa92 f2a2 	rbit	r2, r2
 8004880:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004884:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004888:	fab2 f282 	clz	r2, r2
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	f042 0220 	orr.w	r2, r2, #32
 8004892:	b2d2      	uxtb	r2, r2
 8004894:	f002 021f 	and.w	r2, r2, #31
 8004898:	2101      	movs	r1, #1
 800489a:	fa01 f202 	lsl.w	r2, r1, r2
 800489e:	4013      	ands	r3, r2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d007      	beq.n	80048b4 <HAL_RCC_OscConfig+0x3cc>
 80048a4:	1d3b      	adds	r3, r7, #4
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d002      	beq.n	80048b4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f000 bd1b 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b4:	4ba0      	ldr	r3, [pc, #640]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048bc:	1d3b      	adds	r3, r7, #4
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	21f8      	movs	r1, #248	; 0xf8
 80048c4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80048cc:	fa91 f1a1 	rbit	r1, r1
 80048d0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80048d4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80048d8:	fab1 f181 	clz	r1, r1
 80048dc:	b2c9      	uxtb	r1, r1
 80048de:	408b      	lsls	r3, r1
 80048e0:	4995      	ldr	r1, [pc, #596]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	e0f5      	b.n	8004ad4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048e8:	1d3b      	adds	r3, r7, #4
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 8085 	beq.w	80049fe <HAL_RCC_OscConfig+0x516>
 80048f4:	2301      	movs	r3, #1
 80048f6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80048fe:	fa93 f3a3 	rbit	r3, r3
 8004902:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004906:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800490a:	fab3 f383 	clz	r3, r3
 800490e:	b2db      	uxtb	r3, r3
 8004910:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004914:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	461a      	mov	r2, r3
 800491c:	2301      	movs	r3, #1
 800491e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004920:	f7fc ff68 	bl	80017f4 <HAL_GetTick>
 8004924:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800492a:	f7fc ff63 	bl	80017f4 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d902      	bls.n	8004940 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	f000 bcd5 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004940:	2302      	movs	r3, #2
 8004942:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004946:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800494a:	fa93 f3a3 	rbit	r3, r3
 800494e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004952:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004956:	fab3 f383 	clz	r3, r3
 800495a:	b2db      	uxtb	r3, r3
 800495c:	095b      	lsrs	r3, r3, #5
 800495e:	b2db      	uxtb	r3, r3
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b01      	cmp	r3, #1
 8004968:	d102      	bne.n	8004970 <HAL_RCC_OscConfig+0x488>
 800496a:	4b73      	ldr	r3, [pc, #460]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	e013      	b.n	8004998 <HAL_RCC_OscConfig+0x4b0>
 8004970:	2302      	movs	r3, #2
 8004972:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004976:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800497a:	fa93 f3a3 	rbit	r3, r3
 800497e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004982:	2302      	movs	r3, #2
 8004984:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004988:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800498c:	fa93 f3a3 	rbit	r3, r3
 8004990:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004994:	4b68      	ldr	r3, [pc, #416]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	2202      	movs	r2, #2
 800499a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800499e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80049a2:	fa92 f2a2 	rbit	r2, r2
 80049a6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80049aa:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80049ae:	fab2 f282 	clz	r2, r2
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	f042 0220 	orr.w	r2, r2, #32
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	f002 021f 	and.w	r2, r2, #31
 80049be:	2101      	movs	r1, #1
 80049c0:	fa01 f202 	lsl.w	r2, r1, r2
 80049c4:	4013      	ands	r3, r2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0af      	beq.n	800492a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ca:	4b5b      	ldr	r3, [pc, #364]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d2:	1d3b      	adds	r3, r7, #4
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	21f8      	movs	r1, #248	; 0xf8
 80049da:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80049e2:	fa91 f1a1 	rbit	r1, r1
 80049e6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80049ea:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80049ee:	fab1 f181 	clz	r1, r1
 80049f2:	b2c9      	uxtb	r1, r1
 80049f4:	408b      	lsls	r3, r1
 80049f6:	4950      	ldr	r1, [pc, #320]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]
 80049fc:	e06a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x5ec>
 80049fe:	2301      	movs	r3, #1
 8004a00:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004a08:	fa93 f3a3 	rbit	r3, r3
 8004a0c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004a10:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a14:	fab3 f383 	clz	r3, r3
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a1e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	461a      	mov	r2, r3
 8004a26:	2300      	movs	r3, #0
 8004a28:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2a:	f7fc fee3 	bl	80017f4 <HAL_GetTick>
 8004a2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a34:	f7fc fede 	bl	80017f4 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d902      	bls.n	8004a4a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	f000 bc50 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004a54:	fa93 f3a3 	rbit	r3, r3
 8004a58:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004a5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a60:	fab3 f383 	clz	r3, r3
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	095b      	lsrs	r3, r3, #5
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f043 0301 	orr.w	r3, r3, #1
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d102      	bne.n	8004a7a <HAL_RCC_OscConfig+0x592>
 8004a74:	4b30      	ldr	r3, [pc, #192]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	e013      	b.n	8004aa2 <HAL_RCC_OscConfig+0x5ba>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004a84:	fa93 f3a3 	rbit	r3, r3
 8004a88:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004a92:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004a96:	fa93 f3a3 	rbit	r3, r3
 8004a9a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004a9e:	4b26      	ldr	r3, [pc, #152]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004aa8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004aac:	fa92 f2a2 	rbit	r2, r2
 8004ab0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004ab4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004ab8:	fab2 f282 	clz	r2, r2
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	f042 0220 	orr.w	r2, r2, #32
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	f002 021f 	and.w	r2, r2, #31
 8004ac8:	2101      	movs	r1, #1
 8004aca:	fa01 f202 	lsl.w	r2, r1, r2
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1af      	bne.n	8004a34 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad4:	1d3b      	adds	r3, r7, #4
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 80da 	beq.w	8004c98 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ae4:	1d3b      	adds	r3, r7, #4
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d069      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x6da>
 8004aee:	2301      	movs	r3, #1
 8004af0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004af8:	fa93 f3a3 	rbit	r3, r3
 8004afc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004b00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b04:	fab3 f383 	clz	r3, r3
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <HAL_RCC_OscConfig+0x654>)
 8004b0e:	4413      	add	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	461a      	mov	r2, r3
 8004b14:	2301      	movs	r3, #1
 8004b16:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b18:	f7fc fe6c 	bl	80017f4 <HAL_GetTick>
 8004b1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b20:	e00e      	b.n	8004b40 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b22:	f7fc fe67 	bl	80017f4 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d906      	bls.n	8004b40 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e3d9      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	10908120 	.word	0x10908120
 8004b40:	2302      	movs	r3, #2
 8004b42:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b46:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004b4a:	fa93 f3a3 	rbit	r3, r3
 8004b4e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004b52:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b56:	2202      	movs	r2, #2
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	fa93 f2a3 	rbit	r2, r3
 8004b64:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b6e:	2202      	movs	r2, #2
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	fa93 f2a3 	rbit	r2, r3
 8004b7c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004b80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b82:	4ba5      	ldr	r3, [pc, #660]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004b84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b86:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	6019      	str	r1, [r3, #0]
 8004b8e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	fa93 f1a3 	rbit	r1, r3
 8004b98:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004b9c:	6019      	str	r1, [r3, #0]
  return result;
 8004b9e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	fab3 f383 	clz	r3, r3
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	f003 031f 	and.w	r3, r3, #31
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0b0      	beq.n	8004b22 <HAL_RCC_OscConfig+0x63a>
 8004bc0:	e06a      	b.n	8004c98 <HAL_RCC_OscConfig+0x7b0>
 8004bc2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	fa93 f2a3 	rbit	r2, r3
 8004bd4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004bd8:	601a      	str	r2, [r3, #0]
  return result;
 8004bda:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004bde:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be0:	fab3 f383 	clz	r3, r3
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	4b8c      	ldr	r3, [pc, #560]	; (8004e1c <HAL_RCC_OscConfig+0x934>)
 8004bea:	4413      	add	r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	461a      	mov	r2, r3
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf4:	f7fc fdfe 	bl	80017f4 <HAL_GetTick>
 8004bf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	e009      	b.n	8004c12 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bfe:	f7fc fdf9 	bl	80017f4 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e36b      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004c12:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004c16:	2202      	movs	r2, #2
 8004c18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	fa93 f2a3 	rbit	r2, r3
 8004c24:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004c2e:	2202      	movs	r2, #2
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	fa93 f2a3 	rbit	r2, r3
 8004c3c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004c40:	601a      	str	r2, [r3, #0]
 8004c42:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004c46:	2202      	movs	r2, #2
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	fa93 f2a3 	rbit	r2, r3
 8004c54:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004c58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c5a:	4b6f      	ldr	r3, [pc, #444]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c5e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c62:	2102      	movs	r1, #2
 8004c64:	6019      	str	r1, [r3, #0]
 8004c66:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	fa93 f1a3 	rbit	r1, r3
 8004c70:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c74:	6019      	str	r1, [r3, #0]
  return result;
 8004c76:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	fab3 f383 	clz	r3, r3
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c92:	4013      	ands	r3, r2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1b2      	bne.n	8004bfe <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0304 	and.w	r3, r3, #4
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 8158 	beq.w	8004f58 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cae:	4b5a      	ldr	r3, [pc, #360]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d112      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cba:	4b57      	ldr	r3, [pc, #348]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	4a56      	ldr	r2, [pc, #344]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc4:	61d3      	str	r3, [r2, #28]
 8004cc6:	4b54      	ldr	r3, [pc, #336]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004cce:	f107 0308 	add.w	r3, r7, #8
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	f107 0308 	add.w	r3, r7, #8
 8004cd8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce0:	4b4f      	ldr	r3, [pc, #316]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d11a      	bne.n	8004d22 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cec:	4b4c      	ldr	r3, [pc, #304]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a4b      	ldr	r2, [pc, #300]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cf8:	f7fc fd7c 	bl	80017f4 <HAL_GetTick>
 8004cfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d00:	e009      	b.n	8004d16 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d02:	f7fc fd77 	bl	80017f4 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	; 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e2e9      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d16:	4b42      	ldr	r3, [pc, #264]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0ef      	beq.n	8004d02 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d22:	1d3b      	adds	r3, r7, #4
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d106      	bne.n	8004d3a <HAL_RCC_OscConfig+0x852>
 8004d2c:	4b3a      	ldr	r3, [pc, #232]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	4a39      	ldr	r2, [pc, #228]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	6213      	str	r3, [r2, #32]
 8004d38:	e02f      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d3a:	1d3b      	adds	r3, r7, #4
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10c      	bne.n	8004d5e <HAL_RCC_OscConfig+0x876>
 8004d44:	4b34      	ldr	r3, [pc, #208]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	4a33      	ldr	r2, [pc, #204]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
 8004d4e:	6213      	str	r3, [r2, #32]
 8004d50:	4b31      	ldr	r3, [pc, #196]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	4a30      	ldr	r2, [pc, #192]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d56:	f023 0304 	bic.w	r3, r3, #4
 8004d5a:	6213      	str	r3, [r2, #32]
 8004d5c:	e01d      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d5e:	1d3b      	adds	r3, r7, #4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b05      	cmp	r3, #5
 8004d66:	d10c      	bne.n	8004d82 <HAL_RCC_OscConfig+0x89a>
 8004d68:	4b2b      	ldr	r3, [pc, #172]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	4a2a      	ldr	r2, [pc, #168]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d6e:	f043 0304 	orr.w	r3, r3, #4
 8004d72:	6213      	str	r3, [r2, #32]
 8004d74:	4b28      	ldr	r3, [pc, #160]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	4a27      	ldr	r2, [pc, #156]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d7a:	f043 0301 	orr.w	r3, r3, #1
 8004d7e:	6213      	str	r3, [r2, #32]
 8004d80:	e00b      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d82:	4b25      	ldr	r3, [pc, #148]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	4a24      	ldr	r2, [pc, #144]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	6213      	str	r3, [r2, #32]
 8004d8e:	4b22      	ldr	r3, [pc, #136]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	4a21      	ldr	r2, [pc, #132]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d94:	f023 0304 	bic.w	r3, r3, #4
 8004d98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d9a:	1d3b      	adds	r3, r7, #4
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d06b      	beq.n	8004e7c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da4:	f7fc fd26 	bl	80017f4 <HAL_GetTick>
 8004da8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	e00b      	b.n	8004dc6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dae:	f7fc fd21 	bl	80017f4 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e291      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004dc6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004dca:	2202      	movs	r2, #2
 8004dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	fa93 f2a3 	rbit	r2, r3
 8004dd8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004de2:	2202      	movs	r2, #2
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	fa93 f2a3 	rbit	r2, r3
 8004df0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004df4:	601a      	str	r2, [r3, #0]
  return result;
 8004df6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004dfa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dfc:	fab3 f383 	clz	r3, r3
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f043 0302 	orr.w	r3, r3, #2
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d109      	bne.n	8004e24 <HAL_RCC_OscConfig+0x93c>
 8004e10:	4b01      	ldr	r3, [pc, #4]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	e014      	b.n	8004e40 <HAL_RCC_OscConfig+0x958>
 8004e16:	bf00      	nop
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	10908120 	.word	0x10908120
 8004e20:	40007000 	.word	0x40007000
 8004e24:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004e28:	2202      	movs	r2, #2
 8004e2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	fa93 f2a3 	rbit	r2, r3
 8004e36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	4bbb      	ldr	r3, [pc, #748]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004e44:	2102      	movs	r1, #2
 8004e46:	6011      	str	r1, [r2, #0]
 8004e48:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004e4c:	6812      	ldr	r2, [r2, #0]
 8004e4e:	fa92 f1a2 	rbit	r1, r2
 8004e52:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e56:	6011      	str	r1, [r2, #0]
  return result;
 8004e58:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	fab2 f282 	clz	r2, r2
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	f002 021f 	and.w	r2, r2, #31
 8004e6e:	2101      	movs	r1, #1
 8004e70:	fa01 f202 	lsl.w	r2, r1, r2
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d099      	beq.n	8004dae <HAL_RCC_OscConfig+0x8c6>
 8004e7a:	e063      	b.n	8004f44 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e7c:	f7fc fcba 	bl	80017f4 <HAL_GetTick>
 8004e80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e84:	e00b      	b.n	8004e9e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e86:	f7fc fcb5 	bl	80017f4 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e225      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004e9e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	fa93 f2a3 	rbit	r2, r3
 8004eb0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004eba:	2202      	movs	r2, #2
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	fa93 f2a3 	rbit	r2, r3
 8004ec8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ecc:	601a      	str	r2, [r3, #0]
  return result;
 8004ece:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ed2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ed4:	fab3 f383 	clz	r3, r3
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	f043 0302 	orr.w	r3, r3, #2
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d102      	bne.n	8004eee <HAL_RCC_OscConfig+0xa06>
 8004ee8:	4b90      	ldr	r3, [pc, #576]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	e00d      	b.n	8004f0a <HAL_RCC_OscConfig+0xa22>
 8004eee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	fa93 f2a3 	rbit	r2, r3
 8004f00:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004f04:	601a      	str	r2, [r3, #0]
 8004f06:	4b89      	ldr	r3, [pc, #548]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004f0e:	2102      	movs	r1, #2
 8004f10:	6011      	str	r1, [r2, #0]
 8004f12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	fa92 f1a2 	rbit	r1, r2
 8004f1c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004f20:	6011      	str	r1, [r2, #0]
  return result;
 8004f22:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	fab2 f282 	clz	r2, r2
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	f002 021f 	and.w	r2, r2, #31
 8004f38:	2101      	movs	r1, #1
 8004f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1a0      	bne.n	8004e86 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f44:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d105      	bne.n	8004f58 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f4c:	4b77      	ldr	r3, [pc, #476]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	4a76      	ldr	r2, [pc, #472]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f56:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f58:	1d3b      	adds	r3, r7, #4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 81c2 	beq.w	80052e8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f64:	4b71      	ldr	r3, [pc, #452]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 030c 	and.w	r3, r3, #12
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	f000 819c 	beq.w	80052aa <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f72:	1d3b      	adds	r3, r7, #4
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	f040 8114 	bne.w	80051a6 <HAL_RCC_OscConfig+0xcbe>
 8004f7e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f82:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f88:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	fa93 f2a3 	rbit	r2, r3
 8004f92:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f96:	601a      	str	r2, [r3, #0]
  return result;
 8004f98:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f9c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fa8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	461a      	mov	r2, r3
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb4:	f7fc fc1e 	bl	80017f4 <HAL_GetTick>
 8004fb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fbc:	e009      	b.n	8004fd2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fbe:	f7fc fc19 	bl	80017f4 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e18b      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004fd2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fdc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	fa93 f2a3 	rbit	r2, r3
 8004fe6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004fea:	601a      	str	r2, [r3, #0]
  return result;
 8004fec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004ff0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	095b      	lsrs	r3, r3, #5
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	f043 0301 	orr.w	r3, r3, #1
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b01      	cmp	r3, #1
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0xb24>
 8005006:	4b49      	ldr	r3, [pc, #292]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	e01b      	b.n	8005044 <HAL_RCC_OscConfig+0xb5c>
 800500c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005010:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005014:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	fa93 f2a3 	rbit	r2, r3
 8005020:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800502a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	fa93 f2a3 	rbit	r2, r3
 800503a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	4b3a      	ldr	r3, [pc, #232]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005048:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800504c:	6011      	str	r1, [r2, #0]
 800504e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005052:	6812      	ldr	r2, [r2, #0]
 8005054:	fa92 f1a2 	rbit	r1, r2
 8005058:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800505c:	6011      	str	r1, [r2, #0]
  return result;
 800505e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005062:	6812      	ldr	r2, [r2, #0]
 8005064:	fab2 f282 	clz	r2, r2
 8005068:	b2d2      	uxtb	r2, r2
 800506a:	f042 0220 	orr.w	r2, r2, #32
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	f002 021f 	and.w	r2, r2, #31
 8005074:	2101      	movs	r1, #1
 8005076:	fa01 f202 	lsl.w	r2, r1, r2
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d19e      	bne.n	8004fbe <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005080:	4b2a      	ldr	r3, [pc, #168]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	430b      	orrs	r3, r1
 8005096:	4925      	ldr	r1, [pc, #148]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
 800509c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80050a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	fa93 f2a3 	rbit	r2, r3
 80050b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80050b4:	601a      	str	r2, [r3, #0]
  return result;
 80050b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80050ba:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050bc:	fab3 f383 	clz	r3, r3
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	461a      	mov	r2, r3
 80050ce:	2301      	movs	r3, #1
 80050d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fc fb8f 	bl	80017f4 <HAL_GetTick>
 80050d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050da:	e009      	b.n	80050f0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050dc:	f7fc fb8a 	bl	80017f4 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d901      	bls.n	80050f0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e0fc      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 80050f0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	fa93 f2a3 	rbit	r2, r3
 8005104:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005108:	601a      	str	r2, [r3, #0]
  return result;
 800510a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800510e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005110:	fab3 f383 	clz	r3, r3
 8005114:	b2db      	uxtb	r3, r3
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	b2db      	uxtb	r3, r3
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <HAL_RCC_OscConfig+0xc48>
 8005124:	4b01      	ldr	r3, [pc, #4]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	e01e      	b.n	8005168 <HAL_RCC_OscConfig+0xc80>
 800512a:	bf00      	nop
 800512c:	40021000 	.word	0x40021000
 8005130:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005134:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	fa93 f2a3 	rbit	r2, r3
 8005144:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800514e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	fa93 f2a3 	rbit	r2, r3
 800515e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005162:	601a      	str	r2, [r3, #0]
 8005164:	4b63      	ldr	r3, [pc, #396]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800516c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005170:	6011      	str	r1, [r2, #0]
 8005172:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	fa92 f1a2 	rbit	r1, r2
 800517c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005180:	6011      	str	r1, [r2, #0]
  return result;
 8005182:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	fab2 f282 	clz	r2, r2
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	f042 0220 	orr.w	r2, r2, #32
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	f002 021f 	and.w	r2, r2, #31
 8005198:	2101      	movs	r1, #1
 800519a:	fa01 f202 	lsl.w	r2, r1, r2
 800519e:	4013      	ands	r3, r2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d09b      	beq.n	80050dc <HAL_RCC_OscConfig+0xbf4>
 80051a4:	e0a0      	b.n	80052e8 <HAL_RCC_OscConfig+0xe00>
 80051a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	fa93 f2a3 	rbit	r2, r3
 80051ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80051be:	601a      	str	r2, [r3, #0]
  return result;
 80051c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80051c4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c6:	fab3 f383 	clz	r3, r3
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	461a      	mov	r2, r3
 80051d8:	2300      	movs	r3, #0
 80051da:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fc fb0a 	bl	80017f4 <HAL_GetTick>
 80051e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e4:	e009      	b.n	80051fa <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051e6:	f7fc fb05 	bl	80017f4 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e077      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 80051fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005204:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	fa93 f2a3 	rbit	r2, r3
 800520e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005212:	601a      	str	r2, [r3, #0]
  return result;
 8005214:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005218:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800521a:	fab3 f383 	clz	r3, r3
 800521e:	b2db      	uxtb	r3, r3
 8005220:	095b      	lsrs	r3, r3, #5
 8005222:	b2db      	uxtb	r3, r3
 8005224:	f043 0301 	orr.w	r3, r3, #1
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b01      	cmp	r3, #1
 800522c:	d102      	bne.n	8005234 <HAL_RCC_OscConfig+0xd4c>
 800522e:	4b31      	ldr	r3, [pc, #196]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	e01b      	b.n	800526c <HAL_RCC_OscConfig+0xd84>
 8005234:	f107 0320 	add.w	r3, r7, #32
 8005238:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800523c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523e:	f107 0320 	add.w	r3, r7, #32
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	fa93 f2a3 	rbit	r2, r3
 8005248:	f107 031c 	add.w	r3, r7, #28
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	f107 0318 	add.w	r3, r7, #24
 8005252:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	f107 0318 	add.w	r3, r7, #24
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	fa93 f2a3 	rbit	r2, r3
 8005262:	f107 0314 	add.w	r3, r7, #20
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	f107 0210 	add.w	r2, r7, #16
 8005270:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005274:	6011      	str	r1, [r2, #0]
 8005276:	f107 0210 	add.w	r2, r7, #16
 800527a:	6812      	ldr	r2, [r2, #0]
 800527c:	fa92 f1a2 	rbit	r1, r2
 8005280:	f107 020c 	add.w	r2, r7, #12
 8005284:	6011      	str	r1, [r2, #0]
  return result;
 8005286:	f107 020c 	add.w	r2, r7, #12
 800528a:	6812      	ldr	r2, [r2, #0]
 800528c:	fab2 f282 	clz	r2, r2
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	f042 0220 	orr.w	r2, r2, #32
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	f002 021f 	and.w	r2, r2, #31
 800529c:	2101      	movs	r1, #1
 800529e:	fa01 f202 	lsl.w	r2, r1, r2
 80052a2:	4013      	ands	r3, r2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d19e      	bne.n	80051e6 <HAL_RCC_OscConfig+0xcfe>
 80052a8:	e01e      	b.n	80052e8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052aa:	1d3b      	adds	r3, r7, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e018      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052b8:	4b0e      	ldr	r3, [pc, #56]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80052c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80052c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80052c8:	1d3b      	adds	r3, r7, #4
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d108      	bne.n	80052e4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80052d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80052d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80052da:	1d3b      	adds	r3, r7, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d001      	beq.n	80052e8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40021000 	.word	0x40021000

080052f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b09e      	sub	sp, #120	; 0x78
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e162      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005310:	4b90      	ldr	r3, [pc, #576]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	429a      	cmp	r2, r3
 800531c:	d910      	bls.n	8005340 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800531e:	4b8d      	ldr	r3, [pc, #564]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f023 0207 	bic.w	r2, r3, #7
 8005326:	498b      	ldr	r1, [pc, #556]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	4313      	orrs	r3, r2
 800532c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800532e:	4b89      	ldr	r3, [pc, #548]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d001      	beq.n	8005340 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e14a      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800534c:	4b82      	ldr	r3, [pc, #520]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	497f      	ldr	r1, [pc, #508]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800535a:	4313      	orrs	r3, r2
 800535c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 80dc 	beq.w	8005524 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d13c      	bne.n	80053ee <HAL_RCC_ClockConfig+0xf6>
 8005374:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005378:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800537c:	fa93 f3a3 	rbit	r3, r3
 8005380:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005384:	fab3 f383 	clz	r3, r3
 8005388:	b2db      	uxtb	r3, r3
 800538a:	095b      	lsrs	r3, r3, #5
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f043 0301 	orr.w	r3, r3, #1
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b01      	cmp	r3, #1
 8005396:	d102      	bne.n	800539e <HAL_RCC_ClockConfig+0xa6>
 8005398:	4b6f      	ldr	r3, [pc, #444]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	e00f      	b.n	80053be <HAL_RCC_ClockConfig+0xc6>
 800539e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	667b      	str	r3, [r7, #100]	; 0x64
 80053ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053b0:	663b      	str	r3, [r7, #96]	; 0x60
 80053b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053b4:	fa93 f3a3 	rbit	r3, r3
 80053b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80053ba:	4b67      	ldr	r3, [pc, #412]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80053c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80053c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053c6:	fa92 f2a2 	rbit	r2, r2
 80053ca:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80053cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80053ce:	fab2 f282 	clz	r2, r2
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	f042 0220 	orr.w	r2, r2, #32
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	f002 021f 	and.w	r2, r2, #31
 80053de:	2101      	movs	r1, #1
 80053e0:	fa01 f202 	lsl.w	r2, r1, r2
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d17b      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e0f3      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d13c      	bne.n	8005470 <HAL_RCC_ClockConfig+0x178>
 80053f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005406:	fab3 f383 	clz	r3, r3
 800540a:	b2db      	uxtb	r3, r3
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	b2db      	uxtb	r3, r3
 8005410:	f043 0301 	orr.w	r3, r3, #1
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b01      	cmp	r3, #1
 8005418:	d102      	bne.n	8005420 <HAL_RCC_ClockConfig+0x128>
 800541a:	4b4f      	ldr	r3, [pc, #316]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	e00f      	b.n	8005440 <HAL_RCC_ClockConfig+0x148>
 8005420:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005424:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005428:	fa93 f3a3 	rbit	r3, r3
 800542c:	647b      	str	r3, [r7, #68]	; 0x44
 800542e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005432:	643b      	str	r3, [r7, #64]	; 0x40
 8005434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005436:	fa93 f3a3 	rbit	r3, r3
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800543c:	4b46      	ldr	r3, [pc, #280]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800543e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005440:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005444:	63ba      	str	r2, [r7, #56]	; 0x38
 8005446:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005448:	fa92 f2a2 	rbit	r2, r2
 800544c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800544e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005450:	fab2 f282 	clz	r2, r2
 8005454:	b2d2      	uxtb	r2, r2
 8005456:	f042 0220 	orr.w	r2, r2, #32
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	f002 021f 	and.w	r2, r2, #31
 8005460:	2101      	movs	r1, #1
 8005462:	fa01 f202 	lsl.w	r2, r1, r2
 8005466:	4013      	ands	r3, r2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d13a      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e0b2      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
 8005470:	2302      	movs	r3, #2
 8005472:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005476:	fa93 f3a3 	rbit	r3, r3
 800547a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800547c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800547e:	fab3 f383 	clz	r3, r3
 8005482:	b2db      	uxtb	r3, r3
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	b2db      	uxtb	r3, r3
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b01      	cmp	r3, #1
 8005490:	d102      	bne.n	8005498 <HAL_RCC_ClockConfig+0x1a0>
 8005492:	4b31      	ldr	r3, [pc, #196]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	e00d      	b.n	80054b4 <HAL_RCC_ClockConfig+0x1bc>
 8005498:	2302      	movs	r3, #2
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	fa93 f3a3 	rbit	r3, r3
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
 80054a4:	2302      	movs	r3, #2
 80054a6:	623b      	str	r3, [r7, #32]
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	fa93 f3a3 	rbit	r3, r3
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	4b29      	ldr	r3, [pc, #164]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	2202      	movs	r2, #2
 80054b6:	61ba      	str	r2, [r7, #24]
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	fa92 f2a2 	rbit	r2, r2
 80054be:	617a      	str	r2, [r7, #20]
  return result;
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	fab2 f282 	clz	r2, r2
 80054c6:	b2d2      	uxtb	r2, r2
 80054c8:	f042 0220 	orr.w	r2, r2, #32
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	f002 021f 	and.w	r2, r2, #31
 80054d2:	2101      	movs	r1, #1
 80054d4:	fa01 f202 	lsl.w	r2, r1, r2
 80054d8:	4013      	ands	r3, r2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e079      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054e2:	4b1d      	ldr	r3, [pc, #116]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f023 0203 	bic.w	r2, r3, #3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	491a      	ldr	r1, [pc, #104]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054f4:	f7fc f97e 	bl	80017f4 <HAL_GetTick>
 80054f8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fa:	e00a      	b.n	8005512 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054fc:	f7fc f97a 	bl	80017f4 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	f241 3288 	movw	r2, #5000	; 0x1388
 800550a:	4293      	cmp	r3, r2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e061      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005512:	4b11      	ldr	r3, [pc, #68]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f003 020c 	and.w	r2, r3, #12
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	429a      	cmp	r2, r3
 8005522:	d1eb      	bne.n	80054fc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005524:	4b0b      	ldr	r3, [pc, #44]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	429a      	cmp	r2, r3
 8005530:	d214      	bcs.n	800555c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005532:	4b08      	ldr	r3, [pc, #32]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 0207 	bic.w	r2, r3, #7
 800553a:	4906      	ldr	r1, [pc, #24]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	4313      	orrs	r3, r2
 8005540:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005542:	4b04      	ldr	r3, [pc, #16]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d005      	beq.n	800555c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e040      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
 8005554:	40022000 	.word	0x40022000
 8005558:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005568:	4b1d      	ldr	r3, [pc, #116]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	491a      	ldr	r1, [pc, #104]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005576:	4313      	orrs	r3, r2
 8005578:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005586:	4b16      	ldr	r3, [pc, #88]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4912      	ldr	r1, [pc, #72]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005596:	4313      	orrs	r3, r2
 8005598:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800559a:	f000 f829 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 800559e:	4601      	mov	r1, r0
 80055a0:	4b0f      	ldr	r3, [pc, #60]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055a8:	22f0      	movs	r2, #240	; 0xf0
 80055aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	fa92 f2a2 	rbit	r2, r2
 80055b2:	60fa      	str	r2, [r7, #12]
  return result;
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	fab2 f282 	clz	r2, r2
 80055ba:	b2d2      	uxtb	r2, r2
 80055bc:	40d3      	lsrs	r3, r2
 80055be:	4a09      	ldr	r2, [pc, #36]	; (80055e4 <HAL_RCC_ClockConfig+0x2ec>)
 80055c0:	5cd3      	ldrb	r3, [r2, r3]
 80055c2:	fa21 f303 	lsr.w	r3, r1, r3
 80055c6:	4a08      	ldr	r2, [pc, #32]	; (80055e8 <HAL_RCC_ClockConfig+0x2f0>)
 80055c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80055ca:	4b08      	ldr	r3, [pc, #32]	; (80055ec <HAL_RCC_ClockConfig+0x2f4>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fc f8cc 	bl	800176c <HAL_InitTick>
  
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3778      	adds	r7, #120	; 0x78
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40021000 	.word	0x40021000
 80055e4:	0800737c 	.word	0x0800737c
 80055e8:	20000000 	.word	0x20000000
 80055ec:	20000004 	.word	0x20000004

080055f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b08b      	sub	sp, #44	; 0x2c
 80055f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	61fb      	str	r3, [r7, #28]
 80055fa:	2300      	movs	r3, #0
 80055fc:	61bb      	str	r3, [r7, #24]
 80055fe:	2300      	movs	r3, #0
 8005600:	627b      	str	r3, [r7, #36]	; 0x24
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005606:	2300      	movs	r3, #0
 8005608:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800560a:	4b29      	ldr	r3, [pc, #164]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b04      	cmp	r3, #4
 8005618:	d002      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0x30>
 800561a:	2b08      	cmp	r3, #8
 800561c:	d003      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0x36>
 800561e:	e03c      	b.n	800569a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005620:	4b24      	ldr	r3, [pc, #144]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005622:	623b      	str	r3, [r7, #32]
      break;
 8005624:	e03c      	b.n	80056a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800562c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005630:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	fa92 f2a2 	rbit	r2, r2
 8005638:	607a      	str	r2, [r7, #4]
  return result;
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	fab2 f282 	clz	r2, r2
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	40d3      	lsrs	r3, r2
 8005644:	4a1c      	ldr	r2, [pc, #112]	; (80056b8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800564a:	4b19      	ldr	r3, [pc, #100]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800564c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	220f      	movs	r2, #15
 8005654:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	fa92 f2a2 	rbit	r2, r2
 800565c:	60fa      	str	r2, [r7, #12]
  return result;
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	fab2 f282 	clz	r2, r2
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	40d3      	lsrs	r3, r2
 8005668:	4a14      	ldr	r2, [pc, #80]	; (80056bc <HAL_RCC_GetSysClockFreq+0xcc>)
 800566a:	5cd3      	ldrb	r3, [r2, r3]
 800566c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d008      	beq.n	800568a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005678:	4a0e      	ldr	r2, [pc, #56]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	fb02 f303 	mul.w	r3, r2, r3
 8005686:	627b      	str	r3, [r7, #36]	; 0x24
 8005688:	e004      	b.n	8005694 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	4a0c      	ldr	r2, [pc, #48]	; (80056c0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800568e:	fb02 f303 	mul.w	r3, r2, r3
 8005692:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005696:	623b      	str	r3, [r7, #32]
      break;
 8005698:	e002      	b.n	80056a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800569a:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800569c:	623b      	str	r3, [r7, #32]
      break;
 800569e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056a0:	6a3b      	ldr	r3, [r7, #32]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	372c      	adds	r7, #44	; 0x2c
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	40021000 	.word	0x40021000
 80056b4:	007a1200 	.word	0x007a1200
 80056b8:	08007394 	.word	0x08007394
 80056bc:	080073a4 	.word	0x080073a4
 80056c0:	003d0900 	.word	0x003d0900

080056c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c8:	4b03      	ldr	r3, [pc, #12]	; (80056d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056ca:	681b      	ldr	r3, [r3, #0]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	20000000 	.word	0x20000000

080056dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80056e2:	f7ff ffef 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 80056e6:	4601      	mov	r1, r0
 80056e8:	4b0b      	ldr	r3, [pc, #44]	; (8005718 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056f0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80056f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	fa92 f2a2 	rbit	r2, r2
 80056fc:	603a      	str	r2, [r7, #0]
  return result;
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	fab2 f282 	clz	r2, r2
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	40d3      	lsrs	r3, r2
 8005708:	4a04      	ldr	r2, [pc, #16]	; (800571c <HAL_RCC_GetPCLK1Freq+0x40>)
 800570a:	5cd3      	ldrb	r3, [r2, r3]
 800570c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005710:	4618      	mov	r0, r3
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40021000 	.word	0x40021000
 800571c:	0800738c 	.word	0x0800738c

08005720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005726:	f7ff ffcd 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 800572a:	4601      	mov	r1, r0
 800572c:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005734:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005738:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	fa92 f2a2 	rbit	r2, r2
 8005740:	603a      	str	r2, [r7, #0]
  return result;
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	fab2 f282 	clz	r2, r2
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	40d3      	lsrs	r3, r2
 800574c:	4a04      	ldr	r2, [pc, #16]	; (8005760 <HAL_RCC_GetPCLK2Freq+0x40>)
 800574e:	5cd3      	ldrb	r3, [r2, r3]
 8005750:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005754:	4618      	mov	r0, r3
 8005756:	3708      	adds	r7, #8
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021000 	.word	0x40021000
 8005760:	0800738c 	.word	0x0800738c

08005764 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b092      	sub	sp, #72	; 0x48
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005770:	2300      	movs	r3, #0
 8005772:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005774:	2300      	movs	r3, #0
 8005776:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80cd 	beq.w	8005922 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005788:	4b86      	ldr	r3, [pc, #536]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10e      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005794:	4b83      	ldr	r3, [pc, #524]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	4a82      	ldr	r2, [pc, #520]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800579a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800579e:	61d3      	str	r3, [r2, #28]
 80057a0:	4b80      	ldr	r3, [pc, #512]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b2:	4b7d      	ldr	r3, [pc, #500]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d118      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057be:	4b7a      	ldr	r3, [pc, #488]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a79      	ldr	r2, [pc, #484]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80057c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ca:	f7fc f813 	bl	80017f4 <HAL_GetTick>
 80057ce:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	e008      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d2:	f7fc f80f 	bl	80017f4 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b64      	cmp	r3, #100	; 0x64
 80057de:	d901      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e0db      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e4:	4b70      	ldr	r3, [pc, #448]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0f0      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057f0:	4b6c      	ldr	r3, [pc, #432]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d07d      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800580a:	429a      	cmp	r2, r3
 800580c:	d076      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800580e:	4b65      	ldr	r3, [pc, #404]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005818:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800581c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005820:	fa93 f3a3 	rbit	r3, r3
 8005824:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005828:	fab3 f383 	clz	r3, r3
 800582c:	b2db      	uxtb	r3, r3
 800582e:	461a      	mov	r2, r3
 8005830:	4b5e      	ldr	r3, [pc, #376]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005832:	4413      	add	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	461a      	mov	r2, r3
 8005838:	2301      	movs	r3, #1
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005840:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	fa93 f3a3 	rbit	r3, r3
 8005848:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800584a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800584c:	fab3 f383 	clz	r3, r3
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	4b55      	ldr	r3, [pc, #340]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	461a      	mov	r2, r3
 800585c:	2300      	movs	r3, #0
 800585e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005860:	4a50      	ldr	r2, [pc, #320]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005864:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d045      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005870:	f7fb ffc0 	bl	80017f4 <HAL_GetTick>
 8005874:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005876:	e00a      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005878:	f7fb ffbc 	bl	80017f4 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	f241 3288 	movw	r2, #5000	; 0x1388
 8005886:	4293      	cmp	r3, r2
 8005888:	d901      	bls.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e086      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x238>
 800588e:	2302      	movs	r3, #2
 8005890:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005894:	fa93 f3a3 	rbit	r3, r3
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
 800589a:	2302      	movs	r3, #2
 800589c:	623b      	str	r3, [r7, #32]
 800589e:	6a3b      	ldr	r3, [r7, #32]
 80058a0:	fa93 f3a3 	rbit	r3, r3
 80058a4:	61fb      	str	r3, [r7, #28]
  return result;
 80058a6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a8:	fab3 f383 	clz	r3, r3
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f043 0302 	orr.w	r3, r3, #2
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d102      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80058bc:	4b39      	ldr	r3, [pc, #228]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	e007      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80058c2:	2302      	movs	r3, #2
 80058c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	fa93 f3a3 	rbit	r3, r3
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	4b35      	ldr	r3, [pc, #212]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d2:	2202      	movs	r2, #2
 80058d4:	613a      	str	r2, [r7, #16]
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	fa92 f2a2 	rbit	r2, r2
 80058dc:	60fa      	str	r2, [r7, #12]
  return result;
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	fab2 f282 	clz	r2, r2
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	f002 021f 	and.w	r2, r2, #31
 80058f0:	2101      	movs	r1, #1
 80058f2:	fa01 f202 	lsl.w	r2, r1, r2
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0bd      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80058fc:	4b29      	ldr	r3, [pc, #164]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	4926      	ldr	r1, [pc, #152]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800590a:	4313      	orrs	r3, r2
 800590c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800590e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005912:	2b01      	cmp	r3, #1
 8005914:	d105      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005916:	4b23      	ldr	r3, [pc, #140]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	4a22      	ldr	r2, [pc, #136]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800591c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005920:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d008      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800592e:	4b1d      	ldr	r3, [pc, #116]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005932:	f023 0203 	bic.w	r2, r3, #3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	491a      	ldr	r1, [pc, #104]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800593c:	4313      	orrs	r3, r2
 800593e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0320 	and.w	r3, r3, #32
 8005948:	2b00      	cmp	r3, #0
 800594a:	d008      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800594c:	4b15      	ldr	r3, [pc, #84]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800594e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005950:	f023 0210 	bic.w	r2, r3, #16
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	4912      	ldr	r1, [pc, #72]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800595a:	4313      	orrs	r3, r2
 800595c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005966:	2b00      	cmp	r3, #0
 8005968:	d008      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800596a:	4b0e      	ldr	r3, [pc, #56]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	490b      	ldr	r1, [pc, #44]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005978:	4313      	orrs	r3, r2
 800597a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d008      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005988:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800598a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	4903      	ldr	r1, [pc, #12]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005996:	4313      	orrs	r3, r2
 8005998:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3748      	adds	r7, #72	; 0x48
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	40021000 	.word	0x40021000
 80059a8:	40007000 	.word	0x40007000
 80059ac:	10908100 	.word	0x10908100

080059b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e049      	b.n	8005a56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d106      	bne.n	80059dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fb fd0e 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3304      	adds	r3, #4
 80059ec:	4619      	mov	r1, r3
 80059ee:	4610      	mov	r0, r2
 80059f0:	f000 fc94 	bl	800631c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b082      	sub	sp, #8
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d101      	bne.n	8005a70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e049      	b.n	8005b04 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d106      	bne.n	8005a8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 f841 	bl	8005b0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2202      	movs	r2, #2
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3304      	adds	r3, #4
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4610      	mov	r0, r2
 8005a9e:	f000 fc3d 	bl	800631c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2201      	movs	r2, #1
 8005ace:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d109      	bne.n	8005b44 <HAL_TIM_PWM_Start+0x24>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	bf14      	ite	ne
 8005b3c:	2301      	movne	r3, #1
 8005b3e:	2300      	moveq	r3, #0
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	e03c      	b.n	8005bbe <HAL_TIM_PWM_Start+0x9e>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	d109      	bne.n	8005b5e <HAL_TIM_PWM_Start+0x3e>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	bf14      	ite	ne
 8005b56:	2301      	movne	r3, #1
 8005b58:	2300      	moveq	r3, #0
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	e02f      	b.n	8005bbe <HAL_TIM_PWM_Start+0x9e>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b08      	cmp	r3, #8
 8005b62:	d109      	bne.n	8005b78 <HAL_TIM_PWM_Start+0x58>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	bf14      	ite	ne
 8005b70:	2301      	movne	r3, #1
 8005b72:	2300      	moveq	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	e022      	b.n	8005bbe <HAL_TIM_PWM_Start+0x9e>
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	2b0c      	cmp	r3, #12
 8005b7c:	d109      	bne.n	8005b92 <HAL_TIM_PWM_Start+0x72>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	bf14      	ite	ne
 8005b8a:	2301      	movne	r3, #1
 8005b8c:	2300      	moveq	r3, #0
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	e015      	b.n	8005bbe <HAL_TIM_PWM_Start+0x9e>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b10      	cmp	r3, #16
 8005b96:	d109      	bne.n	8005bac <HAL_TIM_PWM_Start+0x8c>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	bf14      	ite	ne
 8005ba4:	2301      	movne	r3, #1
 8005ba6:	2300      	moveq	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	e008      	b.n	8005bbe <HAL_TIM_PWM_Start+0x9e>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	bf14      	ite	ne
 8005bb8:	2301      	movne	r3, #1
 8005bba:	2300      	moveq	r3, #0
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e088      	b.n	8005cd8 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d104      	bne.n	8005bd6 <HAL_TIM_PWM_Start+0xb6>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bd4:	e023      	b.n	8005c1e <HAL_TIM_PWM_Start+0xfe>
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d104      	bne.n	8005be6 <HAL_TIM_PWM_Start+0xc6>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005be4:	e01b      	b.n	8005c1e <HAL_TIM_PWM_Start+0xfe>
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d104      	bne.n	8005bf6 <HAL_TIM_PWM_Start+0xd6>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2202      	movs	r2, #2
 8005bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bf4:	e013      	b.n	8005c1e <HAL_TIM_PWM_Start+0xfe>
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	2b0c      	cmp	r3, #12
 8005bfa:	d104      	bne.n	8005c06 <HAL_TIM_PWM_Start+0xe6>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c04:	e00b      	b.n	8005c1e <HAL_TIM_PWM_Start+0xfe>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b10      	cmp	r3, #16
 8005c0a:	d104      	bne.n	8005c16 <HAL_TIM_PWM_Start+0xf6>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2202      	movs	r2, #2
 8005c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c14:	e003      	b.n	8005c1e <HAL_TIM_PWM_Start+0xfe>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	6839      	ldr	r1, [r7, #0]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 ff30 	bl	8006a8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a2b      	ldr	r2, [pc, #172]	; (8005ce0 <HAL_TIM_PWM_Start+0x1c0>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d00e      	beq.n	8005c54 <HAL_TIM_PWM_Start+0x134>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <HAL_TIM_PWM_Start+0x1c4>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d009      	beq.n	8005c54 <HAL_TIM_PWM_Start+0x134>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a28      	ldr	r2, [pc, #160]	; (8005ce8 <HAL_TIM_PWM_Start+0x1c8>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d004      	beq.n	8005c54 <HAL_TIM_PWM_Start+0x134>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a27      	ldr	r2, [pc, #156]	; (8005cec <HAL_TIM_PWM_Start+0x1cc>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d101      	bne.n	8005c58 <HAL_TIM_PWM_Start+0x138>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <HAL_TIM_PWM_Start+0x13a>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d007      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a1b      	ldr	r2, [pc, #108]	; (8005ce0 <HAL_TIM_PWM_Start+0x1c0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00e      	beq.n	8005c96 <HAL_TIM_PWM_Start+0x176>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c80:	d009      	beq.n	8005c96 <HAL_TIM_PWM_Start+0x176>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a1a      	ldr	r2, [pc, #104]	; (8005cf0 <HAL_TIM_PWM_Start+0x1d0>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d004      	beq.n	8005c96 <HAL_TIM_PWM_Start+0x176>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a14      	ldr	r2, [pc, #80]	; (8005ce4 <HAL_TIM_PWM_Start+0x1c4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d115      	bne.n	8005cc2 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	4b15      	ldr	r3, [pc, #84]	; (8005cf4 <HAL_TIM_PWM_Start+0x1d4>)
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d015      	beq.n	8005cd4 <HAL_TIM_PWM_Start+0x1b4>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cae:	d011      	beq.n	8005cd4 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc0:	e008      	b.n	8005cd4 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f042 0201 	orr.w	r2, r2, #1
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	e000      	b.n	8005cd6 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40012c00 	.word	0x40012c00
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800
 8005cf0:	40000400 	.word	0x40000400
 8005cf4:	00010007 	.word	0x00010007

08005cf8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e097      	b.n	8005e3c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d106      	bne.n	8005d26 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7fb fbd3 	bl	80014cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2202      	movs	r2, #2
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6812      	ldr	r2, [r2, #0]
 8005d38:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005d3c:	f023 0307 	bic.w	r3, r3, #7
 8005d40:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	f000 fae5 	bl	800631c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d7a:	f023 0303 	bic.w	r3, r3, #3
 8005d7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005d98:	f023 030c 	bic.w	r3, r3, #12
 8005d9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005da4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005da8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	68da      	ldr	r2, [r3, #12]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	69db      	ldr	r3, [r3, #28]
 8005db2:	021b      	lsls	r3, r3, #8
 8005db4:	4313      	orrs	r3, r2
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	011a      	lsls	r2, r3, #4
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	031b      	lsls	r3, r3, #12
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005dd6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005dde:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	4313      	orrs	r3, r2
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e54:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e5c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e64:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e6c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d110      	bne.n	8005e96 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d102      	bne.n	8005e80 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e7a:	7b7b      	ldrb	r3, [r7, #13]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d001      	beq.n	8005e84 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e069      	b.n	8005f58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e94:	e031      	b.n	8005efa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d110      	bne.n	8005ebe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e9c:	7bbb      	ldrb	r3, [r7, #14]
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d102      	bne.n	8005ea8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ea2:	7b3b      	ldrb	r3, [r7, #12]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d001      	beq.n	8005eac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e055      	b.n	8005f58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ebc:	e01d      	b.n	8005efa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d108      	bne.n	8005ed6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ec4:	7bbb      	ldrb	r3, [r7, #14]
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d105      	bne.n	8005ed6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005eca:	7b7b      	ldrb	r3, [r7, #13]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d102      	bne.n	8005ed6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ed0:	7b3b      	ldrb	r3, [r7, #12]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d001      	beq.n	8005eda <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e03e      	b.n	8005f58 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2202      	movs	r2, #2
 8005ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_TIM_Encoder_Start+0xc4>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	d008      	beq.n	8005f18 <HAL_TIM_Encoder_Start+0xd4>
 8005f06:	e00f      	b.n	8005f28 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	2100      	movs	r1, #0
 8005f10:	4618      	mov	r0, r3
 8005f12:	f000 fdbb 	bl	8006a8c <TIM_CCxChannelCmd>
      break;
 8005f16:	e016      	b.n	8005f46 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	2104      	movs	r1, #4
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fdb3 	bl	8006a8c <TIM_CCxChannelCmd>
      break;
 8005f26:	e00e      	b.n	8005f46 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 fdab 	bl	8006a8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	2104      	movs	r1, #4
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 fda4 	bl	8006a8c <TIM_CCxChannelCmd>
      break;
 8005f44:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f042 0201 	orr.w	r2, r2, #1
 8005f54:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d101      	bne.n	8005f7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	e0ff      	b.n	800617e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b14      	cmp	r3, #20
 8005f8a:	f200 80f0 	bhi.w	800616e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f8e:	a201      	add	r2, pc, #4	; (adr r2, 8005f94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f94:	08005fe9 	.word	0x08005fe9
 8005f98:	0800616f 	.word	0x0800616f
 8005f9c:	0800616f 	.word	0x0800616f
 8005fa0:	0800616f 	.word	0x0800616f
 8005fa4:	08006029 	.word	0x08006029
 8005fa8:	0800616f 	.word	0x0800616f
 8005fac:	0800616f 	.word	0x0800616f
 8005fb0:	0800616f 	.word	0x0800616f
 8005fb4:	0800606b 	.word	0x0800606b
 8005fb8:	0800616f 	.word	0x0800616f
 8005fbc:	0800616f 	.word	0x0800616f
 8005fc0:	0800616f 	.word	0x0800616f
 8005fc4:	080060ab 	.word	0x080060ab
 8005fc8:	0800616f 	.word	0x0800616f
 8005fcc:	0800616f 	.word	0x0800616f
 8005fd0:	0800616f 	.word	0x0800616f
 8005fd4:	080060ed 	.word	0x080060ed
 8005fd8:	0800616f 	.word	0x0800616f
 8005fdc:	0800616f 	.word	0x0800616f
 8005fe0:	0800616f 	.word	0x0800616f
 8005fe4:	0800612d 	.word	0x0800612d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fa0c 	bl	800640c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0208 	orr.w	r2, r2, #8
 8006002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0204 	bic.w	r2, r2, #4
 8006012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6999      	ldr	r1, [r3, #24]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	691a      	ldr	r2, [r3, #16]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	619a      	str	r2, [r3, #24]
      break;
 8006026:	e0a5      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68b9      	ldr	r1, [r7, #8]
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fa72 	bl	8006518 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699a      	ldr	r2, [r3, #24]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6999      	ldr	r1, [r3, #24]
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	021a      	lsls	r2, r3, #8
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	619a      	str	r2, [r3, #24]
      break;
 8006068:	e084      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	4618      	mov	r0, r3
 8006072:	f000 fad1 	bl	8006618 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f042 0208 	orr.w	r2, r2, #8
 8006084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0204 	bic.w	r2, r2, #4
 8006094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69d9      	ldr	r1, [r3, #28]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691a      	ldr	r2, [r3, #16]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	61da      	str	r2, [r3, #28]
      break;
 80060a8:	e064      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68b9      	ldr	r1, [r7, #8]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 fb2f 	bl	8006714 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	69da      	ldr	r2, [r3, #28]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69da      	ldr	r2, [r3, #28]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69d9      	ldr	r1, [r3, #28]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	021a      	lsls	r2, r3, #8
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	61da      	str	r2, [r3, #28]
      break;
 80060ea:	e043      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68b9      	ldr	r1, [r7, #8]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fb72 	bl	80067dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f042 0208 	orr.w	r2, r2, #8
 8006106:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0204 	bic.w	r2, r2, #4
 8006116:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	691a      	ldr	r2, [r3, #16]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800612a:	e023      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fbb0 	bl	8006898 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006146:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006156:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	021a      	lsls	r2, r3, #8
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800616c:	e002      	b.n	8006174 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	75fb      	strb	r3, [r7, #23]
      break;
 8006172:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800617c:	7dfb      	ldrb	r3, [r7, #23]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3718      	adds	r7, #24
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop

08006188 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_TIM_ConfigClockSource+0x1c>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e0b6      	b.n	8006312 <HAL_TIM_ConfigClockSource+0x18a>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2202      	movs	r2, #2
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061e0:	d03e      	beq.n	8006260 <HAL_TIM_ConfigClockSource+0xd8>
 80061e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061e6:	f200 8087 	bhi.w	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 80061ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ee:	f000 8086 	beq.w	80062fe <HAL_TIM_ConfigClockSource+0x176>
 80061f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061f6:	d87f      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 80061f8:	2b70      	cmp	r3, #112	; 0x70
 80061fa:	d01a      	beq.n	8006232 <HAL_TIM_ConfigClockSource+0xaa>
 80061fc:	2b70      	cmp	r3, #112	; 0x70
 80061fe:	d87b      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006200:	2b60      	cmp	r3, #96	; 0x60
 8006202:	d050      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x11e>
 8006204:	2b60      	cmp	r3, #96	; 0x60
 8006206:	d877      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006208:	2b50      	cmp	r3, #80	; 0x50
 800620a:	d03c      	beq.n	8006286 <HAL_TIM_ConfigClockSource+0xfe>
 800620c:	2b50      	cmp	r3, #80	; 0x50
 800620e:	d873      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006210:	2b40      	cmp	r3, #64	; 0x40
 8006212:	d058      	beq.n	80062c6 <HAL_TIM_ConfigClockSource+0x13e>
 8006214:	2b40      	cmp	r3, #64	; 0x40
 8006216:	d86f      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006218:	2b30      	cmp	r3, #48	; 0x30
 800621a:	d064      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15e>
 800621c:	2b30      	cmp	r3, #48	; 0x30
 800621e:	d86b      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006220:	2b20      	cmp	r3, #32
 8006222:	d060      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006224:	2b20      	cmp	r3, #32
 8006226:	d867      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
 8006228:	2b00      	cmp	r3, #0
 800622a:	d05c      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15e>
 800622c:	2b10      	cmp	r3, #16
 800622e:	d05a      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006230:	e062      	b.n	80062f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6818      	ldr	r0, [r3, #0]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	6899      	ldr	r1, [r3, #8]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f000 fc03 	bl	8006a4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006254:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	609a      	str	r2, [r3, #8]
      break;
 800625e:	e04f      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6818      	ldr	r0, [r3, #0]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	6899      	ldr	r1, [r3, #8]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	f000 fbec 	bl	8006a4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689a      	ldr	r2, [r3, #8]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006282:	609a      	str	r2, [r3, #8]
      break;
 8006284:	e03c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6859      	ldr	r1, [r3, #4]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	461a      	mov	r2, r3
 8006294:	f000 fb60 	bl	8006958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2150      	movs	r1, #80	; 0x50
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fbb9 	bl	8006a16 <TIM_ITRx_SetConfig>
      break;
 80062a4:	e02c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6818      	ldr	r0, [r3, #0]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	6859      	ldr	r1, [r3, #4]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	461a      	mov	r2, r3
 80062b4:	f000 fb7f 	bl	80069b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2160      	movs	r1, #96	; 0x60
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fba9 	bl	8006a16 <TIM_ITRx_SetConfig>
      break;
 80062c4:	e01c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6818      	ldr	r0, [r3, #0]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	6859      	ldr	r1, [r3, #4]
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	461a      	mov	r2, r3
 80062d4:	f000 fb40 	bl	8006958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2140      	movs	r1, #64	; 0x40
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 fb99 	bl	8006a16 <TIM_ITRx_SetConfig>
      break;
 80062e4:	e00c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4619      	mov	r1, r3
 80062f0:	4610      	mov	r0, r2
 80062f2:	f000 fb90 	bl	8006a16 <TIM_ITRx_SetConfig>
      break;
 80062f6:	e003      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	73fb      	strb	r3, [r7, #15]
      break;
 80062fc:	e000      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80062fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006310:	7bfb      	ldrb	r3, [r7, #15]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a32      	ldr	r2, [pc, #200]	; (80063f8 <TIM_Base_SetConfig+0xdc>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d007      	beq.n	8006344 <TIM_Base_SetConfig+0x28>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633a:	d003      	beq.n	8006344 <TIM_Base_SetConfig+0x28>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a2f      	ldr	r2, [pc, #188]	; (80063fc <TIM_Base_SetConfig+0xe0>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d108      	bne.n	8006356 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800634a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a27      	ldr	r2, [pc, #156]	; (80063f8 <TIM_Base_SetConfig+0xdc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d013      	beq.n	8006386 <TIM_Base_SetConfig+0x6a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006364:	d00f      	beq.n	8006386 <TIM_Base_SetConfig+0x6a>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a24      	ldr	r2, [pc, #144]	; (80063fc <TIM_Base_SetConfig+0xe0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d00b      	beq.n	8006386 <TIM_Base_SetConfig+0x6a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a23      	ldr	r2, [pc, #140]	; (8006400 <TIM_Base_SetConfig+0xe4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d007      	beq.n	8006386 <TIM_Base_SetConfig+0x6a>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a22      	ldr	r2, [pc, #136]	; (8006404 <TIM_Base_SetConfig+0xe8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d003      	beq.n	8006386 <TIM_Base_SetConfig+0x6a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a21      	ldr	r2, [pc, #132]	; (8006408 <TIM_Base_SetConfig+0xec>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d108      	bne.n	8006398 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800638c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	4313      	orrs	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	689a      	ldr	r2, [r3, #8]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a0e      	ldr	r2, [pc, #56]	; (80063f8 <TIM_Base_SetConfig+0xdc>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00b      	beq.n	80063dc <TIM_Base_SetConfig+0xc0>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a0e      	ldr	r2, [pc, #56]	; (8006400 <TIM_Base_SetConfig+0xe4>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d007      	beq.n	80063dc <TIM_Base_SetConfig+0xc0>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a0d      	ldr	r2, [pc, #52]	; (8006404 <TIM_Base_SetConfig+0xe8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d003      	beq.n	80063dc <TIM_Base_SetConfig+0xc0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a0c      	ldr	r2, [pc, #48]	; (8006408 <TIM_Base_SetConfig+0xec>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d103      	bne.n	80063e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	691a      	ldr	r2, [r3, #16]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	615a      	str	r2, [r3, #20]
}
 80063ea:	bf00      	nop
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	40012c00 	.word	0x40012c00
 80063fc:	40000400 	.word	0x40000400
 8006400:	40014000 	.word	0x40014000
 8006404:	40014400 	.word	0x40014400
 8006408:	40014800 	.word	0x40014800

0800640c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	f023 0201 	bic.w	r2, r3, #1
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800643a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800643e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0303 	bic.w	r3, r3, #3
 8006446:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	4313      	orrs	r3, r2
 8006450:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f023 0302 	bic.w	r3, r3, #2
 8006458:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	697a      	ldr	r2, [r7, #20]
 8006460:	4313      	orrs	r3, r2
 8006462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a28      	ldr	r2, [pc, #160]	; (8006508 <TIM_OC1_SetConfig+0xfc>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d00b      	beq.n	8006484 <TIM_OC1_SetConfig+0x78>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a27      	ldr	r2, [pc, #156]	; (800650c <TIM_OC1_SetConfig+0x100>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d007      	beq.n	8006484 <TIM_OC1_SetConfig+0x78>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a26      	ldr	r2, [pc, #152]	; (8006510 <TIM_OC1_SetConfig+0x104>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d003      	beq.n	8006484 <TIM_OC1_SetConfig+0x78>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a25      	ldr	r2, [pc, #148]	; (8006514 <TIM_OC1_SetConfig+0x108>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d10c      	bne.n	800649e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	f023 0308 	bic.w	r3, r3, #8
 800648a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	4313      	orrs	r3, r2
 8006494:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f023 0304 	bic.w	r3, r3, #4
 800649c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a19      	ldr	r2, [pc, #100]	; (8006508 <TIM_OC1_SetConfig+0xfc>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d00b      	beq.n	80064be <TIM_OC1_SetConfig+0xb2>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a18      	ldr	r2, [pc, #96]	; (800650c <TIM_OC1_SetConfig+0x100>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d007      	beq.n	80064be <TIM_OC1_SetConfig+0xb2>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a17      	ldr	r2, [pc, #92]	; (8006510 <TIM_OC1_SetConfig+0x104>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d003      	beq.n	80064be <TIM_OC1_SetConfig+0xb2>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a16      	ldr	r2, [pc, #88]	; (8006514 <TIM_OC1_SetConfig+0x108>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d111      	bne.n	80064e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	4313      	orrs	r3, r2
 80064e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	621a      	str	r2, [r3, #32]
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40014000 	.word	0x40014000
 8006510:	40014400 	.word	0x40014400
 8006514:	40014800 	.word	0x40014800

08006518 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	f023 0210 	bic.w	r2, r3, #16
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	699b      	ldr	r3, [r3, #24]
 800653e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800654a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006552:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	021b      	lsls	r3, r3, #8
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0320 	bic.w	r3, r3, #32
 8006566:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	011b      	lsls	r3, r3, #4
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	4313      	orrs	r3, r2
 8006572:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a24      	ldr	r2, [pc, #144]	; (8006608 <TIM_OC2_SetConfig+0xf0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d10d      	bne.n	8006598 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006582:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	011b      	lsls	r3, r3, #4
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	4313      	orrs	r3, r2
 800658e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006596:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a1b      	ldr	r2, [pc, #108]	; (8006608 <TIM_OC2_SetConfig+0xf0>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d00b      	beq.n	80065b8 <TIM_OC2_SetConfig+0xa0>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a1a      	ldr	r2, [pc, #104]	; (800660c <TIM_OC2_SetConfig+0xf4>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d007      	beq.n	80065b8 <TIM_OC2_SetConfig+0xa0>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a19      	ldr	r2, [pc, #100]	; (8006610 <TIM_OC2_SetConfig+0xf8>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d003      	beq.n	80065b8 <TIM_OC2_SetConfig+0xa0>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a18      	ldr	r2, [pc, #96]	; (8006614 <TIM_OC2_SetConfig+0xfc>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d113      	bne.n	80065e0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065be:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065c6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	621a      	str	r2, [r3, #32]
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40012c00 	.word	0x40012c00
 800660c:	40014000 	.word	0x40014000
 8006610:	40014400 	.word	0x40014400
 8006614:	40014800 	.word	0x40014800

08006618 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a1b      	ldr	r3, [r3, #32]
 8006626:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800664a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f023 0303 	bic.w	r3, r3, #3
 8006652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a23      	ldr	r2, [pc, #140]	; (8006704 <TIM_OC3_SetConfig+0xec>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d10d      	bne.n	8006696 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	4313      	orrs	r3, r2
 800668c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006694:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a1a      	ldr	r2, [pc, #104]	; (8006704 <TIM_OC3_SetConfig+0xec>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d00b      	beq.n	80066b6 <TIM_OC3_SetConfig+0x9e>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a19      	ldr	r2, [pc, #100]	; (8006708 <TIM_OC3_SetConfig+0xf0>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d007      	beq.n	80066b6 <TIM_OC3_SetConfig+0x9e>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a18      	ldr	r2, [pc, #96]	; (800670c <TIM_OC3_SetConfig+0xf4>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d003      	beq.n	80066b6 <TIM_OC3_SetConfig+0x9e>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a17      	ldr	r2, [pc, #92]	; (8006710 <TIM_OC3_SetConfig+0xf8>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d113      	bne.n	80066de <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	011b      	lsls	r3, r3, #4
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	011b      	lsls	r3, r3, #4
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	621a      	str	r2, [r3, #32]
}
 80066f8:	bf00      	nop
 80066fa:	371c      	adds	r7, #28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	40012c00 	.word	0x40012c00
 8006708:	40014000 	.word	0x40014000
 800670c:	40014400 	.word	0x40014400
 8006710:	40014800 	.word	0x40014800

08006714 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69db      	ldr	r3, [r3, #28]
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800674e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	021b      	lsls	r3, r3, #8
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006762:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	031b      	lsls	r3, r3, #12
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	4313      	orrs	r3, r2
 800676e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a16      	ldr	r2, [pc, #88]	; (80067cc <TIM_OC4_SetConfig+0xb8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d00b      	beq.n	8006790 <TIM_OC4_SetConfig+0x7c>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a15      	ldr	r2, [pc, #84]	; (80067d0 <TIM_OC4_SetConfig+0xbc>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d007      	beq.n	8006790 <TIM_OC4_SetConfig+0x7c>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a14      	ldr	r2, [pc, #80]	; (80067d4 <TIM_OC4_SetConfig+0xc0>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_OC4_SetConfig+0x7c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a13      	ldr	r2, [pc, #76]	; (80067d8 <TIM_OC4_SetConfig+0xc4>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d109      	bne.n	80067a4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006796:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40012c00 	.word	0x40012c00
 80067d0:	40014000 	.word	0x40014000
 80067d4:	40014400 	.word	0x40014400
 80067d8:	40014800 	.word	0x40014800

080067dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800680a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006820:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	041b      	lsls	r3, r3, #16
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a15      	ldr	r2, [pc, #84]	; (8006888 <TIM_OC5_SetConfig+0xac>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d00b      	beq.n	800684e <TIM_OC5_SetConfig+0x72>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a14      	ldr	r2, [pc, #80]	; (800688c <TIM_OC5_SetConfig+0xb0>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d007      	beq.n	800684e <TIM_OC5_SetConfig+0x72>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a13      	ldr	r2, [pc, #76]	; (8006890 <TIM_OC5_SetConfig+0xb4>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d003      	beq.n	800684e <TIM_OC5_SetConfig+0x72>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a12      	ldr	r2, [pc, #72]	; (8006894 <TIM_OC5_SetConfig+0xb8>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d109      	bne.n	8006862 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006854:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	021b      	lsls	r3, r3, #8
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	4313      	orrs	r3, r2
 8006860:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	697a      	ldr	r2, [r7, #20]
 8006866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	621a      	str	r2, [r3, #32]
}
 800687c:	bf00      	nop
 800687e:	371c      	adds	r7, #28
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr
 8006888:	40012c00 	.word	0x40012c00
 800688c:	40014000 	.word	0x40014000
 8006890:	40014400 	.word	0x40014400
 8006894:	40014800 	.word	0x40014800

08006898 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80068de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	051b      	lsls	r3, r3, #20
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a16      	ldr	r2, [pc, #88]	; (8006948 <TIM_OC6_SetConfig+0xb0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00b      	beq.n	800690c <TIM_OC6_SetConfig+0x74>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a15      	ldr	r2, [pc, #84]	; (800694c <TIM_OC6_SetConfig+0xb4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d007      	beq.n	800690c <TIM_OC6_SetConfig+0x74>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a14      	ldr	r2, [pc, #80]	; (8006950 <TIM_OC6_SetConfig+0xb8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d003      	beq.n	800690c <TIM_OC6_SetConfig+0x74>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a13      	ldr	r2, [pc, #76]	; (8006954 <TIM_OC6_SetConfig+0xbc>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d109      	bne.n	8006920 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006912:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	029b      	lsls	r3, r3, #10
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	4313      	orrs	r3, r2
 800691e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	697a      	ldr	r2, [r7, #20]
 8006924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	621a      	str	r2, [r3, #32]
}
 800693a:	bf00      	nop
 800693c:	371c      	adds	r7, #28
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40012c00 	.word	0x40012c00
 800694c:	40014000 	.word	0x40014000
 8006950:	40014400 	.word	0x40014400
 8006954:	40014800 	.word	0x40014800

08006958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006958:	b480      	push	{r7}
 800695a:	b087      	sub	sp, #28
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6a1b      	ldr	r3, [r3, #32]
 8006968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	f023 0201 	bic.w	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	011b      	lsls	r3, r3, #4
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f023 030a 	bic.w	r3, r3, #10
 8006994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	621a      	str	r2, [r3, #32]
}
 80069aa:	bf00      	nop
 80069ac:	371c      	adds	r7, #28
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b087      	sub	sp, #28
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	60f8      	str	r0, [r7, #12]
 80069be:	60b9      	str	r1, [r7, #8]
 80069c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	f023 0210 	bic.w	r2, r3, #16
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	031b      	lsls	r3, r3, #12
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	011b      	lsls	r3, r3, #4
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	621a      	str	r2, [r3, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	371c      	adds	r7, #28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b085      	sub	sp, #20
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f043 0307 	orr.w	r3, r3, #7
 8006a38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	609a      	str	r2, [r3, #8]
}
 8006a40:	bf00      	nop
 8006a42:	3714      	adds	r7, #20
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
 8006a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	021a      	lsls	r2, r3, #8
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	609a      	str	r2, [r3, #8]
}
 8006a80:	bf00      	nop
 8006a82:	371c      	adds	r7, #28
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f003 031f 	and.w	r3, r3, #31
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6a1a      	ldr	r2, [r3, #32]
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	43db      	mvns	r3, r3
 8006aae:	401a      	ands	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6a1a      	ldr	r2, [r3, #32]
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 031f 	and.w	r3, r3, #31
 8006abe:	6879      	ldr	r1, [r7, #4]
 8006ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	621a      	str	r2, [r3, #32]
}
 8006aca:	bf00      	nop
 8006acc:	371c      	adds	r7, #28
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
	...

08006ad8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e054      	b.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2202      	movs	r2, #2
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a24      	ldr	r2, [pc, #144]	; (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d108      	bne.n	8006b2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a17      	ldr	r2, [pc, #92]	; (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d00e      	beq.n	8006b6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b58:	d009      	beq.n	8006b6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a13      	ldr	r2, [pc, #76]	; (8006bac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d004      	beq.n	8006b6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a11      	ldr	r2, [pc, #68]	; (8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d10c      	bne.n	8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3714      	adds	r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40012c00 	.word	0x40012c00
 8006bac:	40000400 	.word	0x40000400
 8006bb0:	40014000 	.word	0x40014000

08006bb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e060      	b.n	8006c92 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c36:	4313      	orrs	r3, r2
 8006c38:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	041b      	lsls	r3, r3, #16
 8006c46:	4313      	orrs	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a14      	ldr	r2, [pc, #80]	; (8006ca0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d115      	bne.n	8006c80 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5e:	051b      	lsls	r3, r3, #20
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	69db      	ldr	r3, [r3, #28]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	40012c00 	.word	0x40012c00

08006ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e040      	b.n	8006d38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d106      	bne.n	8006ccc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7fa fccc 	bl	8001664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2224      	movs	r2, #36	; 0x24
 8006cd0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0201 	bic.w	r2, r2, #1
 8006ce0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 f82c 	bl	8006d40 <UART_SetConfig>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d101      	bne.n	8006cf2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e022      	b.n	8006d38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f956 	bl	8006fac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685a      	ldr	r2, [r3, #4]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689a      	ldr	r2, [r3, #8]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f042 0201 	orr.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f9dd 	bl	80070f0 <UART_CheckIdleState>
 8006d36:	4603      	mov	r3, r0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b088      	sub	sp, #32
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	689a      	ldr	r2, [r3, #8]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	431a      	orrs	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	4b8a      	ldr	r3, [pc, #552]	; (8006f94 <UART_SetConfig+0x254>)
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	6812      	ldr	r2, [r2, #0]
 8006d72:	6979      	ldr	r1, [r7, #20]
 8006d74:	430b      	orrs	r3, r1
 8006d76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	68da      	ldr	r2, [r3, #12]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a78      	ldr	r2, [pc, #480]	; (8006f98 <UART_SetConfig+0x258>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d120      	bne.n	8006dfe <UART_SetConfig+0xbe>
 8006dbc:	4b77      	ldr	r3, [pc, #476]	; (8006f9c <UART_SetConfig+0x25c>)
 8006dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc0:	f003 0303 	and.w	r3, r3, #3
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d817      	bhi.n	8006df8 <UART_SetConfig+0xb8>
 8006dc8:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <UART_SetConfig+0x90>)
 8006dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dce:	bf00      	nop
 8006dd0:	08006de1 	.word	0x08006de1
 8006dd4:	08006ded 	.word	0x08006ded
 8006dd8:	08006df3 	.word	0x08006df3
 8006ddc:	08006de7 	.word	0x08006de7
 8006de0:	2300      	movs	r3, #0
 8006de2:	77fb      	strb	r3, [r7, #31]
 8006de4:	e01d      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006de6:	2302      	movs	r3, #2
 8006de8:	77fb      	strb	r3, [r7, #31]
 8006dea:	e01a      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006dec:	2304      	movs	r3, #4
 8006dee:	77fb      	strb	r3, [r7, #31]
 8006df0:	e017      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006df2:	2308      	movs	r3, #8
 8006df4:	77fb      	strb	r3, [r7, #31]
 8006df6:	e014      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006df8:	2310      	movs	r3, #16
 8006dfa:	77fb      	strb	r3, [r7, #31]
 8006dfc:	e011      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a67      	ldr	r2, [pc, #412]	; (8006fa0 <UART_SetConfig+0x260>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d102      	bne.n	8006e0e <UART_SetConfig+0xce>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	77fb      	strb	r3, [r7, #31]
 8006e0c:	e009      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a64      	ldr	r2, [pc, #400]	; (8006fa4 <UART_SetConfig+0x264>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d102      	bne.n	8006e1e <UART_SetConfig+0xde>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	77fb      	strb	r3, [r7, #31]
 8006e1c:	e001      	b.n	8006e22 <UART_SetConfig+0xe2>
 8006e1e:	2310      	movs	r3, #16
 8006e20:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e2a:	d15b      	bne.n	8006ee4 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8006e2c:	7ffb      	ldrb	r3, [r7, #31]
 8006e2e:	2b08      	cmp	r3, #8
 8006e30:	d827      	bhi.n	8006e82 <UART_SetConfig+0x142>
 8006e32:	a201      	add	r2, pc, #4	; (adr r2, 8006e38 <UART_SetConfig+0xf8>)
 8006e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e38:	08006e5d 	.word	0x08006e5d
 8006e3c:	08006e65 	.word	0x08006e65
 8006e40:	08006e6d 	.word	0x08006e6d
 8006e44:	08006e83 	.word	0x08006e83
 8006e48:	08006e73 	.word	0x08006e73
 8006e4c:	08006e83 	.word	0x08006e83
 8006e50:	08006e83 	.word	0x08006e83
 8006e54:	08006e83 	.word	0x08006e83
 8006e58:	08006e7b 	.word	0x08006e7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e5c:	f7fe fc3e 	bl	80056dc <HAL_RCC_GetPCLK1Freq>
 8006e60:	61b8      	str	r0, [r7, #24]
        break;
 8006e62:	e013      	b.n	8006e8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e64:	f7fe fc5c 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 8006e68:	61b8      	str	r0, [r7, #24]
        break;
 8006e6a:	e00f      	b.n	8006e8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e6c:	4b4e      	ldr	r3, [pc, #312]	; (8006fa8 <UART_SetConfig+0x268>)
 8006e6e:	61bb      	str	r3, [r7, #24]
        break;
 8006e70:	e00c      	b.n	8006e8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e72:	f7fe fbbd 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 8006e76:	61b8      	str	r0, [r7, #24]
        break;
 8006e78:	e008      	b.n	8006e8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e7e:	61bb      	str	r3, [r7, #24]
        break;
 8006e80:	e004      	b.n	8006e8c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006e82:	2300      	movs	r3, #0
 8006e84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	77bb      	strb	r3, [r7, #30]
        break;
 8006e8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d074      	beq.n	8006f7c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	005a      	lsls	r2, r3, #1
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	085b      	lsrs	r3, r3, #1
 8006e9c:	441a      	add	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	2b0f      	cmp	r3, #15
 8006eae:	d916      	bls.n	8006ede <UART_SetConfig+0x19e>
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eb6:	d212      	bcs.n	8006ede <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	f023 030f 	bic.w	r3, r3, #15
 8006ec0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	085b      	lsrs	r3, r3, #1
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	f003 0307 	and.w	r3, r3, #7
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	89fb      	ldrh	r3, [r7, #14]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	89fa      	ldrh	r2, [r7, #14]
 8006eda:	60da      	str	r2, [r3, #12]
 8006edc:	e04e      	b.n	8006f7c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	77bb      	strb	r3, [r7, #30]
 8006ee2:	e04b      	b.n	8006f7c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ee4:	7ffb      	ldrb	r3, [r7, #31]
 8006ee6:	2b08      	cmp	r3, #8
 8006ee8:	d827      	bhi.n	8006f3a <UART_SetConfig+0x1fa>
 8006eea:	a201      	add	r2, pc, #4	; (adr r2, 8006ef0 <UART_SetConfig+0x1b0>)
 8006eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef0:	08006f15 	.word	0x08006f15
 8006ef4:	08006f1d 	.word	0x08006f1d
 8006ef8:	08006f25 	.word	0x08006f25
 8006efc:	08006f3b 	.word	0x08006f3b
 8006f00:	08006f2b 	.word	0x08006f2b
 8006f04:	08006f3b 	.word	0x08006f3b
 8006f08:	08006f3b 	.word	0x08006f3b
 8006f0c:	08006f3b 	.word	0x08006f3b
 8006f10:	08006f33 	.word	0x08006f33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f14:	f7fe fbe2 	bl	80056dc <HAL_RCC_GetPCLK1Freq>
 8006f18:	61b8      	str	r0, [r7, #24]
        break;
 8006f1a:	e013      	b.n	8006f44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f1c:	f7fe fc00 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 8006f20:	61b8      	str	r0, [r7, #24]
        break;
 8006f22:	e00f      	b.n	8006f44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f24:	4b20      	ldr	r3, [pc, #128]	; (8006fa8 <UART_SetConfig+0x268>)
 8006f26:	61bb      	str	r3, [r7, #24]
        break;
 8006f28:	e00c      	b.n	8006f44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f2a:	f7fe fb61 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 8006f2e:	61b8      	str	r0, [r7, #24]
        break;
 8006f30:	e008      	b.n	8006f44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f36:	61bb      	str	r3, [r7, #24]
        break;
 8006f38:	e004      	b.n	8006f44 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	77bb      	strb	r3, [r7, #30]
        break;
 8006f42:	bf00      	nop
    }

    if (pclk != 0U)
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d018      	beq.n	8006f7c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	085a      	lsrs	r2, r3, #1
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	441a      	add	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b0f      	cmp	r3, #15
 8006f64:	d908      	bls.n	8006f78 <UART_SetConfig+0x238>
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f6c:	d204      	bcs.n	8006f78 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	60da      	str	r2, [r3, #12]
 8006f76:	e001      	b.n	8006f7c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006f88:	7fbb      	ldrb	r3, [r7, #30]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3720      	adds	r7, #32
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	efff69f3 	.word	0xefff69f3
 8006f98:	40013800 	.word	0x40013800
 8006f9c:	40021000 	.word	0x40021000
 8006fa0:	40004400 	.word	0x40004400
 8006fa4:	40004800 	.word	0x40004800
 8006fa8:	007a1200 	.word	0x007a1200

08006fac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00a      	beq.n	8006fd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	f003 0302 	and.w	r3, r3, #2
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00a      	beq.n	8006ff8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	430a      	orrs	r2, r1
 8006ff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffc:	f003 0304 	and.w	r3, r3, #4
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00a      	beq.n	800701a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701e:	f003 0308 	and.w	r3, r3, #8
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00a      	beq.n	800703c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	430a      	orrs	r2, r1
 800703a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007040:	f003 0310 	and.w	r3, r3, #16
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00a      	beq.n	800705e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	430a      	orrs	r2, r1
 800705c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	f003 0320 	and.w	r3, r3, #32
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00a      	beq.n	8007080 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	430a      	orrs	r2, r1
 800707e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01a      	beq.n	80070c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070aa:	d10a      	bne.n	80070c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	430a      	orrs	r2, r1
 80070c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00a      	beq.n	80070e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	430a      	orrs	r2, r1
 80070e2:	605a      	str	r2, [r3, #4]
  }
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af02      	add	r7, sp, #8
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007100:	f7fa fb78 	bl	80017f4 <HAL_GetTick>
 8007104:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b08      	cmp	r3, #8
 8007112:	d10e      	bne.n	8007132 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007114:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f82d 	bl	8007182 <UART_WaitOnFlagUntilTimeout>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d001      	beq.n	8007132 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e023      	b.n	800717a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	2b04      	cmp	r3, #4
 800713e:	d10e      	bne.n	800715e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007140:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f817 	bl	8007182 <UART_WaitOnFlagUntilTimeout>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e00d      	b.n	800717a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2220      	movs	r2, #32
 8007162:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2220      	movs	r2, #32
 8007168:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b09c      	sub	sp, #112	; 0x70
 8007186:	af00      	add	r7, sp, #0
 8007188:	60f8      	str	r0, [r7, #12]
 800718a:	60b9      	str	r1, [r7, #8]
 800718c:	603b      	str	r3, [r7, #0]
 800718e:	4613      	mov	r3, r2
 8007190:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007192:	e0a5      	b.n	80072e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007194:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719a:	f000 80a1 	beq.w	80072e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800719e:	f7fa fb29 	bl	80017f4 <HAL_GetTick>
 80071a2:	4602      	mov	r2, r0
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d302      	bcc.n	80071b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80071ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d13e      	bne.n	8007232 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071bc:	e853 3f00 	ldrex	r3, [r3]
 80071c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80071c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80071c8:	667b      	str	r3, [r7, #100]	; 0x64
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	461a      	mov	r2, r3
 80071d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80071d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80071e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e6      	bne.n	80071b4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3308      	adds	r3, #8
 80071ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f8:	f023 0301 	bic.w	r3, r3, #1
 80071fc:	663b      	str	r3, [r7, #96]	; 0x60
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3308      	adds	r3, #8
 8007204:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007206:	64ba      	str	r2, [r7, #72]	; 0x48
 8007208:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800720c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800720e:	e841 2300 	strex	r3, r2, [r1]
 8007212:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1e5      	bne.n	80071e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2220      	movs	r2, #32
 800721e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2220      	movs	r2, #32
 8007224:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e067      	b.n	8007302 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b00      	cmp	r3, #0
 800723e:	d04f      	beq.n	80072e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	69db      	ldr	r3, [r3, #28]
 8007246:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800724a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800724e:	d147      	bne.n	80072e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007258:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007262:	e853 3f00 	ldrex	r3, [r3]
 8007266:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800726e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	461a      	mov	r2, r3
 8007276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007278:	637b      	str	r3, [r7, #52]	; 0x34
 800727a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800727e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007280:	e841 2300 	strex	r3, r2, [r1]
 8007284:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1e6      	bne.n	800725a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3308      	adds	r3, #8
 8007292:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	e853 3f00 	ldrex	r3, [r3]
 800729a:	613b      	str	r3, [r7, #16]
   return(result);
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	f023 0301 	bic.w	r3, r3, #1
 80072a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3308      	adds	r3, #8
 80072aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80072ac:	623a      	str	r2, [r7, #32]
 80072ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	69f9      	ldr	r1, [r7, #28]
 80072b2:	6a3a      	ldr	r2, [r7, #32]
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e5      	bne.n	800728c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2220      	movs	r2, #32
 80072c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2220      	movs	r2, #32
 80072ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e010      	b.n	8007302 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	69da      	ldr	r2, [r3, #28]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	4013      	ands	r3, r2
 80072ea:	68ba      	ldr	r2, [r7, #8]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	bf0c      	ite	eq
 80072f0:	2301      	moveq	r3, #1
 80072f2:	2300      	movne	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	461a      	mov	r2, r3
 80072f8:	79fb      	ldrb	r3, [r7, #7]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	f43f af4a 	beq.w	8007194 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3770      	adds	r7, #112	; 0x70
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
	...

0800730c <__libc_init_array>:
 800730c:	b570      	push	{r4, r5, r6, lr}
 800730e:	4d0d      	ldr	r5, [pc, #52]	; (8007344 <__libc_init_array+0x38>)
 8007310:	4c0d      	ldr	r4, [pc, #52]	; (8007348 <__libc_init_array+0x3c>)
 8007312:	1b64      	subs	r4, r4, r5
 8007314:	10a4      	asrs	r4, r4, #2
 8007316:	2600      	movs	r6, #0
 8007318:	42a6      	cmp	r6, r4
 800731a:	d109      	bne.n	8007330 <__libc_init_array+0x24>
 800731c:	4d0b      	ldr	r5, [pc, #44]	; (800734c <__libc_init_array+0x40>)
 800731e:	4c0c      	ldr	r4, [pc, #48]	; (8007350 <__libc_init_array+0x44>)
 8007320:	f000 f820 	bl	8007364 <_init>
 8007324:	1b64      	subs	r4, r4, r5
 8007326:	10a4      	asrs	r4, r4, #2
 8007328:	2600      	movs	r6, #0
 800732a:	42a6      	cmp	r6, r4
 800732c:	d105      	bne.n	800733a <__libc_init_array+0x2e>
 800732e:	bd70      	pop	{r4, r5, r6, pc}
 8007330:	f855 3b04 	ldr.w	r3, [r5], #4
 8007334:	4798      	blx	r3
 8007336:	3601      	adds	r6, #1
 8007338:	e7ee      	b.n	8007318 <__libc_init_array+0xc>
 800733a:	f855 3b04 	ldr.w	r3, [r5], #4
 800733e:	4798      	blx	r3
 8007340:	3601      	adds	r6, #1
 8007342:	e7f2      	b.n	800732a <__libc_init_array+0x1e>
 8007344:	080073b4 	.word	0x080073b4
 8007348:	080073b4 	.word	0x080073b4
 800734c:	080073b4 	.word	0x080073b4
 8007350:	080073b8 	.word	0x080073b8

08007354 <memset>:
 8007354:	4402      	add	r2, r0
 8007356:	4603      	mov	r3, r0
 8007358:	4293      	cmp	r3, r2
 800735a:	d100      	bne.n	800735e <memset+0xa>
 800735c:	4770      	bx	lr
 800735e:	f803 1b01 	strb.w	r1, [r3], #1
 8007362:	e7f9      	b.n	8007358 <memset+0x4>

08007364 <_init>:
 8007364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007366:	bf00      	nop
 8007368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800736a:	bc08      	pop	{r3}
 800736c:	469e      	mov	lr, r3
 800736e:	4770      	bx	lr

08007370 <_fini>:
 8007370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007372:	bf00      	nop
 8007374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007376:	bc08      	pop	{r3}
 8007378:	469e      	mov	lr, r3
 800737a:	4770      	bx	lr
