source /opt/synopsys/2016/primetime/admin/setup/.synopsys_pt.setup
###### Pre-Layout PrimeTime Script #######
## Define the library location
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
## read the verilog files
read_verilog ../dc_synth/output/fifo.v
## Set top module name
current_design FIFO
## Read in SDC from the synthesis
source ../dc_synth/const/fifo.sdc
## Analysis reports
## Save outputs
