module Control (
    input wire[31:0] inst,
    output reg bSel,immSel,writeDataSel,regsWriteEn,
    output reg[3:0] aluMode,
    output reg[2:0] ramMode,
);

always @(inst) begin
    aluMode=4'b0000;
    bSel=0;
    immSel=0;
    writeDataSel=0;
    case(inst[6:0])
        7'b0110011:begin
            aluMode={inst[14:12],inst[30]};
        end
        7'b0010011:begin
            bSel=1; 
            immSel=1;
            aluMode={inst[14:12],inst[30]};
        end
        7'b0000011:begin
            immSel=1;
            bSel=1;
            ramMode=inst[14:12];
            writeDataSel=1;
        end
        default:begin
        end
    endcase
end
endmodule 