{
  "design": {
    "design_info": {
      "boundary_crc": "0xF57FA5C2E9B74B1D",
      "device": "xc7z035ffg676-2",
      "gen_directory": "../../../../test2023.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_gpio_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {}
      },
      "rst_ps7_0_100M": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "system_ila_0": "",
      "system_ila_FM": "",
      "D_trig_0": "",
      "D_trig_1": "",
      "system_ila_AM": "",
      "DAC_1": {
        "DAC8830_WR_0": "",
        "DAC8830_spi_0": ""
      },
      "DAC_2": {
        "DAC8830_WR_0": "",
        "DAC8830_spi_0": ""
      },
      "system_ila_VPP": "",
      "MOV_VPP_TOP_AM": "",
      "MOV_VPP_TOP_FM": "",
      "D_trig_2": "",
      "system_ila_VPP1": "",
      "axi_gpio_3": "",
      "system_ila_FREQ": "",
      "FREQ_counter_FM": "",
      "FREQ_counter_AM": "",
      "clock_1M_0": "",
      "LTC2248_0": "",
      "axi_gpio_4": "",
      "axi_gpio_5": "",
      "axi_gpio_6": "",
      "FREQ_counter_PSK": "",
      "axi_gpio_7": "",
      "PSK_OUT_0": "",
      "axi_gpio_8": "",
      "DATA_SELE_0": "",
      "system_ila_SELE": "",
      "AM_DM_0": "",
      "MOV_RMS_AM": "",
      "MOV_RMS_FM": "",
      "MOV_RMS_PSK": "",
      "FM_DM_0": "",
      "PSK_DM_0": "",
      "DAC_3": {
        "AD5664_spi_0": "",
        "AD5664_WR_0": ""
      },
      "system_ila_DAC": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "UART0_TX_0": {
        "direction": "O"
      },
      "UART0_RX_0": {
        "direction": "I"
      },
      "DAC_SCLK_0": {
        "direction": "O"
      },
      "DAC_SDIO_0": {
        "direction": "O"
      },
      "DAC_CS_0": {
        "direction": "O"
      },
      "DAC_SCLK_1": {
        "direction": "O"
      },
      "DAC_SDIO_1": {
        "direction": "O"
      },
      "DAC_CS_1": {
        "direction": "O"
      },
      "ADC_IN_0": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "ADC_CLK_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_LTC2248_0_0_ADC_CLK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "cs_0": {
        "direction": "O"
      },
      "sdio_0": {
        "direction": "O"
      },
      "sclk_0": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "EMIO"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip\\design_1_axi_gpio_0_0\\design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_ps7_0_axi_periph_0\\design_1_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "design_1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip\\design_1_xbar_0\\design_1_xbar_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip\\design_1_auto_pc_0\\design_1_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_100M_0",
        "xci_path": "ip\\design_1_rst_ps7_0_100M_0\\design_1_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip\\design_1_axi_gpio_0_1\\design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_2",
        "xci_path": "ip\\design_1_axi_gpio_0_2\\design_1_axi_gpio_0_2.xci",
        "inst_hier_path": "axi_gpio_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      },
      "system_ila_FM": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_1",
        "xci_path": "ip\\design_1_system_ila_0_1\\design_1_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_FM",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "11"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE10_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          },
          "C_PROBE7_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_MU_CNT": {
            "value": "2"
          },
          "C_PROBE9_MU_CNT": {
            "value": "2"
          }
        }
      },
      "D_trig_0": {
        "vlnv": "xilinx.com:module_ref:D_trig:1.0",
        "xci_name": "design_1_D_trig_0_0",
        "xci_path": "ip\\design_1_D_trig_0_0\\design_1_D_trig_0_0.xci",
        "inst_hier_path": "D_trig_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "D_trig",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "outdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "D_trig_1": {
        "vlnv": "xilinx.com:module_ref:D_trig:1.0",
        "xci_name": "design_1_D_trig_0_1",
        "xci_path": "ip\\design_1_D_trig_0_1\\design_1_D_trig_0_1.xci",
        "inst_hier_path": "D_trig_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "D_trig",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "outdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "system_ila_AM": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_FM_0",
        "xci_path": "ip\\design_1_system_ila_FM_0\\design_1_system_ila_FM_0.xci",
        "inst_hier_path": "system_ila_AM",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          }
        }
      },
      "DAC_1": {
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "DAC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sclk_1": {
            "direction": "O"
          },
          "sdio_0": {
            "direction": "O"
          },
          "cs_1": {
            "direction": "O"
          }
        },
        "components": {
          "DAC8830_WR_0": {
            "vlnv": "xilinx.com:module_ref:DAC8830_WR:1.0",
            "xci_name": "design_1_DAC8830_WR_0_0",
            "xci_path": "ip\\design_1_DAC8830_WR_0_0\\design_1_DAC8830_WR_0_0.xci",
            "inst_hier_path": "DAC_1/DAC8830_WR_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC8830_WR",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_25M": {
                "direction": "I"
              },
              "DAC_DATA": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "O"
              }
            }
          },
          "DAC8830_spi_0": {
            "vlnv": "xilinx.com:module_ref:DAC8830_spi:1.0",
            "xci_name": "design_1_DAC8830_spi_0_0",
            "xci_path": "ip\\design_1_DAC8830_spi_0_0\\design_1_DAC8830_spi_0_0.xci",
            "inst_hier_path": "DAC_1/DAC8830_spi_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC8830_spi",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "I"
              },
              "sclk": {
                "direction": "O"
              },
              "sdio": {
                "direction": "O"
              },
              "cs": {
                "direction": "O"
              },
              "clk_25M": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "DAC8830_WR_0_WB": {
            "ports": [
              "DAC8830_WR_0/WB",
              "DAC8830_spi_0/WB"
            ]
          },
          "DAC8830_WR_0_data": {
            "ports": [
              "DAC8830_WR_0/data",
              "DAC8830_spi_0/data"
            ]
          },
          "DAC8830_spi_0_clk_25M": {
            "ports": [
              "DAC8830_spi_0/clk_25M",
              "DAC8830_WR_0/clk_25M"
            ]
          },
          "DAC8830_spi_0_cs": {
            "ports": [
              "DAC8830_spi_0/cs",
              "cs_1"
            ]
          },
          "DAC8830_spi_0_sclk": {
            "ports": [
              "DAC8830_spi_0/sclk",
              "sclk_1"
            ]
          },
          "DAC8830_spi_0_sdio": {
            "ports": [
              "DAC8830_spi_0/sdio",
              "sdio_0"
            ]
          },
          "DAC_DATA_1": {
            "ports": [
              "DAC_DATA",
              "DAC8830_WR_0/DAC_DATA"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "sys_clk",
              "DAC8830_spi_0/sys_clk",
              "DAC8830_WR_0/sys_clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "sys_rst_n",
              "DAC8830_spi_0/sys_rst_n",
              "DAC8830_WR_0/sys_rst_n"
            ]
          }
        }
      },
      "DAC_2": {
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "DAC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sclk_1": {
            "direction": "O"
          },
          "sdio_0": {
            "direction": "O"
          },
          "cs_1": {
            "direction": "O"
          }
        },
        "components": {
          "DAC8830_WR_0": {
            "vlnv": "xilinx.com:module_ref:DAC8830_WR:1.0",
            "xci_name": "design_1_DAC8830_WR_0_1",
            "xci_path": "ip\\design_1_DAC8830_WR_0_1\\design_1_DAC8830_WR_0_1.xci",
            "inst_hier_path": "DAC_2/DAC8830_WR_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC8830_WR",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_25M": {
                "direction": "I"
              },
              "DAC_DATA": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "O"
              }
            }
          },
          "DAC8830_spi_0": {
            "vlnv": "xilinx.com:module_ref:DAC8830_spi:1.0",
            "xci_name": "design_1_DAC8830_spi_0_1",
            "xci_path": "ip\\design_1_DAC8830_spi_0_1\\design_1_DAC8830_spi_0_1.xci",
            "inst_hier_path": "DAC_2/DAC8830_spi_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC8830_spi",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "I"
              },
              "sclk": {
                "direction": "O"
              },
              "sdio": {
                "direction": "O"
              },
              "cs": {
                "direction": "O"
              },
              "clk_25M": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "DAC8830_WR_0_WB": {
            "ports": [
              "DAC8830_WR_0/WB",
              "DAC8830_spi_0/WB"
            ]
          },
          "DAC8830_WR_0_data": {
            "ports": [
              "DAC8830_WR_0/data",
              "DAC8830_spi_0/data"
            ]
          },
          "DAC8830_spi_0_clk_25M": {
            "ports": [
              "DAC8830_spi_0/clk_25M",
              "DAC8830_WR_0/clk_25M"
            ]
          },
          "DAC8830_spi_0_cs": {
            "ports": [
              "DAC8830_spi_0/cs",
              "cs_1"
            ]
          },
          "DAC8830_spi_0_sclk": {
            "ports": [
              "DAC8830_spi_0/sclk",
              "sclk_1"
            ]
          },
          "DAC8830_spi_0_sdio": {
            "ports": [
              "DAC8830_spi_0/sdio",
              "sdio_0"
            ]
          },
          "DAC_DATA_1": {
            "ports": [
              "DAC_DATA",
              "DAC8830_WR_0/DAC_DATA"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "sys_clk",
              "DAC8830_spi_0/sys_clk",
              "DAC8830_WR_0/sys_clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "sys_rst_n",
              "DAC8830_spi_0/sys_rst_n",
              "DAC8830_WR_0/sys_rst_n"
            ]
          }
        }
      },
      "system_ila_VPP": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_FM_2",
        "xci_path": "ip\\design_1_system_ila_FM_2\\design_1_system_ila_FM_2.xci",
        "inst_hier_path": "system_ila_VPP",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      },
      "MOV_VPP_TOP_AM": {
        "vlnv": "xilinx.com:module_ref:MOV_VPP_TOP:1.0",
        "xci_name": "design_1_MOV_VPP_TOP_0_0",
        "xci_path": "ip\\design_1_MOV_VPP_TOP_0_0\\design_1_MOV_VPP_TOP_0_0.xci",
        "inst_hier_path": "MOV_VPP_TOP_AM",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MOV_VPP_TOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "VPP_data": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "data_max": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_min": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk1k": {
            "direction": "O"
          }
        }
      },
      "MOV_VPP_TOP_FM": {
        "vlnv": "xilinx.com:module_ref:MOV_VPP_TOP:1.0",
        "xci_name": "design_1_MOV_VPP_TOP_1_0",
        "xci_path": "ip\\design_1_MOV_VPP_TOP_1_0\\design_1_MOV_VPP_TOP_1_0.xci",
        "inst_hier_path": "MOV_VPP_TOP_FM",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MOV_VPP_TOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "VPP_data": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "data_max": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_min": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk1k": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "D_trig_2": {
        "vlnv": "xilinx.com:module_ref:D_trig:1.0",
        "xci_name": "design_1_D_trig_0_2",
        "xci_path": "ip\\design_1_D_trig_0_2\\design_1_D_trig_0_2.xci",
        "inst_hier_path": "D_trig_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "D_trig",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "outdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "system_ila_VPP1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_VPP_0",
        "xci_path": "ip\\design_1_system_ila_VPP_0\\design_1_system_ila_VPP_0.xci",
        "inst_hier_path": "system_ila_VPP1",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          }
        }
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_3",
        "xci_path": "ip\\design_1_axi_gpio_0_3\\design_1_axi_gpio_0_3.xci",
        "inst_hier_path": "axi_gpio_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "system_ila_FREQ": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_AM_0",
        "xci_path": "ip\\design_1_system_ila_AM_0\\design_1_system_ila_AM_0.xci",
        "inst_hier_path": "system_ila_FREQ",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          }
        }
      },
      "FREQ_counter_FM": {
        "vlnv": "xilinx.com:module_ref:FREQ_counter:1.0",
        "xci_name": "design_1_FREQ_counter_0_0",
        "xci_path": "ip\\design_1_FREQ_counter_0_0\\design_1_FREQ_counter_0_0.xci",
        "inst_hier_path": "FREQ_counter_FM",
        "parameters": {
          "HIGH": {
            "value": "100"
          },
          "LOW": {
            "value": "-100"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FREQ_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "EN": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sys_count_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "count_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SQ_data": {
            "direction": "O"
          },
          "EN_2": {
            "direction": "O"
          },
          "FTW": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sys_count": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "FREQ_counter_AM": {
        "vlnv": "xilinx.com:module_ref:FREQ_counter:1.0",
        "xci_name": "design_1_FREQ_counter_0_1",
        "xci_path": "ip\\design_1_FREQ_counter_0_1\\design_1_FREQ_counter_0_1.xci",
        "inst_hier_path": "FREQ_counter_AM",
        "parameters": {
          "HIGH": {
            "value": "400"
          },
          "LOW": {
            "value": "-400"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FREQ_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "EN": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sys_count_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "count_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SQ_data": {
            "direction": "O"
          },
          "EN_2": {
            "direction": "O"
          },
          "FTW": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sys_count": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "clock_1M_0": {
        "vlnv": "xilinx.com:module_ref:clock_1M:1.0",
        "xci_name": "design_1_clock_1M_0_0",
        "xci_path": "ip\\design_1_clock_1M_0_0\\design_1_clock_1M_0_0.xci",
        "inst_hier_path": "clock_1M_0",
        "parameters": {
          "cont": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_1M",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "clk_1M": {
            "direction": "O"
          },
          "clk_500k": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "LTC2248_0": {
        "vlnv": "xilinx.com:module_ref:LTC2248:1.0",
        "xci_name": "design_1_LTC2248_0_0",
        "xci_path": "ip\\design_1_LTC2248_0_0\\design_1_LTC2248_0_0.xci",
        "inst_hier_path": "LTC2248_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LTC2248",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ADC_IN": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "ADC_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ADC_CLK": {
            "type": "clk",
            "direction": "O"
          },
          "ADC_PD": {
            "direction": "O"
          }
        }
      },
      "axi_gpio_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_3_0",
        "xci_path": "ip\\design_1_axi_gpio_3_0\\design_1_axi_gpio_3_0.xci",
        "inst_hier_path": "axi_gpio_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_gpio_5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_3_1",
        "xci_path": "ip\\design_1_axi_gpio_3_1\\design_1_axi_gpio_3_1.xci",
        "inst_hier_path": "axi_gpio_5",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_gpio_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_5_0",
        "xci_path": "ip\\design_1_axi_gpio_5_0\\design_1_axi_gpio_5_0.xci",
        "inst_hier_path": "axi_gpio_6",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "FREQ_counter_PSK": {
        "vlnv": "xilinx.com:module_ref:FREQ_counter:1.0",
        "xci_name": "design_1_FREQ_counter_FM_0",
        "xci_path": "ip\\design_1_FREQ_counter_FM_0\\design_1_FREQ_counter_FM_0.xci",
        "inst_hier_path": "FREQ_counter_PSK",
        "parameters": {
          "HIGH": {
            "value": "50"
          },
          "LOW": {
            "value": "-50"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FREQ_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "EN": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sys_count_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "count_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SQ_data": {
            "direction": "O"
          },
          "EN_2": {
            "direction": "O"
          },
          "FTW": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sys_count": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "axi_gpio_7": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_6_0",
        "xci_path": "ip\\design_1_axi_gpio_6_0\\design_1_axi_gpio_6_0.xci",
        "inst_hier_path": "axi_gpio_7",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "PSK_OUT_0": {
        "vlnv": "xilinx.com:module_ref:PSK_OUT:1.0",
        "xci_name": "design_1_PSK_OUT_0_0",
        "xci_path": "ip\\design_1_PSK_OUT_0_0\\design_1_PSK_OUT_0_0.xci",
        "inst_hier_path": "PSK_OUT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PSK_OUT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_PSK_DM_0_0_down_clk",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "PSK_data": {
            "direction": "O"
          },
          "PSK_data_ANL": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axi_gpio_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_7_0",
        "xci_path": "ip\\design_1_axi_gpio_7_0\\design_1_axi_gpio_7_0.xci",
        "inst_hier_path": "axi_gpio_8",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "DATA_SELE_0": {
        "vlnv": "xilinx.com:module_ref:DATA_SELE:1.0",
        "xci_name": "design_1_DATA_SELE_0_0",
        "xci_path": "ip\\design_1_DATA_SELE_0_0\\design_1_DATA_SELE_0_0.xci",
        "inst_hier_path": "DATA_SELE_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DATA_SELE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "SELE": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "AM_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FM_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "PSK_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DAC_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "system_ila_SELE": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_VPP_1",
        "xci_path": "ip\\design_1_system_ila_VPP_1\\design_1_system_ila_VPP_1.xci",
        "inst_hier_path": "system_ila_SELE",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          }
        }
      },
      "AM_DM_0": {
        "vlnv": "xilinx.com:module_ref:AM_DM:1.0",
        "xci_name": "design_1_AM_DM_0_0",
        "xci_path": "ip\\design_1_AM_DM_0_0\\design_1_AM_DM_0_0.xci",
        "inst_hier_path": "AM_DM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AM_DM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ADC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "AM_base": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AM_base_DC": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "down_clk": {
            "type": "clk",
            "direction": "O"
          },
          "DS_buf_1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_3": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_4": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_5": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_6": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "MOV_RMS_AM": {
        "vlnv": "xilinx.com:module_ref:MOV_RMS:1.0",
        "xci_name": "design_1_MOV_RMS_0_1",
        "xci_path": "ip\\design_1_MOV_RMS_0_1\\design_1_MOV_RMS_0_1.xci",
        "inst_hier_path": "MOV_RMS_AM",
        "parameters": {
          "ADD_DW": {
            "value": "35"
          },
          "DIV_BIT": {
            "value": "12"
          },
          "WIDTH": {
            "value": "3125"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MOV_RMS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_AM_DM_0_0_down_clk",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RMS": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MOV_RMS_FM": {
        "vlnv": "xilinx.com:module_ref:MOV_RMS:1.0",
        "xci_name": "design_1_MOV_RMS_AM_0",
        "xci_path": "ip\\design_1_MOV_RMS_AM_0\\design_1_MOV_RMS_AM_0.xci",
        "inst_hier_path": "MOV_RMS_FM",
        "parameters": {
          "ADD_DW": {
            "value": "35"
          },
          "DIV_BIT": {
            "value": "12"
          },
          "WIDTH": {
            "value": "3125"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MOV_RMS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_FM_DM_0_0_down_clk",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RMS": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MOV_RMS_PSK": {
        "vlnv": "xilinx.com:module_ref:MOV_RMS:1.0",
        "xci_name": "design_1_MOV_RMS_FM_1",
        "xci_path": "ip\\design_1_MOV_RMS_FM_1\\design_1_MOV_RMS_FM_1.xci",
        "inst_hier_path": "MOV_RMS_PSK",
        "parameters": {
          "ADD_DW": {
            "value": "35"
          },
          "DIV_BIT": {
            "value": "12"
          },
          "WIDTH": {
            "value": "3125"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MOV_RMS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_PSK_DM_0_0_down_clk",
                "value_src": "default_prop"
              }
            }
          },
          "indata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RMS": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "FM_DM_0": {
        "vlnv": "xilinx.com:module_ref:FM_DM:1.0",
        "xci_name": "design_1_FM_DM_0_0",
        "xci_path": "ip\\design_1_FM_DM_0_0\\design_1_FM_DM_0_0.xci",
        "inst_hier_path": "FM_DM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FM_DM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ADC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FM_base": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FM_base_DC": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AC_MIX_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mixdata4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "down_clk": {
            "type": "clk",
            "direction": "O"
          },
          "DS_buf_1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_3": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_4": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_5": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DS_buf_6": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "PSK_DM_0": {
        "vlnv": "xilinx.com:module_ref:PSK_DM:1.0",
        "xci_name": "design_1_PSK_DM_0_0",
        "xci_path": "ip\\design_1_PSK_DM_0_0\\design_1_PSK_DM_0_0.xci",
        "inst_hier_path": "PSK_DM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PSK_DM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ADC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FM_base": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FM_base_DC": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AC_MIX_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "down_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "DAC_3": {
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "DAC_DATA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sclk_0": {
            "direction": "O"
          },
          "sdio_0": {
            "direction": "O"
          },
          "cs_0": {
            "direction": "O"
          },
          "clk_25M": {
            "direction": "O"
          },
          "data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "AD5664_spi_0": {
            "vlnv": "xilinx.com:module_ref:AD5664_spi:1.0",
            "xci_name": "design_1_AD5664_spi_0_0",
            "xci_path": "ip\\design_1_AD5664_spi_0_0\\design_1_AD5664_spi_0_0.xci",
            "inst_hier_path": "DAC_3/AD5664_spi_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AD5664_spi",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "addr": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "sele": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "I"
              },
              "sclk": {
                "direction": "O"
              },
              "sdio": {
                "direction": "O"
              },
              "cs": {
                "direction": "O"
              },
              "clk_25M": {
                "direction": "O"
              }
            }
          },
          "AD5664_WR_0": {
            "vlnv": "xilinx.com:module_ref:AD5664_WR:1.0",
            "xci_name": "design_1_AD5664_WR_0_0",
            "xci_path": "ip\\design_1_AD5664_WR_0_0\\design_1_AD5664_WR_0_0.xci",
            "inst_hier_path": "DAC_3/AD5664_WR_0",
            "parameters": {
              "sele_ch": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AD5664_WR",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sys_rst_n",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "sys_rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_25M": {
                "direction": "I"
              },
              "DAC_DATA": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "addr": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "sele": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "data": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WB": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "AD5664_WR_0_WB": {
            "ports": [
              "AD5664_WR_0/WB",
              "AD5664_spi_0/WB"
            ]
          },
          "AD5664_WR_0_addr": {
            "ports": [
              "AD5664_WR_0/addr",
              "AD5664_spi_0/addr"
            ]
          },
          "AD5664_WR_0_data": {
            "ports": [
              "AD5664_WR_0/data",
              "AD5664_spi_0/data",
              "data"
            ]
          },
          "AD5664_WR_0_sele": {
            "ports": [
              "AD5664_WR_0/sele",
              "AD5664_spi_0/sele"
            ]
          },
          "AD5664_spi_0_clk_25M": {
            "ports": [
              "AD5664_spi_0/clk_25M",
              "clk_25M",
              "AD5664_WR_0/clk_25M"
            ]
          },
          "AD5664_spi_0_cs": {
            "ports": [
              "AD5664_spi_0/cs",
              "cs_0"
            ]
          },
          "AD5664_spi_0_sclk": {
            "ports": [
              "AD5664_spi_0/sclk",
              "sclk_0"
            ]
          },
          "AD5664_spi_0_sdio": {
            "ports": [
              "AD5664_spi_0/sdio",
              "sdio_0"
            ]
          },
          "DATA_SELE_0_DAC_data": {
            "ports": [
              "DAC_DATA",
              "AD5664_WR_0/DAC_DATA"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "sys_clk",
              "AD5664_spi_0/sys_clk",
              "AD5664_WR_0/sys_clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "sys_rst_n",
              "AD5664_spi_0/sys_rst_n",
              "AD5664_WR_0/sys_rst_n"
            ]
          }
        }
      },
      "system_ila_DAC": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_SELE_0",
        "xci_path": "ip\\design_1_system_ila_SELE_0\\design_1_system_ila_SELE_0.xci",
        "inst_hier_path": "system_ila_DAC",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "axi_gpio_4/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "axi_gpio_5/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M06_AXI",
          "axi_gpio_6/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M07_AXI",
          "axi_gpio_7/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M08_AXI",
          "axi_gpio_8/S_AXI"
        ]
      }
    },
    "nets": {
      "AD5664_spi_0_cs": {
        "ports": [
          "DAC_3/cs_0",
          "cs_0"
        ]
      },
      "AD5664_spi_0_sclk": {
        "ports": [
          "DAC_3/sclk_0",
          "sclk_0"
        ]
      },
      "AD5664_spi_0_sdio": {
        "ports": [
          "DAC_3/sdio_0",
          "sdio_0",
          "system_ila_DAC/probe2"
        ]
      },
      "AD9434_0_adc_data": {
        "ports": [
          "LTC2248_0/ADC_data",
          "D_trig_0/indata",
          "D_trig_1/indata",
          "D_trig_2/indata",
          "system_ila_0/probe0"
        ]
      },
      "ADC_IN_0_1": {
        "ports": [
          "ADC_IN_0",
          "LTC2248_0/ADC_IN"
        ]
      },
      "AM_DM_0_AM_base": {
        "ports": [
          "AM_DM_0/AM_base",
          "MOV_VPP_TOP_AM/indata",
          "FREQ_counter_AM/data",
          "system_ila_AM/probe0",
          "DATA_SELE_0/AM_data",
          "MOV_RMS_AM/indata"
        ]
      },
      "AM_DM_0_AM_base_DC": {
        "ports": [
          "AM_DM_0/AM_base_DC",
          "system_ila_AM/probe1"
        ]
      },
      "AM_DM_0_DS_buf_1": {
        "ports": [
          "AM_DM_0/DS_buf_1",
          "system_ila_AM/probe3"
        ]
      },
      "AM_DM_0_DS_buf_5": {
        "ports": [
          "AM_DM_0/DS_buf_5",
          "system_ila_AM/probe4"
        ]
      },
      "AM_DM_0_down_clk": {
        "ports": [
          "AM_DM_0/down_clk",
          "system_ila_AM/probe2",
          "MOV_RMS_AM/clk_en"
        ]
      },
      "DAC_1_cs_1": {
        "ports": [
          "DAC_1/cs_1",
          "DAC_CS_0"
        ]
      },
      "DAC_1_sclk_1": {
        "ports": [
          "DAC_1/sclk_1",
          "DAC_SCLK_0"
        ]
      },
      "DAC_1_sdio_0": {
        "ports": [
          "DAC_1/sdio_0",
          "DAC_SDIO_0"
        ]
      },
      "DAC_2_cs_1": {
        "ports": [
          "DAC_2/cs_1",
          "DAC_CS_1"
        ]
      },
      "DAC_2_sclk_1": {
        "ports": [
          "DAC_2/sclk_1",
          "DAC_SCLK_1"
        ]
      },
      "DAC_2_sdio_0": {
        "ports": [
          "DAC_2/sdio_0",
          "DAC_SDIO_1"
        ]
      },
      "DAC_3_clk_25M": {
        "ports": [
          "DAC_3/clk_25M",
          "system_ila_DAC/probe0"
        ]
      },
      "DAC_3_data": {
        "ports": [
          "DAC_3/data",
          "system_ila_DAC/probe1"
        ]
      },
      "DATA_SELE_0_DAC_data": {
        "ports": [
          "DATA_SELE_0/DAC_data",
          "DAC_1/DAC_DATA",
          "system_ila_SELE/probe1",
          "DAC_3/DAC_DATA"
        ]
      },
      "D_trig_0_outdata": {
        "ports": [
          "D_trig_0/outdata",
          "FM_DM_0/ADC_DATA"
        ]
      },
      "D_trig_1_outdata": {
        "ports": [
          "D_trig_1/outdata",
          "AM_DM_0/ADC_DATA"
        ]
      },
      "D_trig_2_outdata": {
        "ports": [
          "D_trig_2/outdata",
          "PSK_DM_0/ADC_DATA"
        ]
      },
      "FM_DM_0_AC_MIX_data": {
        "ports": [
          "FM_DM_0/AC_MIX_data",
          "system_ila_FM/probe3"
        ]
      },
      "FM_DM_0_DS_buf_1": {
        "ports": [
          "FM_DM_0/DS_buf_1",
          "system_ila_FM/probe5"
        ]
      },
      "FM_DM_0_DS_buf_2": {
        "ports": [
          "FM_DM_0/DS_buf_2",
          "system_ila_FM/probe6"
        ]
      },
      "FM_DM_0_DS_buf_3": {
        "ports": [
          "FM_DM_0/DS_buf_3",
          "system_ila_FM/probe7"
        ]
      },
      "FM_DM_0_DS_buf_4": {
        "ports": [
          "FM_DM_0/DS_buf_4",
          "system_ila_FM/probe8"
        ]
      },
      "FM_DM_0_DS_buf_5": {
        "ports": [
          "FM_DM_0/DS_buf_5",
          "system_ila_FM/probe9"
        ]
      },
      "FM_DM_0_DS_buf_6": {
        "ports": [
          "FM_DM_0/DS_buf_6",
          "system_ila_FM/probe10"
        ]
      },
      "FM_DM_0_FM_base": {
        "ports": [
          "FM_DM_0/FM_base",
          "MOV_VPP_TOP_FM/indata",
          "system_ila_FM/probe0",
          "DAC_2/DAC_DATA",
          "FREQ_counter_FM/data",
          "DATA_SELE_0/FM_data",
          "MOV_RMS_FM/indata"
        ]
      },
      "FM_DM_0_FM_base_DC": {
        "ports": [
          "FM_DM_0/FM_base_DC",
          "system_ila_FM/probe1"
        ]
      },
      "FM_DM_0_down_clk": {
        "ports": [
          "FM_DM_0/down_clk",
          "system_ila_FM/probe2",
          "MOV_RMS_FM/clk_en"
        ]
      },
      "FM_DM_0_mixdata4": {
        "ports": [
          "FM_DM_0/mixdata4",
          "system_ila_FM/probe4"
        ]
      },
      "FREQ_counter_0_FTW": {
        "ports": [
          "FREQ_counter_FM/FTW",
          "axi_gpio_2/gpio_io_i",
          "system_ila_FREQ/probe1"
        ]
      },
      "FREQ_counter_AM_FTW": {
        "ports": [
          "FREQ_counter_AM/FTW",
          "axi_gpio_3/gpio_io_i",
          "system_ila_FREQ/probe3"
        ]
      },
      "FREQ_counter_FM1_FTW": {
        "ports": [
          "FREQ_counter_PSK/FTW",
          "system_ila_FREQ/probe4",
          "axi_gpio_7/gpio_io_i"
        ]
      },
      "FREQ_counter_FM_EN_2": {
        "ports": [
          "FREQ_counter_FM/EN_2",
          "system_ila_FREQ/probe0"
        ]
      },
      "FREQ_counter_FM_SQ_data": {
        "ports": [
          "FREQ_counter_FM/SQ_data",
          "system_ila_FREQ/probe2"
        ]
      },
      "LTC2248_0_ADC_CLK": {
        "ports": [
          "LTC2248_0/ADC_CLK",
          "ADC_CLK_0"
        ]
      },
      "MOV_RMS_AM_RMS": {
        "ports": [
          "MOV_RMS_AM/RMS",
          "axi_gpio_5/gpio_io_i"
        ]
      },
      "MOV_RMS_FM_RMS": {
        "ports": [
          "MOV_RMS_FM/RMS",
          "axi_gpio_4/gpio_io_i"
        ]
      },
      "MOV_RMS_PSK_RMS": {
        "ports": [
          "MOV_RMS_PSK/RMS",
          "axi_gpio_6/gpio_io_i"
        ]
      },
      "MOV_VPP_TOP_AM_VPP_data": {
        "ports": [
          "MOV_VPP_TOP_AM/VPP_data",
          "system_ila_VPP/probe0",
          "axi_gpio_1/gpio_io_i"
        ]
      },
      "MOV_VPP_TOP_FM_VPP_data": {
        "ports": [
          "MOV_VPP_TOP_FM/VPP_data",
          "system_ila_VPP/probe1",
          "axi_gpio_0/gpio_io_i"
        ]
      },
      "MOV_VPP_TOP_FM_clk1k": {
        "ports": [
          "MOV_VPP_TOP_FM/clk1k",
          "processing_system7_0/IRQ_F2P",
          "clock_1M_0/sys_clk"
        ]
      },
      "MOV_VPP_TOP_FM_data_max": {
        "ports": [
          "MOV_VPP_TOP_FM/data_max",
          "system_ila_VPP/probe2"
        ]
      },
      "MOV_VPP_TOP_FM_data_min": {
        "ports": [
          "MOV_VPP_TOP_FM/data_min",
          "system_ila_VPP/probe3"
        ]
      },
      "PSK_DM_0_FM_base": {
        "ports": [
          "PSK_DM_0/FM_base",
          "system_ila_VPP1/probe0",
          "PSK_OUT_0/indata",
          "MOV_RMS_PSK/indata"
        ]
      },
      "PSK_DM_0_FM_base_DC": {
        "ports": [
          "PSK_DM_0/FM_base_DC",
          "system_ila_VPP1/probe1"
        ]
      },
      "PSK_DM_0_down_clk": {
        "ports": [
          "PSK_DM_0/down_clk",
          "PSK_OUT_0/sys_clk",
          "system_ila_SELE/probe2",
          "MOV_RMS_PSK/clk_en"
        ]
      },
      "PSK_DM_0_mixdata4": {
        "ports": [
          "PSK_DM_0/AC_MIX_data",
          "system_ila_VPP1/probe2"
        ]
      },
      "PSK_OUT_0_PSK_data": {
        "ports": [
          "PSK_OUT_0/PSK_data",
          "system_ila_FREQ/probe5"
        ]
      },
      "PSK_OUT_0_PSK_data_ANL": {
        "ports": [
          "PSK_OUT_0/PSK_data_ANL",
          "FREQ_counter_PSK/data",
          "DATA_SELE_0/PSK_data"
        ]
      },
      "UART0_RX_0_1": {
        "ports": [
          "UART0_RX_0",
          "processing_system7_0/UART0_RX"
        ]
      },
      "axi_gpio_8_gpio_io_o": {
        "ports": [
          "axi_gpio_8/gpio_io_o",
          "DATA_SELE_0/SELE",
          "system_ila_SELE/probe0"
        ]
      },
      "clock_1M_0_clk_500k": {
        "ports": [
          "clock_1M_0/clk_500k",
          "FREQ_counter_FM/EN",
          "FREQ_counter_AM/EN",
          "FREQ_counter_PSK/EN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "axi_gpio_1/s_axi_aclk",
          "ps7_0_axi_periph/M01_ACLK",
          "axi_gpio_2/s_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "system_ila_0/clk",
          "system_ila_FM/clk",
          "D_trig_1/sys_clk",
          "D_trig_0/sys_clk",
          "system_ila_AM/clk",
          "DAC_1/sys_clk",
          "DAC_2/sys_clk",
          "system_ila_VPP/clk",
          "MOV_VPP_TOP_AM/sys_clk",
          "MOV_VPP_TOP_FM/sys_clk",
          "D_trig_2/sys_clk",
          "system_ila_VPP1/clk",
          "axi_gpio_3/s_axi_aclk",
          "ps7_0_axi_periph/M03_ACLK",
          "system_ila_FREQ/clk",
          "FREQ_counter_FM/sys_clk",
          "FREQ_counter_AM/sys_clk",
          "LTC2248_0/sys_clk",
          "axi_gpio_4/s_axi_aclk",
          "ps7_0_axi_periph/M04_ACLK",
          "axi_gpio_5/s_axi_aclk",
          "ps7_0_axi_periph/M05_ACLK",
          "axi_gpio_6/s_axi_aclk",
          "ps7_0_axi_periph/M06_ACLK",
          "FREQ_counter_PSK/sys_clk",
          "axi_gpio_7/s_axi_aclk",
          "ps7_0_axi_periph/M07_ACLK",
          "axi_gpio_8/s_axi_aclk",
          "ps7_0_axi_periph/M08_ACLK",
          "DATA_SELE_0/sys_clk",
          "system_ila_SELE/clk",
          "AM_DM_0/sys_clk",
          "MOV_RMS_AM/sys_clk",
          "MOV_RMS_FM/sys_clk",
          "MOV_RMS_PSK/sys_clk",
          "FM_DM_0/sys_clk",
          "PSK_DM_0/sys_clk",
          "DAC_3/sys_clk",
          "system_ila_DAC/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "processing_system7_0_UART0_TX": {
        "ports": [
          "processing_system7_0/UART0_TX",
          "UART0_TX_0"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "axi_gpio_1/s_axi_aresetn",
          "ps7_0_axi_periph/M01_ARESETN",
          "axi_gpio_2/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "DAC_1/sys_rst_n",
          "DAC_2/sys_rst_n",
          "MOV_VPP_TOP_AM/sys_rst_n",
          "MOV_VPP_TOP_FM/sys_rst_n",
          "axi_gpio_3/s_axi_aresetn",
          "ps7_0_axi_periph/M03_ARESETN",
          "FREQ_counter_FM/sys_rst_n",
          "FREQ_counter_AM/sys_rst_n",
          "clock_1M_0/sys_rst_n",
          "LTC2248_0/sys_rst_n",
          "axi_gpio_4/s_axi_aresetn",
          "ps7_0_axi_periph/M04_ARESETN",
          "axi_gpio_5/s_axi_aresetn",
          "ps7_0_axi_periph/M05_ARESETN",
          "axi_gpio_6/s_axi_aresetn",
          "ps7_0_axi_periph/M06_ARESETN",
          "FREQ_counter_PSK/sys_rst_n",
          "axi_gpio_7/s_axi_aresetn",
          "ps7_0_axi_periph/M07_ARESETN",
          "PSK_OUT_0/sys_rst_n",
          "axi_gpio_8/s_axi_aresetn",
          "ps7_0_axi_periph/M08_ARESETN",
          "DATA_SELE_0/sys_rst_n",
          "AM_DM_0/sys_rst_n",
          "MOV_RMS_AM/sys_rst_n",
          "MOV_RMS_FM/sys_rst_n",
          "MOV_RMS_PSK/sys_rst_n",
          "FM_DM_0/sys_rst_n",
          "PSK_DM_0/sys_rst_n",
          "DAC_3/sys_rst_n"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/axi_gpio_4/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg": {
                "address_block": "/axi_gpio_5/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg": {
                "address_block": "/axi_gpio_6/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg": {
                "address_block": "/axi_gpio_7/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/axi_gpio_8/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}