   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "main.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .section .text.__NVIC_SystemReset,"ax",%progbits
  18              	 .align 2
  19              	 .code 16
  20              	 .thumb_func
  22              	__NVIC_SystemReset:
  23              	.LFB33:
  24              	 .file 1 "C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include/core_cm0.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**************************************************************************//**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * @file     core_cm0.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * @version  V5.0.2
   5:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * @date     19. April 2017
   6:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  ******************************************************************************/
   7:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*
   8:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *
  10:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *
  16:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *
  18:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  * limitations under the License.
  23:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
  24:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  25:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #if   defined ( __ICCARM__ )
  26:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined (__clang__)
  28:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
  30:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  31:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  34:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #include <stdint.h>
  35:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  36:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
  37:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  extern "C" {
  38:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
  39:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  40:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
  41:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  44:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  47:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****      Unions are used for effective representation of core registers.
  49:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  50:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
  53:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  54:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  55:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*******************************************************************************
  56:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *                 CMSIS definitions
  57:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  ******************************************************************************/
  58:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
  59:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup Cortex_M0
  60:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
  61:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
  62:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  63:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #include "cmsis_version.h"
  64:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  
  65:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*  CMSIS CM0 definitions */
  66:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  71:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  73:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     This core does not support an FPU at all
  75:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
  76:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __FPU_USED       0U
  77:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  78:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #if defined ( __CC_ARM )
  79:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
  82:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  83:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
  87:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  88:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined ( __GNUC__ )
  89:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
  92:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  93:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined ( __ICCARM__ )
  94:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined __ARMVFP__
  95:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
  97:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
  98:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 102:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 103:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined ( __TASKING__ )
 104:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if defined __FPU_VFP__
 105:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 107:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 108:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #elif defined ( __CSMC__ )
 109:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 112:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 113:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
 114:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 115:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 117:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 118:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
 119:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 120:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
 121:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 122:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 124:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 126:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 129:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
 130:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  extern "C" {
 131:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
 132:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 133:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* check device defines and use defaults */
 134:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #ifndef __CM0_REV
 136:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #define __CM0_REV               0x0000U
 137:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 139:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 140:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 144:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 145:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 149:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
 150:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 151:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 153:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 155:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     \li to specify the access to peripheral variables.
 157:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
 159:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
 160:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #else
 162:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif
 164:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 167:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* following defines should be used for structure members */
 168:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 172:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group Cortex_M0 */
 173:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 174:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 175:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 176:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*******************************************************************************
 177:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *                 Register Abstraction
 178:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   Core Register contain:
 179:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core Register
 180:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core NVIC Register
 181:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core SCB Register
 182:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core SysTick Register
 183:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  ******************************************************************************/
 184:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 185:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
 188:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 189:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 190:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup    CMSIS_core_register
 191:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief      Core Register type definitions.
 193:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 194:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 195:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 196:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 197:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 199:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef union
 200:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 201:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   struct
 202:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 203:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } APSR_Type;
 211:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 212:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* APSR Register Definitions */
 213:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 216:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 219:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 222:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 225:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 226:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 227:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 229:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef union
 230:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 231:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   struct
 232:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 233:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } IPSR_Type;
 238:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 239:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* IPSR Register Definitions */
 240:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 243:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 244:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 245:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 247:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef union
 248:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 249:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   struct
 250:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 251:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } xPSR_Type;
 262:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 263:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* xPSR Register Definitions */
 264:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 267:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 270:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 273:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 276:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 279:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 282:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 283:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 284:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 286:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef union
 287:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 288:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   struct
 289:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 290:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } CONTROL_Type;
 296:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 297:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* CONTROL Register Definitions */
 298:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 301:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 303:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 304:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 305:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup    CMSIS_core_register
 306:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 309:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 310:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 311:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 312:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 314:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef struct
 315:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 316:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED0[31U];
 318:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RSERVED1[31U];
 320:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED2[31U];
 322:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED3[31U];
 324:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED4[64U];
 325:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }  NVIC_Type;
 327:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 328:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 330:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 331:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 332:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup  CMSIS_core_register
 333:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 336:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 337:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 338:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 339:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 341:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef struct
 342:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 343:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED0;
 346:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****         uint32_t RESERVED1;
 350:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } SCB_Type;
 353:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 354:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB CPUID Register Definitions */
 355:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 358:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 361:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 364:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 367:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 370:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 374:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 377:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 380:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 383:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 386:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 389:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 392:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 395:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 398:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 402:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 405:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 408:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 411:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 414:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB System Control Register Definitions */
 415:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 418:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 421:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 424:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 428:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 431:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 435:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 437:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 438:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 439:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup  CMSIS_core_register
 440:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 443:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 444:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 445:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 446:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 448:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** typedef struct
 449:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 450:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** } SysTick_Type;
 455:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 456:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 460:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 463:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 466:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 469:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SysTick Reload Register Definitions */
 470:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 473:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SysTick Current Register Definitions */
 474:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 477:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 481:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 484:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 487:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 489:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 490:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 491:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup  CMSIS_core_register
 492:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 496:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 497:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 499:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 500:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 501:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup    CMSIS_core_register
 502:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 505:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 506:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 507:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 508:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return           Masked and shifted value.
 512:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
 513:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 515:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 516:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return           Masked and shifted bit field value.
 520:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
 521:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 523:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 525:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 526:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 527:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup    CMSIS_core_register
 528:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 531:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 532:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 533:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* Memory mapping of Core Hardware */
 534:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 539:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 543:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 544:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*@} */
 545:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 546:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 547:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 548:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*******************************************************************************
 549:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  *                Hardware Abstraction Layer
 550:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   Core Function Interface contains:
 551:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core NVIC Functions
 552:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core SysTick Functions
 553:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   - Core Register Access Functions
 554:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  ******************************************************************************/
 555:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 556:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** */
 558:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 559:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 560:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 561:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 563:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   @{
 567:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 568:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 569:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 573:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #else
 575:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M0 */
 576:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M0 */
 577:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 589:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #endif
 593:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #else
 595:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 599:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 601:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 602:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 603:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 604:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 605:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 606:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 607:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 608:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 609:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 610:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Enable Interrupt
 611:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 612:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 613:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 614:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 615:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 616:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 617:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 618:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 619:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 620:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 621:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 622:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 623:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 624:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 625:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Get Interrupt Enable status
 626:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 627:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 628:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return             0  Interrupt is not enabled.
 629:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return             1  Interrupt is enabled.
 630:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 631:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 632:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 633:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 634:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 635:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 636:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1
 637:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 638:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   else
 639:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 640:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return(0U);
 641:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 642:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 643:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 644:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 645:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 646:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Disable Interrupt
 647:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 648:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 649:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 650:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 651:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 652:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 653:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 654:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 655:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 656:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     __DSB();
 657:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     __ISB();
 658:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 659:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 660:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 661:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 662:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 663:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Get Pending Interrupt
 664:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 665:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 666:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return             0  Interrupt status is not pending.
 667:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return             1  Interrupt status is pending.
 668:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 669:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 670:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 671:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 672:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 673:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 674:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1
 675:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 676:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   else
 677:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 678:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return(0U);
 679:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 680:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 681:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 682:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 683:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 684:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Set Pending Interrupt
 685:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 686:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 687:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 688:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 689:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 690:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 691:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 692:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 693:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 694:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 695:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 696:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 697:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 698:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 699:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Clear Pending Interrupt
 700:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 701:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 702:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    IRQn must not be negative.
 703:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 704:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 705:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 706:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 707:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 708:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 709:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 710:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 711:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 712:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 713:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 714:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Set Interrupt Priority
 715:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 716:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 717:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            or negative to specify a processor exception.
 718:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 719:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]  priority  Priority to set.
 720:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 721:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 722:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 723:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 724:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 725:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 726:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 727:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 728:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 729:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   else
 730:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 731:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 732:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 733:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 734:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 735:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 736:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 737:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 738:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Get Interrupt Priority
 739:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 740:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 741:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            or negative to specify a processor exception.
 742:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]   IRQn  Interrupt number.
 743:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return             Interrupt Priority.
 744:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 745:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 746:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 747:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 748:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 749:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 750:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 751:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 752:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 753:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   else
 754:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 755:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 756:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
 757:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 758:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 759:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 760:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 761:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Set Interrupt Vector
 762:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 763:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 764:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            or negative to specify a processor exception.
 765:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            Address 0 must be mapped to SRAM.
 766:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]   IRQn      Interrupt number
 767:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]   vector    Address of interrupt handler function
 768:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 769:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 770:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 771:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t *vectors = (uint32_t *)0x0U;
 772:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 773:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 774:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 775:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 776:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 777:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   Get Interrupt Vector
 778:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Reads an interrupt vector from interrupt vector table.
 779:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 780:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****            or negative to specify a processor exception.
 781:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \param [in]   IRQn      Interrupt number.
 782:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \return                 Address of interrupt handler function
 783:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 784:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 785:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
 786:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   uint32_t *vectors = (uint32_t *)0x0U;
 787:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 788:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** }
 789:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 790:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 791:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** /**
 792:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \brief   System Reset
 793:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   \details Initiates a system reset request to reset the MCU.
 794:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****  */
 795:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
 796:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** {
  25              	 .loc 1 796 0
  26              	 .cfi_startproc
  27 0000 80B5     	 push {r7,lr}
  28              	.LCFI0:
  29              	 .cfi_def_cfa_offset 8
  30              	 .cfi_offset 7,-8
  31              	 .cfi_offset 14,-4
  32 0002 00AF     	 add r7,sp,#0
  33              	.LCFI1:
  34              	 .cfi_def_cfa_register 7
  35              	.LBB6:
  36              	.LBB7:
  37              	 .file 2 "C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.2
   5:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     13. February 2017
   6:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 117:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 118:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 122:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 123:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 129:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 131:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 133:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 135:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 136:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 140:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 142:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 144:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 145:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 146:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 147:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 148:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 150:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 151:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 153:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 154:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 155:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 157:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 158:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 159:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 160:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 162:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 165:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 166:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 168:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 169:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 172:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 173:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 174:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 175:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 177:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 178:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 181:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 183:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 185:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 187:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 189:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 193:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 195:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 197:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 198:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 199:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 200:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 201:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 202:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 204:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 205:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 207:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 208:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 211:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 212:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 214:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 215:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 216:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 218:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 219:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 221:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 222:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 223:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 225:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 226:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 228:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 230:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 232:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 241:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 243:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 246:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 247:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 249:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 250:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 251:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 253:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 254:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 255:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 261:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 265:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 268:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 270:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 272:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 273:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 277:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 279:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 281:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 282:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 285:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 289:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 291:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 294:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 296:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 297:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 300:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 301:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 303:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 304:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 305:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 307:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 308:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 312:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 315:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 316:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 318:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 319:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 320:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 322:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 323:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 324:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 325:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 327:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 331:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 333:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 339:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 347:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 348:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 355:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 359:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 362:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 363:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 364:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 365:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 366:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 370:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 372:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 374:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 375:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 378:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 379:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 381:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 382:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 384:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 385:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 386:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 388:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 389:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 390:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 391:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 393:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 396:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 397:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 399:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 400:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 401:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 403:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 404:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 405:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 406:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 408:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 409:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 412:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 414:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 416:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 418:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 420:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 424:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 426:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 428:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 429:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 430:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 435:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 436:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 439:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 441:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 443:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 445:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 446:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 447:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 450:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 452:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 454:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 455:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 456:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 457:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 458:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 460:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 461:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 463:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 464:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 465:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 467:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 468:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 469:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 470:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 472:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 475:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 476:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 478:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 479:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 480:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 482:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 484:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 486:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 488:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 496:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 499:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 503:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 505:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 507:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 508:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 509:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 516:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 518:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 520:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 521:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 523:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 524:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 526:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 527:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 529:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 530:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 531:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 533:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 534:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 538:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 541:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 542:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 544:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 545:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 546:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 548:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 549:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 550:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 553:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 554:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 557:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 559:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 561:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 562:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 565:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 569:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 571:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 573:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 574:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 579:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 583:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 586:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 587:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 589:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 593:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 596:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 598:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 599:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 600:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 601:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 602:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 603:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 604:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 605:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 606:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 607:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 609:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 610:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 611:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 612:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 614:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 615:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 616:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 617:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 618:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 619:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 620:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 621:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 622:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 623:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 624:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 626:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 627:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 628:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 629:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 630:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 631:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 632:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 633:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 634:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 635:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 636:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 637:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 638:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 639:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 640:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 641:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 642:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 643:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 644:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 645:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 646:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 647:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 649:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 651:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 652:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 653:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 654:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 655:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 656:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 657:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 658:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 659:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 660:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 661:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 662:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 663:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 664:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 665:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 666:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 667:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 668:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 669:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 672:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 673:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 674:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 675:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 676:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 677:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 678:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 679:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 680:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 681:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 682:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 683:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 684:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 685:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 686:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 687:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 688:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 689:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 690:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 691:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 692:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 693:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 694:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 696:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 697:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 698:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 699:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 700:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 701:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 702:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 703:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 704:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 705:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 706:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 707:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 708:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 709:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 710:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 711:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 712:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 713:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 714:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 715:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 716:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 717:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 718:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 719:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 720:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 721:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 722:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 723:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 724:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 725:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 726:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 727:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 728:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 729:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 730:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 731:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 732:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 733:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 734:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 735:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 736:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 737:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 738:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 739:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 740:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 741:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 742:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 743:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 744:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 745:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 747:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 748:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 749:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 750:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 751:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 752:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 753:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 754:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 755:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 756:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 757:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 758:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 759:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 761:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 762:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 763:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 764:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 765:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 766:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 767:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 768:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 769:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 770:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 771:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 772:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 773:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 774:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 775:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 776:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 777:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 778:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 779:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 780:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 781:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 782:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 783:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 784:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 785:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 787:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 788:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 789:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 790:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 791:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 792:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 793:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 794:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 795:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 796:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 797:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 798:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 799:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 800:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 802:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 803:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 804:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 805:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 806:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 807:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 808:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 809:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 810:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 811:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 812:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 813:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 814:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 815:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 816:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 817:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 818:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 819:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 820:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  38              	 .loc 2 820 0
  39              	
  40 0004 BFF34F8F 	 dsb 0xF
  41              	
  42              	 .code 16
  43              	.LBE7:
  44              	.LBE6:
 797:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __DSB();                                                          /* Ensure all outstanding memor
 798:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****                                                                        buffered write are completed
 799:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  45              	 .loc 1 799 0
  46 0008 034B     	 ldr r3,.L3
  47 000a 044A     	 ldr r2,.L3+4
  48 000c DA60     	 str r2,[r3,#12]
  49              	.LBB8:
  50              	.LBB9:
  51              	 .loc 2 820 0
  52              	
  53 000e BFF34F8F 	 dsb 0xF
  54              	
  55              	 .code 16
  56              	.L2:
  57              	.LBE9:
  58              	.LBE8:
 800:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 801:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   __DSB();                                                          /* Ensure completion of memory 
 802:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h **** 
 803:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   for(;;)                                                           /* wait until reset */
 804:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   {
 805:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****     __NOP();
  59              	 .loc 1 805 0 discriminator 1
  60              	
  61 0012 C046     	 nop
  62              	
 806:C:/Workspaces/DAVE-4.4.2-64Bit/JuFo/Libraries/CMSIS/Include\core_cm0.h ****   }
  63              	 .loc 1 806 0 discriminator 1
  64              	 .code 16
  65 0014 FDE7     	 b .L2
  66              	.L4:
  67 0016 C046     	 .align 2
  68              	.L3:
  69 0018 00ED00E0 	 .word -536810240
  70 001c 0400FA05 	 .word 100270084
  71              	 .cfi_endproc
  72              	.LFE33:
  74              	 .comm nextObjects,400,4
  75              	 .global numObjects
  76              	 .section .bss.numObjects,"aw",%nobits
  77              	 .align 2
  80              	numObjects:
  81 0000 00000000 	 .space 4
  82              	 .global handleObjectMovingAway
  83              	 .section .bss.handleObjectMovingAway,"aw",%nobits
  84              	 .align 2
  87              	handleObjectMovingAway:
  88 0000 00000000 	 .space 4
  89              	 .global sortObjectMovingAway
  90              	 .section .bss.sortObjectMovingAway,"aw",%nobits
  91              	 .align 2
  94              	sortObjectMovingAway:
  95 0000 00000000 	 .space 4
  96              	 .section .text.main,"ax",%progbits
  97              	 .align 2
  98              	 .global main
  99              	 .code 16
 100              	 .thumb_func
 102              	main:
 103              	.LFB41:
 104              	 .file 3 "../main.c"
   1:../main.c     **** #include <xmc_common.h>
   2:../main.c     **** #include "XMC1100-LibHaas.h"
   3:../main.c     **** #include "HardwareController.h"
   4:../main.c     **** 
   5:../main.c     **** #define MAX_OBJECTS 100
   6:../main.c     **** int nextObjects[MAX_OBJECTS];
   7:../main.c     **** int numObjects = 0; // Tracks the number of objects in the array
   8:../main.c     **** 
   9:../main.c     **** // 1 if an object is currently being handled, 0 otherwise
  10:../main.c     **** int handleObjectMovingAway = 0;
  11:../main.c     **** int sortObjectMovingAway = 0;
  12:../main.c     **** 
  13:../main.c     **** void handleNewObject();
  14:../main.c     **** void sortObject();
  15:../main.c     **** void test(int onOrOff);
  16:../main.c     **** 
  17:../main.c     **** int main(void) {
 105              	 .loc 3 17 0
 106              	 .cfi_startproc
 107 0000 80B5     	 push {r7,lr}
 108              	.LCFI2:
 109              	 .cfi_def_cfa_offset 8
 110              	 .cfi_offset 7,-8
 111              	 .cfi_offset 14,-4
 112 0002 00AF     	 add r7,sp,#0
 113              	.LCFI3:
 114              	 .cfi_def_cfa_register 7
  18:../main.c     **** 	init();
 115              	 .loc 3 18 0
 116 0004 FFF7FEFF 	 bl init
  19:../main.c     **** 	LEDStripes(OFF);
 117              	 .loc 3 19 0
 118 0008 0020     	 mov r0,#0
 119 000a FFF7FEFF 	 bl LEDStripes
  20:../main.c     **** 	productionLine(ON, FORWARD);
 120              	 .loc 3 20 0
 121 000e 0120     	 mov r0,#1
 122 0010 0021     	 mov r1,#0
 123 0012 FFF7FEFF 	 bl productionLine
  21:../main.c     **** 	slider(0, SLIDERFORWARD);
 124              	 .loc 3 21 0
 125 0016 0020     	 mov r0,#0
 126 0018 0021     	 mov r1,#0
 127 001a FFF7FEFF 	 bl slider
  22:../main.c     **** 	test(OFF);
 128              	 .loc 3 22 0
 129 001e 0020     	 mov r0,#0
 130 0020 FFF7FEFF 	 bl test
 131              	.L14:
  23:../main.c     **** 
  24:../main.c     **** 	while (1U) {
  25:../main.c     **** 		laser(ON);
 132              	 .loc 3 25 0
 133 0024 0120     	 mov r0,#1
 134 0026 FFF7FEFF 	 bl laser
  26:../main.c     **** 		// New object handling
  27:../main.c     **** 		if (lightBarrier2() == OFF && handleObjectMovingAway == 0) {
 135              	 .loc 3 27 0
 136 002a FFF7FEFF 	 bl lightBarrier2
 137 002e 031E     	 sub r3,r0,#0
 138 0030 05D1     	 bne .L6
 139              	 .loc 3 27 0 is_stmt 0 discriminator 1
 140 0032 244B     	 ldr r3,.L15
 141 0034 1B68     	 ldr r3,[r3]
 142 0036 002B     	 cmp r3,#0
 143 0038 01D1     	 bne .L6
  28:../main.c     **** 			handleNewObject();
 144              	 .loc 3 28 0 is_stmt 1
 145 003a FFF7FEFF 	 bl handleNewObject
 146              	.L6:
  29:../main.c     **** 		}
  30:../main.c     **** 
  31:../main.c     **** 		// Object sorting if necessary
  32:../main.c     **** 		if (lightBarrier1() == OFF && numObjects > 0
 147              	 .loc 3 32 0
 148 003e FFF7FEFF 	 bl lightBarrier1
 149 0042 031E     	 sub r3,r0,#0
 150 0044 09D1     	 bne .L7
 151              	 .loc 3 32 0 is_stmt 0 discriminator 1
 152 0046 204B     	 ldr r3,.L15+4
 153 0048 1B68     	 ldr r3,[r3]
 154 004a 002B     	 cmp r3,#0
 155 004c 05DD     	 ble .L7
  33:../main.c     **** 				&& sortObjectMovingAway == 0) {
 156              	 .loc 3 33 0 is_stmt 1
 157 004e 1F4B     	 ldr r3,.L15+8
 158 0050 1B68     	 ldr r3,[r3]
 159 0052 002B     	 cmp r3,#0
 160 0054 01D1     	 bne .L7
  34:../main.c     **** 			sortObject();
 161              	 .loc 3 34 0
 162 0056 FFF7FEFF 	 bl sortObject
 163              	.L7:
  35:../main.c     **** 		}
  36:../main.c     **** 
  37:../main.c     **** 		// Reset flags
  38:../main.c     **** 		if (lightBarrier2() == ON) {
 164              	 .loc 3 38 0
 165 005a FFF7FEFF 	 bl lightBarrier2
 166 005e 031E     	 sub r3,r0,#0
 167 0060 012B     	 cmp r3,#1
 168 0062 02D1     	 bne .L8
  39:../main.c     **** 			handleObjectMovingAway = 0;
 169              	 .loc 3 39 0
 170 0064 174B     	 ldr r3,.L15
 171 0066 0022     	 mov r2,#0
 172 0068 1A60     	 str r2,[r3]
 173              	.L8:
  40:../main.c     **** 		}
  41:../main.c     **** 		if (lightBarrier1() == ON) {
 174              	 .loc 3 41 0
 175 006a FFF7FEFF 	 bl lightBarrier1
 176 006e 031E     	 sub r3,r0,#0
 177 0070 012B     	 cmp r3,#1
 178 0072 02D1     	 bne .L9
  42:../main.c     **** 			sortObjectMovingAway = 0;
 179              	 .loc 3 42 0
 180 0074 154B     	 ldr r3,.L15+8
 181 0076 0022     	 mov r2,#0
 182 0078 1A60     	 str r2,[r3]
 183              	.L9:
  43:../main.c     **** 		}
  44:../main.c     **** 
  45:../main.c     **** 		// Reset the slider if the button is pressed
  46:../main.c     **** 		if (readButton1() == ON) {
 184              	 .loc 3 46 0
 185 007a FFF7FEFF 	 bl readButton1
 186 007e 031E     	 sub r3,r0,#0
 187 0080 012B     	 cmp r3,#1
 188 0082 0DD1     	 bne .L10
  47:../main.c     **** 			// slider to max backward position
  48:../main.c     **** 			slider(50000, SLIDERBACKWARD);
 189              	 .loc 3 48 0
 190 0084 124B     	 ldr r3,.L15+12
 191 0086 181C     	 mov r0,r3
 192 0088 0121     	 mov r1,#1
 193 008a FFF7FEFF 	 bl slider
  49:../main.c     **** 			while (readInductivSensor1() == 0)
 194              	 .loc 3 49 0
 195 008e C046     	 mov r8,r8
 196              	.L11:
 197              	 .loc 3 49 0 is_stmt 0 discriminator 1
 198 0090 FFF7FEFF 	 bl readInductivSensor1
 199 0094 031E     	 sub r3,r0,#0
 200 0096 FBD0     	 beq .L11
  50:../main.c     **** 				;
  51:../main.c     **** 			// slider stops
  52:../main.c     **** 			slider(0, SLIDERFORWARD);
 201              	 .loc 3 52 0 is_stmt 1
 202 0098 0020     	 mov r0,#0
 203 009a 0021     	 mov r1,#0
 204 009c FFF7FEFF 	 bl slider
 205              	.L10:
  53:../main.c     **** 		}
  54:../main.c     **** 
  55:../main.c     **** 		// reset system, if button 2 is pressed
  56:../main.c     **** 		if (readButton2() == ON) {
 206              	 .loc 3 56 0
 207 00a0 FFF7FEFF 	 bl readButton2
 208 00a4 031E     	 sub r3,r0,#0
 209 00a6 012B     	 cmp r3,#1
 210 00a8 07D1     	 bne .L12
  57:../main.c     **** 			// wait till the button is released
  58:../main.c     **** 			while (readButton2() == ON)
 211              	 .loc 3 58 0
 212 00aa C046     	 mov r8,r8
 213              	.L13:
 214              	 .loc 3 58 0 is_stmt 0 discriminator 1
 215 00ac FFF7FEFF 	 bl readButton2
 216 00b0 031E     	 sub r3,r0,#0
 217 00b2 012B     	 cmp r3,#1
 218 00b4 FAD0     	 beq .L13
  59:../main.c     **** 				;
  60:../main.c     **** 			// reset the system
  61:../main.c     **** 			NVIC_SystemReset();
 219              	 .loc 3 61 0 is_stmt 1
 220 00b6 FFF7FEFF 	 bl __NVIC_SystemReset
 221              	.L12:
  62:../main.c     **** 		}
  63:../main.c     **** 
  64:../main.c     **** 		productionLine(ON, FORWARD);
 222              	 .loc 3 64 0
 223 00ba 0120     	 mov r0,#1
 224 00bc 0021     	 mov r1,#0
 225 00be FFF7FEFF 	 bl productionLine
  65:../main.c     **** 	}
 226              	 .loc 3 65 0
 227 00c2 AFE7     	 b .L14
 228              	.L16:
 229              	 .align 2
 230              	.L15:
 231 00c4 00000000 	 .word handleObjectMovingAway
 232 00c8 00000000 	 .word numObjects
 233 00cc 00000000 	 .word sortObjectMovingAway
 234 00d0 50C30000 	 .word 50000
 235              	 .cfi_endproc
 236              	.LFE41:
 238              	 .section .rodata
 239              	 .align 2
 240              	.LC4:
 241 0000 476F6F64 	 .ascii "Good or bad?\012\015\000"
 241      206F7220 
 241      6261643F 
 241      0A0D00
 242 000f 00       	 .align 2
 243              	.LC8:
 244 0010 446F206E 	 .ascii "Do nothing.\000"
 244      6F746869 
 244      6E672E00 
 245              	 .section .text.handleNewObject,"ax",%progbits
 246              	 .align 2
 247              	 .global handleNewObject
 248              	 .code 16
 249              	 .thumb_func
 251              	handleNewObject:
 252              	.LFB42:
  66:../main.c     **** 
  67:../main.c     **** 	return 0; // Added return statement for formality, though it will never be reached in this loop
  68:../main.c     **** }
  69:../main.c     **** 
  70:../main.c     **** void handleNewObject() {
 253              	 .loc 3 70 0
 254              	 .cfi_startproc
 255 0000 80B5     	 push {r7,lr}
 256              	.LCFI4:
 257              	 .cfi_def_cfa_offset 8
 258              	 .cfi_offset 7,-8
 259              	 .cfi_offset 14,-4
 260 0002 00AF     	 add r7,sp,#0
 261              	.LCFI5:
 262              	 .cfi_def_cfa_register 7
  71:../main.c     **** 	handleObjectMovingAway = 1;
 263              	 .loc 3 71 0
 264 0004 2C4B     	 ldr r3,.L23
 265 0006 0122     	 mov r2,#1
 266 0008 1A60     	 str r2,[r3]
  72:../main.c     **** 
  73:../main.c     **** 	productionLine(OFF, FORWARD);
 267              	 .loc 3 73 0
 268 000a 0020     	 mov r0,#0
 269 000c 0021     	 mov r1,#0
 270 000e FFF7FEFF 	 bl productionLine
  74:../main.c     **** 
  75:../main.c     **** 	LEDStripes(ON);
 271              	 .loc 3 75 0
 272 0012 0120     	 mov r0,#1
 273 0014 FFF7FEFF 	 bl LEDStripes
  76:../main.c     **** 	laser(OFF);
 274              	 .loc 3 76 0
 275 0018 0020     	 mov r0,#0
 276 001a FFF7FEFF 	 bl laser
  77:../main.c     **** 
  78:../main.c     **** 	pneumatics1(OUT);
 277              	 .loc 3 78 0
 278 001e 0120     	 mov r0,#1
 279 0020 FFF7FEFF 	 bl pneumatics1
  79:../main.c     **** 
  80:../main.c     **** 	// Get classification
  81:../main.c     **** 	uart_print("Good or bad?\n\r");
 280              	 .loc 3 81 0
 281 0024 254B     	 ldr r3,.L23+4
 282 0026 181C     	 mov r0,r3
 283 0028 FFF7FEFF 	 bl uart_print
  82:../main.c     **** 
  83:../main.c     **** 	// uart_wait_of_enter();
  84:../main.c     **** 	while (uartEnterReceive == 0) {
 284              	 .loc 3 84 0
 285 002c 0CE0     	 b .L18
 286              	.L20:
  85:../main.c     **** 		if (readButton2() == ON) {
 287              	 .loc 3 85 0
 288 002e FFF7FEFF 	 bl readButton2
 289 0032 031E     	 sub r3,r0,#0
 290 0034 012B     	 cmp r3,#1
 291 0036 07D1     	 bne .L18
  86:../main.c     **** 			// wait till the button is released
  87:../main.c     **** 			while (readButton2() == ON)
 292              	 .loc 3 87 0
 293 0038 C046     	 mov r8,r8
 294              	.L19:
 295              	 .loc 3 87 0 is_stmt 0 discriminator 1
 296 003a FFF7FEFF 	 bl readButton2
 297 003e 031E     	 sub r3,r0,#0
 298 0040 012B     	 cmp r3,#1
 299 0042 FAD0     	 beq .L19
  88:../main.c     **** 				;
  89:../main.c     **** 			// reset the system
  90:../main.c     **** 			NVIC_SystemReset();
 300              	 .loc 3 90 0 is_stmt 1
 301 0044 FFF7FEFF 	 bl __NVIC_SystemReset
 302              	.L18:
  84:../main.c     **** 		if (readButton2() == ON) {
 303              	 .loc 3 84 0
 304 0048 1D4B     	 ldr r3,.L23+8
 305 004a 1B78     	 ldrb r3,[r3]
 306 004c 002B     	 cmp r3,#0
 307 004e EED0     	 beq .L20
  91:../main.c     **** 		}
  92:../main.c     **** 	}
  93:../main.c     **** 	uartEnterReceive = 0;
 308              	 .loc 3 93 0
 309 0050 1B4B     	 ldr r3,.L23+8
 310 0052 0022     	 mov r2,#0
 311 0054 1A70     	 strb r2,[r3]
  94:../main.c     **** 
  95:../main.c     **** 	rs232_print(uartReceivedata);
 312              	 .loc 3 95 0
 313 0056 1B4B     	 ldr r3,.L23+12
 314 0058 181C     	 mov r0,r3
 315 005a FFF7FEFF 	 bl rs232_print
  96:../main.c     **** 
  97:../main.c     **** 	pneumatics1(IN);
 316              	 .loc 3 97 0
 317 005e 0020     	 mov r0,#0
 318 0060 FFF7FEFF 	 bl pneumatics1
  98:../main.c     **** 
  99:../main.c     **** 	// Save if apple is good or bad in the nextObjects array (append to the end of the array)
 100:../main.c     **** 	if (uartReceivedata[0] == 'n') {
 319              	 .loc 3 100 0
 320 0064 174B     	 ldr r3,.L23+12
 321 0066 1B78     	 ldrb r3,[r3]
 322 0068 6E2B     	 cmp r3,#110
 323 006a 04D1     	 bne .L21
 101:../main.c     **** 		// do nothing
 102:../main.c     **** 		rs232_print("Do nothing.");
 324              	 .loc 3 102 0
 325 006c 164B     	 ldr r3,.L23+16
 326 006e 181C     	 mov r0,r3
 327 0070 FFF7FEFF 	 bl rs232_print
 328 0074 12E0     	 b .L22
 329              	.L21:
 103:../main.c     **** 	} else if (numObjects < MAX_OBJECTS) {
 330              	 .loc 3 103 0
 331 0076 154B     	 ldr r3,.L23+20
 332 0078 1B68     	 ldr r3,[r3]
 333 007a 632B     	 cmp r3,#99
 334 007c 0EDC     	 bgt .L22
 104:../main.c     **** 		nextObjects[numObjects++] = (
 335              	 .loc 3 104 0
 336 007e 134B     	 ldr r3,.L23+20
 337 0080 1B68     	 ldr r3,[r3]
 338 0082 591C     	 add r1,r3,#1
 339 0084 114A     	 ldr r2,.L23+20
 340 0086 1160     	 str r1,[r2]
 105:../main.c     **** 				uartReceivedata[0] == 'd' ? DONTSORTOUT : SORTOUT); // Fixed logic for good/bad apple
 341              	 .loc 3 105 0
 342 0088 0E4A     	 ldr r2,.L23+12
 343 008a 1278     	 ldrb r2,[r2]
 344 008c 643A     	 sub r2,r2,#100
 345 008e 511E     	 sub r1,r2,#1
 346 0090 8A41     	 sbc r2,r2,r1
 347 0092 D2B2     	 uxtb r2,r2
 348 0094 111C     	 mov r1,r2
 104:../main.c     **** 		nextObjects[numObjects++] = (
 349              	 .loc 3 104 0
 350 0096 0E4A     	 ldr r2,.L23+24
 351 0098 9B00     	 lsl r3,r3,#2
 352 009a 9950     	 str r1,[r3,r2]
 353              	.L22:
 106:../main.c     **** 	}
 107:../main.c     **** 	uart_clear_receivedata();
 354              	 .loc 3 107 0
 355 009c FFF7FEFF 	 bl uart_clear_receivedata
 108:../main.c     **** 
 109:../main.c     **** 	laser(ON);
 356              	 .loc 3 109 0
 357 00a0 0120     	 mov r0,#1
 358 00a2 FFF7FEFF 	 bl laser
 110:../main.c     **** 	LEDStripes(OFF);
 359              	 .loc 3 110 0
 360 00a6 0020     	 mov r0,#0
 361 00a8 FFF7FEFF 	 bl LEDStripes
 111:../main.c     **** 	productionLine(ON, FORWARD);
 362              	 .loc 3 111 0
 363 00ac 0120     	 mov r0,#1
 364 00ae 0021     	 mov r1,#0
 365 00b0 FFF7FEFF 	 bl productionLine
 112:../main.c     **** }
 366              	 .loc 3 112 0
 367 00b4 BD46     	 mov sp,r7
 368              	 
 369 00b6 80BD     	 pop {r7,pc}
 370              	.L24:
 371              	 .align 2
 372              	.L23:
 373 00b8 00000000 	 .word handleObjectMovingAway
 374 00bc 00000000 	 .word .LC4
 375 00c0 00000000 	 .word uartEnterReceive
 376 00c4 00000000 	 .word uartReceivedata
 377 00c8 10000000 	 .word .LC8
 378 00cc 00000000 	 .word numObjects
 379 00d0 00000000 	 .word nextObjects
 380              	 .cfi_endproc
 381              	.LFE42:
 383              	 .section .text.sortObject,"ax",%progbits
 384              	 .align 2
 385              	 .global sortObject
 386              	 .code 16
 387              	 .thumb_func
 389              	sortObject:
 390              	.LFB43:
 113:../main.c     **** 
 114:../main.c     **** void sortObject() {
 391              	 .loc 3 114 0
 392              	 .cfi_startproc
 393 0000 80B5     	 push {r7,lr}
 394              	.LCFI6:
 395              	 .cfi_def_cfa_offset 8
 396              	 .cfi_offset 7,-8
 397              	 .cfi_offset 14,-4
 398 0002 82B0     	 sub sp,sp,#8
 399              	.LCFI7:
 400              	 .cfi_def_cfa_offset 16
 401 0004 00AF     	 add r7,sp,#0
 402              	.LCFI8:
 403              	 .cfi_def_cfa_register 7
 115:../main.c     **** 	sortObjectMovingAway = 1;
 404              	 .loc 3 115 0
 405 0006 234B     	 ldr r3,.L32
 406 0008 0122     	 mov r2,#1
 407 000a 1A60     	 str r2,[r3]
 116:../main.c     **** 
 117:../main.c     **** 	productionLine(OFF, FORWARD);
 408              	 .loc 3 117 0
 409 000c 0020     	 mov r0,#0
 410 000e 0021     	 mov r1,#0
 411 0010 FFF7FEFF 	 bl productionLine
 118:../main.c     **** 	if (nextObjects[0] == SORTOUT) {
 412              	 .loc 3 118 0
 413 0014 204B     	 ldr r3,.L32+4
 414 0016 1B68     	 ldr r3,[r3]
 415 0018 012B     	 cmp r3,#1
 416 001a 17D1     	 bne .L26
 119:../main.c     **** 		slider(50000, SLIDERFORWARD);
 417              	 .loc 3 119 0
 418 001c 1F4B     	 ldr r3,.L32+8
 419 001e 181C     	 mov r0,r3
 420 0020 0021     	 mov r1,#0
 421 0022 FFF7FEFF 	 bl slider
 120:../main.c     **** 		while (readInductivSensor2() == 0)
 422              	 .loc 3 120 0
 423 0026 C046     	 mov r8,r8
 424              	.L27:
 425              	 .loc 3 120 0 is_stmt 0 discriminator 1
 426 0028 FFF7FEFF 	 bl readInductivSensor2
 427 002c 031E     	 sub r3,r0,#0
 428 002e FBD0     	 beq .L27
 121:../main.c     **** 			;
 122:../main.c     **** 		slider(50000, SLIDERBACKWARD);
 429              	 .loc 3 122 0 is_stmt 1
 430 0030 1A4B     	 ldr r3,.L32+8
 431 0032 181C     	 mov r0,r3
 432 0034 0121     	 mov r1,#1
 433 0036 FFF7FEFF 	 bl slider
 123:../main.c     **** 		while (readInductivSensor1() == 0)
 434              	 .loc 3 123 0
 435 003a C046     	 mov r8,r8
 436              	.L28:
 437              	 .loc 3 123 0 is_stmt 0 discriminator 1
 438 003c FFF7FEFF 	 bl readInductivSensor1
 439 0040 031E     	 sub r3,r0,#0
 440 0042 FBD0     	 beq .L28
 124:../main.c     **** 			;
 125:../main.c     **** 		// slider stops
 126:../main.c     **** 		slider(0, SLIDERFORWARD);
 441              	 .loc 3 126 0 is_stmt 1
 442 0044 0020     	 mov r0,#0
 443 0046 0021     	 mov r1,#0
 444 0048 FFF7FEFF 	 bl slider
 445              	.L26:
 446              	.LBB10:
 127:../main.c     **** 	}
 128:../main.c     **** 	// Shift the nextObjects array elements left, deleting the first element
 129:../main.c     **** 	for (int i = 1; i < numObjects; i++) {
 447              	 .loc 3 129 0
 448 004c 0123     	 mov r3,#1
 449 004e 7B60     	 str r3,[r7,#4]
 450 0050 0BE0     	 b .L29
 451              	.L30:
 130:../main.c     **** 		nextObjects[i - 1] = nextObjects[i];
 452              	 .loc 3 130 0 discriminator 3
 453 0052 7B68     	 ldr r3,[r7,#4]
 454 0054 5A1E     	 sub r2,r3,#1
 455 0056 104B     	 ldr r3,.L32+4
 456 0058 7968     	 ldr r1,[r7,#4]
 457 005a 8900     	 lsl r1,r1,#2
 458 005c C958     	 ldr r1,[r1,r3]
 459 005e 0E4B     	 ldr r3,.L32+4
 460 0060 9200     	 lsl r2,r2,#2
 461 0062 D150     	 str r1,[r2,r3]
 129:../main.c     **** 		nextObjects[i - 1] = nextObjects[i];
 462              	 .loc 3 129 0 discriminator 3
 463 0064 7B68     	 ldr r3,[r7,#4]
 464 0066 0133     	 add r3,r3,#1
 465 0068 7B60     	 str r3,[r7,#4]
 466              	.L29:
 129:../main.c     **** 		nextObjects[i - 1] = nextObjects[i];
 467              	 .loc 3 129 0 is_stmt 0 discriminator 1
 468 006a 0D4B     	 ldr r3,.L32+12
 469 006c 1B68     	 ldr r3,[r3]
 470 006e 7A68     	 ldr r2,[r7,#4]
 471 0070 9A42     	 cmp r2,r3
 472 0072 EEDB     	 blt .L30
 473              	.LBE10:
 131:../main.c     **** 	}
 132:../main.c     **** 	if (numObjects > 0)
 474              	 .loc 3 132 0 is_stmt 1
 475 0074 0A4B     	 ldr r3,.L32+12
 476 0076 1B68     	 ldr r3,[r3]
 477 0078 002B     	 cmp r3,#0
 478 007a 04DD     	 ble .L31
 133:../main.c     **** 		numObjects--; // Decrease the objects count after sorting one out
 479              	 .loc 3 133 0
 480 007c 084B     	 ldr r3,.L32+12
 481 007e 1B68     	 ldr r3,[r3]
 482 0080 5A1E     	 sub r2,r3,#1
 483 0082 074B     	 ldr r3,.L32+12
 484 0084 1A60     	 str r2,[r3]
 485              	.L31:
 134:../main.c     **** 	productionLine(ON, FORWARD);
 486              	 .loc 3 134 0
 487 0086 0120     	 mov r0,#1
 488 0088 0021     	 mov r1,#0
 489 008a FFF7FEFF 	 bl productionLine
 135:../main.c     **** }
 490              	 .loc 3 135 0
 491 008e BD46     	 mov sp,r7
 492 0090 02B0     	 add sp,sp,#8
 493              	 
 494 0092 80BD     	 pop {r7,pc}
 495              	.L33:
 496              	 .align 2
 497              	.L32:
 498 0094 00000000 	 .word sortObjectMovingAway
 499 0098 00000000 	 .word nextObjects
 500 009c 50C30000 	 .word 50000
 501 00a0 00000000 	 .word numObjects
 502              	 .cfi_endproc
 503              	.LFE43:
 505              	 .section .text.test,"ax",%progbits
 506              	 .align 2
 507              	 .global test
 508              	 .code 16
 509              	 .thumb_func
 511              	test:
 512              	.LFB44:
 136:../main.c     **** 
 137:../main.c     **** void test(int onOrOff) {
 513              	 .loc 3 137 0
 514              	 .cfi_startproc
 515 0000 80B5     	 push {r7,lr}
 516              	.LCFI9:
 517              	 .cfi_def_cfa_offset 8
 518              	 .cfi_offset 7,-8
 519              	 .cfi_offset 14,-4
 520 0002 82B0     	 sub sp,sp,#8
 521              	.LCFI10:
 522              	 .cfi_def_cfa_offset 16
 523 0004 00AF     	 add r7,sp,#0
 524              	.LCFI11:
 525              	 .cfi_def_cfa_register 7
 526 0006 7860     	 str r0,[r7,#4]
 138:../main.c     **** 	if (!onOrOff) {
 527              	 .loc 3 138 0
 528 0008 7B68     	 ldr r3,[r7,#4]
 529 000a 002B     	 cmp r3,#0
 530 000c 10D1     	 bne .L35
 139:../main.c     **** 		// shut everything down
 140:../main.c     **** 		laser(OFF);
 531              	 .loc 3 140 0
 532 000e 0020     	 mov r0,#0
 533 0010 FFF7FEFF 	 bl laser
 141:../main.c     **** 		LEDStripes(OFF);
 534              	 .loc 3 141 0
 535 0014 0020     	 mov r0,#0
 536 0016 FFF7FEFF 	 bl LEDStripes
 142:../main.c     **** 		redLED(OFF);
 537              	 .loc 3 142 0
 538 001a 0020     	 mov r0,#0
 539 001c FFF7FEFF 	 bl redLED
 143:../main.c     **** 		greenLED(OFF);
 540              	 .loc 3 143 0
 541 0020 0020     	 mov r0,#0
 542 0022 FFF7FEFF 	 bl greenLED
 144:../main.c     **** 		productionLine(OFF, FORWARD);
 543              	 .loc 3 144 0
 544 0026 0020     	 mov r0,#0
 545 0028 0021     	 mov r1,#0
 546 002a FFF7FEFF 	 bl productionLine
 145:../main.c     **** 		return;
 547              	 .loc 3 145 0
 548 002e 7FE0     	 b .L34
 549              	.L35:
 146:../main.c     **** 	}
 147:../main.c     **** 
 148:../main.c     **** 	// light test: manual check
 149:../main.c     **** 	laser(ON);
 550              	 .loc 3 149 0
 551 0030 0120     	 mov r0,#1
 552 0032 FFF7FEFF 	 bl laser
 150:../main.c     **** 	LEDStripes(ON);
 553              	 .loc 3 150 0
 554 0036 0120     	 mov r0,#1
 555 0038 FFF7FEFF 	 bl LEDStripes
 151:../main.c     **** 	redLED(ON);
 556              	 .loc 3 151 0
 557 003c 0120     	 mov r0,#1
 558 003e FFF7FEFF 	 bl redLED
 152:../main.c     **** 	greenLED(ON);
 559              	 .loc 3 152 0
 560 0042 0120     	 mov r0,#1
 561 0044 FFF7FEFF 	 bl greenLED
 153:../main.c     **** 	delay_ms(5000);
 562              	 .loc 3 153 0
 563 0048 3B4B     	 ldr r3,.L43
 564 004a 181C     	 mov r0,r3
 565 004c FFF7FEFF 	 bl delay_ms
 154:../main.c     **** 	LEDStripes(OFF);
 566              	 .loc 3 154 0
 567 0050 0020     	 mov r0,#0
 568 0052 FFF7FEFF 	 bl LEDStripes
 155:../main.c     **** 	redLED(OFF);
 569              	 .loc 3 155 0
 570 0056 0020     	 mov r0,#0
 571 0058 FFF7FEFF 	 bl redLED
 156:../main.c     **** 	greenLED(OFF);
 572              	 .loc 3 156 0
 573 005c 0020     	 mov r0,#0
 574 005e FFF7FEFF 	 bl greenLED
 157:../main.c     **** 	delay_ms(2000);
 575              	 .loc 3 157 0
 576 0062 FA23     	 mov r3,#250
 577 0064 DB00     	 lsl r3,r3,#3
 578 0066 181C     	 mov r0,r3
 579 0068 FFF7FEFF 	 bl delay_ms
 158:../main.c     **** 
 159:../main.c     **** 	// check lightbarriers: automatic check
 160:../main.c     **** 	if (lightBarrier1()) {
 580              	 .loc 3 160 0
 581 006c FFF7FEFF 	 bl lightBarrier1
 582 0070 031E     	 sub r3,r0,#0
 583 0072 03D0     	 beq .L37
 161:../main.c     **** 		greenLED(ON);
 584              	 .loc 3 161 0
 585 0074 0120     	 mov r0,#1
 586 0076 FFF7FEFF 	 bl greenLED
 587 007a 02E0     	 b .L38
 588              	.L37:
 162:../main.c     **** 	} else {
 163:../main.c     **** 		redLED(ON);
 589              	 .loc 3 163 0
 590 007c 0120     	 mov r0,#1
 591 007e FFF7FEFF 	 bl redLED
 592              	.L38:
 164:../main.c     **** 	}
 165:../main.c     **** 	delay_ms(1000);
 593              	 .loc 3 165 0
 594 0082 FA23     	 mov r3,#250
 595 0084 9B00     	 lsl r3,r3,#2
 596 0086 181C     	 mov r0,r3
 597 0088 FFF7FEFF 	 bl delay_ms
 166:../main.c     **** 	redLED(OFF);
 598              	 .loc 3 166 0
 599 008c 0020     	 mov r0,#0
 600 008e FFF7FEFF 	 bl redLED
 167:../main.c     **** 	greenLED(OFF);
 601              	 .loc 3 167 0
 602 0092 0020     	 mov r0,#0
 603 0094 FFF7FEFF 	 bl greenLED
 168:../main.c     **** 	delay_ms(500);
 604              	 .loc 3 168 0
 605 0098 FA23     	 mov r3,#250
 606 009a 5B00     	 lsl r3,r3,#1
 607 009c 181C     	 mov r0,r3
 608 009e FFF7FEFF 	 bl delay_ms
 169:../main.c     **** 	if (lightBarrier2()) {
 609              	 .loc 3 169 0
 610 00a2 FFF7FEFF 	 bl lightBarrier2
 611 00a6 031E     	 sub r3,r0,#0
 612 00a8 03D0     	 beq .L39
 170:../main.c     **** 		greenLED(ON);
 613              	 .loc 3 170 0
 614 00aa 0120     	 mov r0,#1
 615 00ac FFF7FEFF 	 bl greenLED
 616 00b0 02E0     	 b .L40
 617              	.L39:
 171:../main.c     **** 	} else {
 172:../main.c     **** 		redLED(ON);
 618              	 .loc 3 172 0
 619 00b2 0120     	 mov r0,#1
 620 00b4 FFF7FEFF 	 bl redLED
 621              	.L40:
 173:../main.c     **** 	}
 174:../main.c     **** 	delay_ms(1000);
 622              	 .loc 3 174 0
 623 00b8 FA23     	 mov r3,#250
 624 00ba 9B00     	 lsl r3,r3,#2
 625 00bc 181C     	 mov r0,r3
 626 00be FFF7FEFF 	 bl delay_ms
 175:../main.c     **** 	redLED(OFF);
 627              	 .loc 3 175 0
 628 00c2 0020     	 mov r0,#0
 629 00c4 FFF7FEFF 	 bl redLED
 176:../main.c     **** 	greenLED(OFF);
 630              	 .loc 3 176 0
 631 00c8 0020     	 mov r0,#0
 632 00ca FFF7FEFF 	 bl greenLED
 177:../main.c     **** 	delay_ms(500);
 633              	 .loc 3 177 0
 634 00ce FA23     	 mov r3,#250
 635 00d0 5B00     	 lsl r3,r3,#1
 636 00d2 181C     	 mov r0,r3
 637 00d4 FFF7FEFF 	 bl delay_ms
 178:../main.c     **** 	if (lightBarrier3()) {
 638              	 .loc 3 178 0
 639 00d8 FFF7FEFF 	 bl lightBarrier3
 640 00dc 031E     	 sub r3,r0,#0
 641 00de 03D0     	 beq .L41
 179:../main.c     **** 		greenLED(ON);
 642              	 .loc 3 179 0
 643 00e0 0120     	 mov r0,#1
 644 00e2 FFF7FEFF 	 bl greenLED
 645 00e6 02E0     	 b .L42
 646              	.L41:
 180:../main.c     **** 	} else {
 181:../main.c     **** 		redLED(ON);
 647              	 .loc 3 181 0
 648 00e8 0120     	 mov r0,#1
 649 00ea FFF7FEFF 	 bl redLED
 650              	.L42:
 182:../main.c     **** 	}
 183:../main.c     **** 	delay_ms(1000);
 651              	 .loc 3 183 0
 652 00ee FA23     	 mov r3,#250
 653 00f0 9B00     	 lsl r3,r3,#2
 654 00f2 181C     	 mov r0,r3
 655 00f4 FFF7FEFF 	 bl delay_ms
 184:../main.c     **** 	redLED(OFF);
 656              	 .loc 3 184 0
 657 00f8 0020     	 mov r0,#0
 658 00fa FFF7FEFF 	 bl redLED
 185:../main.c     **** 	greenLED(OFF);
 659              	 .loc 3 185 0
 660 00fe 0020     	 mov r0,#0
 661 0100 FFF7FEFF 	 bl greenLED
 186:../main.c     **** 
 187:../main.c     **** 	/*
 188:../main.c     **** 	 // check productionLine
 189:../main.c     **** 	 productionLine(ON, BACKWARD);
 190:../main.c     **** 	 delay_ms(1000);
 191:../main.c     **** 	 productionLine(ON, FORWARD);
 192:../main.c     **** 	 delay_ms(1000);
 193:../main.c     **** 	 productionLine(OFF, FORWARD);
 194:../main.c     **** 	 */
 195:../main.c     **** 
 196:../main.c     **** 	// check pneumatics1
 197:../main.c     **** 	pneumatics1(OUT);
 662              	 .loc 3 197 0
 663 0104 0120     	 mov r0,#1
 664 0106 FFF7FEFF 	 bl pneumatics1
 198:../main.c     **** 	delay_ms(1000);
 665              	 .loc 3 198 0
 666 010a FA23     	 mov r3,#250
 667 010c 9B00     	 lsl r3,r3,#2
 668 010e 181C     	 mov r0,r3
 669 0110 FFF7FEFF 	 bl delay_ms
 199:../main.c     **** 	pneumatics1(IN);
 670              	 .loc 3 199 0
 671 0114 0020     	 mov r0,#0
 672 0116 FFF7FEFF 	 bl pneumatics1
 200:../main.c     **** 	pneumatics2(OUT);
 673              	 .loc 3 200 0
 674 011a 0120     	 mov r0,#1
 675 011c FFF7FEFF 	 bl pneumatics2
 201:../main.c     **** 	delay_ms(1000);
 676              	 .loc 3 201 0
 677 0120 FA23     	 mov r3,#250
 678 0122 9B00     	 lsl r3,r3,#2
 679 0124 181C     	 mov r0,r3
 680 0126 FFF7FEFF 	 bl delay_ms
 202:../main.c     **** 	pneumatics2(IN);
 681              	 .loc 3 202 0
 682 012a 0020     	 mov r0,#0
 683 012c FFF7FEFF 	 bl pneumatics2
 684              	.L34:
 203:../main.c     **** }
 685              	 .loc 3 203 0
 686 0130 BD46     	 mov sp,r7
 687 0132 02B0     	 add sp,sp,#8
 688              	 
 689 0134 80BD     	 pop {r7,pc}
 690              	.L44:
 691 0136 C046     	 .align 2
 692              	.L43:
 693 0138 88130000 	 .word 5000
 694              	 .cfi_endproc
 695              	.LFE44:
 697              	 .text
 698              	.Letext0:
 699              	 .file 4 "c:\\users\\follower\\downloads\\dave-ide-4.4.2-64bit\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 700              	 .file 5 "c:\\users\\follower\\downloads\\dave-ide-4.4.2-64bit\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 701              	 .file 6 "../XMC1100-LibHaas.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:18     .text.__NVIC_SystemReset:00000000 $t
    {standard input}:22     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
    {standard input}:69     .text.__NVIC_SystemReset:00000018 $d
                            *COM*:00000190 nextObjects
    {standard input}:80     .bss.numObjects:00000000 numObjects
    {standard input}:77     .bss.numObjects:00000000 $d
    {standard input}:87     .bss.handleObjectMovingAway:00000000 handleObjectMovingAway
    {standard input}:84     .bss.handleObjectMovingAway:00000000 $d
    {standard input}:94     .bss.sortObjectMovingAway:00000000 sortObjectMovingAway
    {standard input}:91     .bss.sortObjectMovingAway:00000000 $d
    {standard input}:97     .text.main:00000000 $t
    {standard input}:102    .text.main:00000000 main
    {standard input}:511    .text.test:00000000 test
    {standard input}:251    .text.handleNewObject:00000000 handleNewObject
    {standard input}:389    .text.sortObject:00000000 sortObject
    {standard input}:231    .text.main:000000c4 $d
    {standard input}:239    .rodata:00000000 $d
    {standard input}:246    .text.handleNewObject:00000000 $t
    {standard input}:373    .text.handleNewObject:000000b8 $d
    {standard input}:384    .text.sortObject:00000000 $t
    {standard input}:498    .text.sortObject:00000094 $d
    {standard input}:506    .text.test:00000000 $t
    {standard input}:693    .text.test:00000138 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
init
LEDStripes
productionLine
slider
laser
lightBarrier2
lightBarrier1
readButton1
readInductivSensor1
readButton2
pneumatics1
uart_print
rs232_print
uart_clear_receivedata
uartEnterReceive
uartReceivedata
readInductivSensor2
redLED
greenLED
delay_ms
lightBarrier3
pneumatics2
